



# 1024-Bit Dynamic Shift Registers

## Quad, Dual, Single

SY1402A,  
SY1403A, SY1404A  
MEMORY  
PRODUCTS

- Synertek ion implanted silicon gate process
- 5 MHz data rate—minimum
- 2.5 MHz clock rate
- TTL, DTL compatible
- Reduced clock capacitance, 85 pF
- Reduced power dissipation, 80  $\mu$ W/bit at 1.0 MHz



The SY1402A, 1403A and 1404A 2 $\phi$  dynamic shift registers utilize I/O multiplexing techniques to attain a 5.0 MHz data rate with a clock rate of only 2.5 MHz. The inputs and outputs are bipolar and MOS compatible for ease of implementation in a TTL, DTL and a high- or low-threshold MOS system.

Clock power and  $V_{DD}$  current have been significantly reduced due to the advantages inherent in an ion implanted silicon gate design over a conventional


silicon gate design. These savings directly affect the cost of the overhead circuitry (clock drivers, power supplies) for a shift register memory system.

The SY1402A, 1403A and 1404A are used effectively in applications requiring low cost serial memory such as CRT refresh, line and page storage for facsimile transmitters and receivers, and character storage for high speed printers.



### PIN CONFIGURATION



### PIN CONFIGURATION



### PIN CONFIGURATION



### ORDERING INFORMATION

Order Number	Package Type	Organization	Temperature Range
SYP1404A	Plastic Dip	1024 x 1	0°C to +70°C
SYM1404A	TO Can	1024 x 1	0°C to +70°C
SYP1403A	Plastic Dip	512 x 2	0°C to +70°C
SYM1403A	TO Can	512 x 2	0°C to +70°C
SYP1402A	Plastic Dip	256 x 4	0°C to +70°C
SYC1402A	Ceramic Dip	256 x 4	0°C to +70°C

ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Temperature Under Bias	0°C to 70°C	Data and Clock Input Voltages
Storage Temperature	-65°C to +160°C	and Supply Voltages with
Power Dissipation <sup>(2)</sup>	1 Watt	respect to V <sub>CC</sub>

D.C. CHARACTERISTICS T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = +5V ±5%, unless otherwise specified

V<sub>DD</sub> = -5V ±5% or -9V ±5%

Symbol	Test	Min.	Typ. <sup>(3)</sup>	Max.	Unit	Conditions
I <sub>LI</sub>	Input Load Current		<10	500	nA	T <sub>A</sub> = 25°C
I <sub>LO</sub>	Output Leakage Current		<10	1000	nA	V <sub>OUT</sub> = 0.0V, T <sub>A</sub> = 25°C
I <sub>LC</sub>	Clock Leakage Current		10	1000	nA	Max. V <sub>ILC</sub> , T <sub>A</sub> = 25°C
V <sub>IL</sub>	Input "Low" Voltage	V <sub>CC</sub> -10		V <sub>CC</sub> -4.2	V	
V <sub>IH</sub>	Input "High" Voltage	V <sub>CC</sub> -2		V <sub>CC</sub> +.3	V	

V<sub>DD</sub> = -5V ±5%

I <sub>DD1</sub>	Power Supply Current	15	20	mA	T <sub>A</sub> = 25°C	Output at Logic "0", 5 MHz Data Rate, 33% Duty Cycle, Continuous Operation, V <sub>ILC</sub> = V <sub>CC</sub> -17V
I <sub>DD2</sub>	Power Supply Current		22	mA	T <sub>C</sub> = 0°C	
V <sub>ILC</sub>	Clock Input Low Voltage	V <sub>CC</sub> -17		V <sub>CC</sub> -15	V	
V <sub>IHC</sub>	Clock Input High Voltage	V <sub>CC</sub> -1		V <sub>CC</sub> +.3	V	
V <sub>OL</sub>	Output Low Voltage		-3	0.5	V	R <sub>L1</sub> = 3K to V <sub>DD</sub> , I <sub>OL</sub> = 1.6 mA
V <sub>OH1</sub>	Output High Voltage Driving TTL	2.4	3.5		V	R <sub>L1</sub> = 3K to V <sub>DD</sub> , I <sub>OH</sub> = -100 μA
V <sub>OH2</sub>	Output High Voltage Driving MOS	V <sub>CC</sub> -1.6	V <sub>CC</sub> -1		V	R <sub>L2</sub> = 4.7K to V <sub>DD</sub> (See p. 4 for connection)

V<sub>DD</sub> = -9V ±5%

I <sub>DD3</sub>	Power Supply Current	15	20	mA	T <sub>A</sub> = 25°C	Output at Logic "0", 3 MHz Data Rate, 26% Duty Cycle, Continuous Operation, V <sub>ILC</sub> = V <sub>CC</sub> -14.7V
I <sub>DD4</sub>	Power Supply Current		22	mA	T <sub>C</sub> = 0°C	
V <sub>ILC</sub>	Clock Input Low Voltage	V <sub>CC</sub> -14.7		V <sub>CC</sub> -12.6	V	
V <sub>IHC</sub>	Clock Input High Voltage	V <sub>CC</sub> -1		V <sub>CC</sub> +.3	V	R <sub>L1</sub> = 4.7K to V <sub>DD</sub> , I <sub>OL</sub> = 1.6 mA
V <sub>OL</sub>	Output Low Voltage		-3	0.5	V	R <sub>L1</sub> = 4.7K to V <sub>DD</sub> , I <sub>OL</sub> = 1.6 mA
V <sub>OH1</sub>	Output High Voltage Driving TTL	2.4	3.5		V	R <sub>L1</sub> = 4.7K to V <sub>DD</sub> , I <sub>OH</sub> = -100 μA
V <sub>OH2</sub>	Output High Voltage Driving MOS	V <sub>CC</sub> -1.9	V <sub>CC</sub> -1		V	R <sub>L2</sub> = 6.2K to V <sub>DD</sub> R <sub>L3</sub> = 3.9K to V <sub>CC</sub> } (See p. 4 for connection)

Note 1: Stresses listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: The 1 watt dissipation is not to be construed as an operating rating (see note 1). For operating at elevated temperatures the device must be derated based as shown on page 4. When operating at V<sub>DD</sub> = -5V ±5% the maximum duty cycle is 33% and at V<sub>DD</sub> = -9V ±5% the maximum duty cycle is 26%. In applications the duty cycle should be a minimum to reduce power dissipation. Duty cycle = [t<sub>φPW</sub> + 1/2 (t<sub>R</sub> + t<sub>F</sub>)] × clock rate.

Note 3: Typical values are at T<sub>A</sub> = 25°C and at nominal voltages.

A.C. CHARACTERISTICS  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ;  $V_{CC} = +5\text{V} \pm 5\%$ 

Symbol	Test	$V_{DD} = -5\text{V} \pm 5\%$ (Test Load 1)		$V_{DD} = -9\text{V} \pm 5\%$ (Test Load 2)		Unit
		Min.	Max.	Min.	Max.	
Frequency	Clock Rep Rate		2.5		1.5	MHz
Frequency	Data Rep Rate	Note 1	5.0	Note 1	3.0	MHz
$t_{\phi PW}$	Clock Pulse Width	.130	10	.170	10	$\mu\text{sec}$
$t_{\phi D}$	Clock Pulse Delay	10	Note 1	10	Note 1	nsec
$t_R, t_F$	Clock Pulse Transition		1000		1000	nsec
$t_{DW}$	Data Write Time (Set Up)	30		60		nsec
$t_{DH}$	Data To Clock Hold Time	20		20		nsec
$t_{A+}, t_{A-}$	Clock To Data Out Delay		90		110	nsec

CAPACITANCE<sup>2</sup>  $V_{CC} = +5\text{V} \pm 5\%$ ,  $V_{DD} = -5\text{V} \pm 5\%$  or  $-9\text{V} \pm 5\%$ ,  $T_A = 25^\circ\text{C}$ 

Symbol	Test	Typ.	Max.	Conditions
$C_{IN}$	Input Capacitance	5 pF	10 pF	$V_{IN} = V_{CC}$
$C_{OUT}$	Output Capacitance	5 pF	10 pF	$V_{OUT} = V_{CC}$
$C_\phi$	Clock Capacitance	70 pF	85 pF	$V_\phi = V_{CC}$
$C_{\phi 1\phi 2}$	Clock to Clock Capacitance	11 pF	16 pF	$V_\phi = V_{CC}$

Note 1: See page 4 for guaranteed curve.


Note 2: This parameter is periodically sampled and is not 100% tested.

## SWITCHING CHARACTERISTICS


## Conditions of Test

Input rise and fall times: 10 nsec

Output Load is 1 TTL gate




## Timing Diagram


\*  $t_{DW}$  and  $t_{DH}$  same for  $t_{\phi 2}$ 

\*\* N=256 for SY1402A, N=512 for SY1403A, N=1024 for SY1404A

## TYPICAL CHARACTERISTICS



MAXIMUM ALLOWABLE POWER DISSIPATION



MINIMUM OPERATING DATA RATE OR MAXIMUM CLOCK PULSE DELAY VS. TEMPERATURE

## DTL/TTL MOS Interfaces

