



TMS34010 Assembly Language Tools Reference Card

Phone Numbers

TI Customer Response Center (CRC)

Hotline: (800) 232-3200

Graphics Hotline: (713) 274-2340

Assembler Directives

.align	.line line number [.address]
.bes size in bits	.list
.block beginning line number	.long value1[....,valuen]
.bss symbol,size in bits [,word alignment flag]	.member name,value[,type ,storage class,size,tag,dims]
.byte value1[....,valuen]	.mlib [""]filename[""]
.copy [""]filename[""]	.mlist
.data	.mnolist
.def symbol1[....,symboln]	.nolist
.double floating-point value	.option {B D F L M T X}
.else	.page
.end	.sect "section name"
.endblock ending line number	symbol .set value
.endfunc ending line number	.space size in bits
.endif	.stag name,size
.eos	.string "string1[....,"stringn"]"
.etag name,size	.sym name,value[,type ,storage class,size,tag,dims]
.even	
.field value[,size in bits]	.text
.file "filename"	.ref symbol1[....,symboln]
.float floating-point value	.title "string"
.func beginning line number	symbol .usect "section name"
.global symbol1[....,symboln]	.size in bits[,word alignment flag]
.if expression	
.include [""]filename[""]	.utag name,size
.int value1[....,valuen]	.width page width
.length page length	.word value1[....,valuen]

Sample MEMORY and SECTIONS Linker Directives

```

MEMORY
{
    display : o =          0h, l = 01FFFFFFh
    code    : o = 0D00000000h, l = 03FFFFFFh
    space   : o = OFFE000000h, l = 01FFFFFFh
}

SECTIONS
{
    .text    0D00000000h : { }
    powers ALIGN(32) : { } > code
    .data    : { } > code
    newvars : { } > space
    .bss    : { } > space
}

```

Invoking the Assembler

gspa input file [object file [listing file]][-options]

Options:

- b makes blanks significant.
- c makes case insignificant.
- h allows alternate hex format.
- i pathname specifies a directory where the assembler can find files named by the .copy, .include, or .mlib directives.
- l (lowercase "L") produces a listing file.
- q suppresses the banner and all progress information.
- s puts all defined symbols in the object file's symbol table.
- x produces a cross-reference listing of symbols.

Invoking the Linker

gsplnk [-options] file1 ... filen

Options:

- a produces an absolute, executable module.
- ar produces a relocatable, executable object module.
- c uses ROM autoinitialization model (for C code).
- cr uses RAM autoinitialization model (for C code).
- e global symbol defines the primary entry point for the output module.
- f 16-bit fill value sets the default fill value for holes within output sections.
- h makes all global symbols static.
- i pathname specifies a directory where the linker can find object libraries named with -l.
- l libname names an object library file as linker input.
- m map file name produces an output map listing.
- o output file name names the executable output module (the default filename is a.out).
- q requests a quiet run (suppress the banner).
- r retains relocation entries in the output module.
- s strips symbol table information and line number entries from the output module.
- u symbol places an unresolved external symbol into the output module's symbol table.

Invoking the Archiver

gspar [-command[option] libname [file1 ... filen]]

Commands:

- a adds the specified files to the library.
- d deletes the specified members from the library.
- r replaces the specified members in the library.
- t prints a table of contents of the library.
- x extracts the specified files.

Options:

- e tells the archiver not to use the default extension .obj for member names.
- q suppresses the banner and status messages.
- s prints a list of the symbols that are defined in the library. (Valid only with the -a, -r, and -d commands.)
- v describes the creation of a new library from an old library.

Invoking the Object Format Converter

gsprom [-option] [file1 [file2 [file3]]]

Filename Order:

- 1) Input filename
- 2) Output filename (TI-tagged format) or high-byte output filename (Tektronix or Intel format)
- 3) Low-byte output file (Tektronix or Intel format)

Options:

- i produces Intel hex object output.
- t produces TI-tagged object output.
- x produces Tektronix-hex object output (default).

Register File B

Reg	Function	Description	Reg	Function	Description
B0	SADDR	Source address	B7	DYDX	Delta Y/delta X
B1	SPTCH	Source pitch	B8	COLOR0	Color 0
B2	DADDR	Destination address	B9	COLOR1	Color 1
B3	DPTCH	Destination pitch	B10	TEMP	Used as temporary storage for PIXBLTs and FILLS
B4	OFFSET	Offset	B11	TEMP	
B5	WSTART	Window start	B12	TEMP	
B6	WEND	Window end	B13	TEMP	
			B14	TEMP	
			SP	SP	Stack pointer

I/O Registers

Address	Register	Description
0C000001F0h	REFCNT	DRAM refresh count
0C00001E0h	DPYADR	Display address
0C00001D0h	VCOUNT	Vertical count
0C00001C0h	HCOUNT	Horizontal count
0C00001B0h	DPYTAP	Display tap point
0C00000A0h	Reserved	
0C0000170h		
0C0000160h	PMASK	Plane mask
0C0000150h	PSIZE	Pixel size
0C0000140h	CONVDP	Conversion (destination pitch)
0C0000130h	CONVSP	Conversion (source pitch)
0C00000120h	INTPEND	Interrupt pending
0C00000110h	INTENB	Interrupt enable
0C00000100h	HSTCTLH	Host control high (8 MSBs)
0C00000F0h	HSTCTLLO	Host control low (8 LSBs)
0C00000D0h	HSTADDRH	Host address high (16 MSBs)
0C00000E0h	HSTADRL	Host address low (16 LSBs)
0C00000C0h	HSTDATA	Host data
0C00000B0h	CONTROL	I/O control
0C00000A0h	DPYINT	Display interrupt
0C0000090h	DPYSTRT	Display start
0C0000080h	DPYCTL	Display control
0C0000070h	VTOTAL	Vertical total
0C0000060h	VSBLNK	Vertical start blank
0C0000050h	VEBLNK	Vertical end blank
0C0000040h	VESYNC	Vertical end sync
0C0000030h	HTOTAL	Horizontal total
0C0000020h	HSBLNK	Horizontal start blank
0C0000010h	HEBLNK	Horizontal end blank
0C0000000h	HESYNC	Horizontal end sync

Vector Address Map

Trap#	Address	Desc	Trap #	Address	Desc
0	0FFFFFFE0h	RESET	16	0FFFFFD0E0h	
1	0FFFFFFC0h	INT1	17	0FFFFFD0C0h	
2	0FFFFFFA0h	INT2	18	0FFFFFD0A0h	
3	0FFFFFF80h		19	0FFFFFD80h	
4	0FFFFFF60h		20	0FFFFFD60h	
5	0FFFFFF40h		21	0FFFFFD40h	
6	0FFFFFF20h		22	0FFFFFD20h	
7	0FFFFFF00h		23	0FFFFFD00h	
8	0FFFFFFE0h	NMI	24	0FFFFFC0E0h	
9	0FFFFFFEC0h	HI	25	0FFFFFC0C0h	
10	0FFFFFFEA0h	DI	26	0FFFFFC0A0h	
11	0FFFFFF80h	WV	27	0FFFFFC080h	
12	0FFFFFFE60h		28	0FFFFFC060h	
13	0FFFFFFE40h		29	0FFFFFC040h	
14	0FFFFFFE20h		30	0FFFFFC20h	ILLOP
15	0FFFFFFE00h		31	0FFFFFC00h	

Condition Codes for JRcc and JAcc Instructions

Unconditional Comparisons			
Mnemonic Code	Result of Compare	Status Bits	Code
UC	-	Unconditional	don't care 0000
Unsigned Comparisons			
Mnemonic Code	Result of Compare	Status Bits	Code
LO (C)	-	Dst lower than Src	C 0001
LS	YLE	Dst lower than or same as Src	C + Z 0010
HI	YGT	Dst higher than Src	$\bar{C} \cdot \bar{Z}$ 0011
HS (NC)	-	Dst higher than or same as Src	\bar{C} 1001
EQ (Z)	-	Dst = Src	Z 1010
NE (NZ)	-	Dst \neq Src	\bar{Z} 1011
Signed Comparisons			
Mnemonic Code	Result of Compare	Status Bits	Code
LT	XLE	Dst < Src	$(N \cdot \bar{V}) + (\bar{N} \cdot V)$ 0100
LE	-	Dst \leq Src	$(N \cdot \bar{V}) + (\bar{N} \cdot V) + Z$ 0110
GT	-	Dst > Src	$(N \cdot V - \bar{Z}) + (\bar{N} \cdot V - Z)$ 0111
GE	XGT	Dst \geq Src	$(N \cdot V) + (\bar{N} \cdot \bar{V})$ 0101
EQ (Z)	-	Dst = Src	Z 1010
NE (NZ)	-	Dst \neq Src	\bar{Z} 1011
Compare to Zero			
Mnemonic Code	Result of Compare	Status Bits	Code
Z	YZ	Result = zero	Z 0101
NZ	YNZ	Result is nonzero	\bar{Z} 1011
P	-	Result is positive	$\bar{N} \cdot \bar{Z}$ 0001
N	XZ	Result is negative	N 1110
NN	XNZ	Result is nonnegative	\bar{N} 1111
General Arithmetic			
Mnemonic Code	Result of Compare	Status Bits	Code
Z	YZ	Result is zero	Z # 1010
NZ	YNZ	Result is nonzero	\bar{Z} 1011
C	YN	Carry set on result	C 1000
NC	YNC	No carry on result	\bar{C} 1001
B (C)	-	Borrow set on result	C 1000
NB (NC)	-	No borrow on result	\bar{C} 1001
VT	XN	Overflow on result	V 1100
NVT	XNN	No overflow on result	\bar{V} 1101

Note: A mnemonic code in parentheses is an alternate code for the preceding code.

+ Also used for window clipping

- Logical OR

- Logical AND

- Logical NOT

Environment Variables

The environment variable for the assembler is **A_DIR**. The environment variable for the linker is **C_DIR**.

	Set	Reset
DOS	<code>set A_DIR=path1; ... ;pathn</code> <code>set C_DIR=path1; ... ;pathn</code>	<code>set A_DIR=</code> <code>set C_DIR=</code>
VMS	<code>assign A_DIR "path1; ... ;pathn"</code> <code>assign C_DIR "path1; ... ;pathn"</code>	<code>deassign A_DIR</code> <code>deassign C_DIR</code>
UNIX	<code>setenv A_DIR "path1; ... ;pathn"</code> <code>setenv C_DIR "path1; ... ;pathn"</code>	<code>setenv A_DIR ""</code> <code>setenv C_DIR ""</code>

TMS34010 Instruction Set

Syntax	Operation
ABS Rd	$ Rd \rightarrow Rd$
ADD Rs, Rd	$Rs + Rd \rightarrow Rd$
ADDC Rs, Rd	$Rs + Rd + C \rightarrow Rd$
ADDI I/W, Rd, [W]	16-bit immediate value + $Rd \rightarrow Rd$
ADDI I/L, Rd, [L]	32-bit immediate value + $Rd \rightarrow Rd$
ADDK K, Rd	$K + Rd \rightarrow Rd$
ADDXY Rs, Rd	$RsX + RdX \rightarrow RdX$ $RsY + RdY \rightarrow RdY$
AND Rs, Rd	$Rs \text{ AND } Rd \rightarrow Rd$
ANDI I/L, Rd	$IL \text{ AND } Rd \rightarrow Rd$
ANDN Rs, Rd	$(\text{NOT } Rs) \text{ AND } Rd \rightarrow Rd$
ANDNI I/L, Rd	$(\text{NOT } IL) \text{ AND } Rd \rightarrow Rd$
BTST K, Rd	Set status on value of: bit K in Rd
BTST Rs, Rd	Set status on: value of a bit in Rd (Rs specifies a bit number)
CALL Rs	$PC' \rightarrow TOS$ $Rs \rightarrow PC$ $SP - 32 \rightarrow SP$
CALLA Address	$PC' \rightarrow TOS$ Address $\rightarrow PC$
CALLR Address	$PC' \rightarrow TOS$ $PC' + (\text{displacement} \times 16) \rightarrow PC$
CLR Rd	$Rd \text{ XOR } Rd \rightarrow Rd$
CLRC	$0 \rightarrow C$
CMP Rs, Rd	Set status bits on result of: $Rd - Rs$
CMPI I/W, Rd, [W]	Set status bits on the result of: $Rd - 16\text{-bit immediate value}$
CMPI I/L, Rd, [L]	Set status bits on the result of: $Rd - 32\text{-bit immediate value}$
CMPXY Rs, Rd	Set status bits on the results of: $RdX - RsX$ $RdY - RsY$
CPW Rs, Rd	point code $\rightarrow Rd$
CVXYL Rs, Rd	XY address in Rs \rightarrow linear address in Rd
DEC Rd	$Rd - 1 \rightarrow Rd$
DINT	$0 \rightarrow IE$
DIVS Rs, Rd	Rd even: $Rd:Rd+1 / Rs \rightarrow Rd$ Remainder $\rightarrow Rd+1$ Rd odd: $Rd / Rs \rightarrow Rd$
DIVU Rs, Rd	Rd even: $Rd:Rd+1 / Rs \rightarrow Rd$ Remainder $\rightarrow Rd+1$ Rd odd: $Rd / Rs \rightarrow Rd$

TMS34010 Instruction Set

Syntax	Operation
DRAV Rs, Rd	$\text{COLOR1 pixel value} \rightarrow *Rd$ $RsX + RdX \rightarrow RdX$ $RsY + RdY \rightarrow RdY$
DSJ Rd, Address	$Rd - 1 \rightarrow Rd$
DSJS Rd, Address	If $Rd \neq 0$ $(\text{disp.} \times 16) + PC' \rightarrow PC$ If $Rd = 0$ go to next instruction
DSJEQ Rd, Address	If $Z = 1$ $Rd - 1 \rightarrow Rd$ If $Rd \neq 0$ $(\text{disp.} \times 16) + PC' \rightarrow PC$ If $Rd = 0$ go to next instruction
DSJNE Rd, Address	If $Z = 0$ $Rd - 1 \rightarrow Rd$ If $Rd \neq 0$ $(\text{disp.} \times 16) + PC' \rightarrow PC$ If $Rd = 0$ go to next instruction
EINT	$1 \rightarrow IE$
EMU	$ST \rightarrow Rd$ Conditionally enter emulator mode
EXGF Rd [, F]	$Rd \rightarrow FS0, FE0 \text{ or } Rd \rightarrow FS1, FE1$ $FS0, FE0 \rightarrow Rd \text{ or } FS1, FE1 \rightarrow Rd$
EXGPC Rd	$Rd \rightarrow PC$ $PC' \rightarrow Rd$
FILL L	$\text{COLOR1 pixel values} \rightarrow \text{pixel array}$ (linear source address)
FILL XY	$\text{COLOR1 pixel values} \rightarrow \text{pixel array}$ (XY source address)
GETPC Rd	$PC' \rightarrow Rd$
GETST Rd	$ST \rightarrow Rd$
INC Rd	$PC + 1 \rightarrow Rd$
JAcc Address	If $cc = \text{true}$ $Address \rightarrow PC$ If $cc = \text{false}$ go to next instruction
JRcc Address	If $cc = \text{true}$ $\text{disp.} + PC' \rightarrow PC$ If $cc = \text{false}$ go to next instruction
JUMP Rs	$Rs \rightarrow PC$
LINE [0, 1]	Perform the inner loop of Bresenham's line-drawing algorithm.
LMO Rs, Rd	31-bit number of leftmost 1 in Rs $\rightarrow Rd$
MMFM Rs [, reg. list]	If Register n is in the register list $*Rs+ \rightarrow Rn$ (repeat for n = 0 to 15)
MMTM Rd [, reg. list]	If Register n is in the register list $Rn \rightarrow -*Rd$ (repeat for n = 0 to 15)
MODS Rs, Rd	$Rd \bmod Rs \rightarrow Rd$
MODU Rs, Rd	$Rd \bmod Rs \rightarrow Rd$
MOVB	See MOVB summary
MOVE	See MOVE summary
MOVI I/W, Rd, [W]	16-bit immediate operand $\rightarrow Rd$
MOVI I/L, Rd, [L]	32-bit immediate operand $\rightarrow Rd$

TMS34010 Instruction Set

Syntax	Operation
MOVK K, Rd	$K \rightarrow Rd$
MOVX Rs, Rd	$Rs\ X \rightarrow RdX$
MOVY Rs, Rd	$Rs\ Y \rightarrow RdY$
MPYS Rs, Rd	Rd even: $Rs \times Rd \rightarrow Rd:Rd+1$ Rd odd: $Rs \times Rd \rightarrow Rd$
MPYU Rs, Rd	Rd even: $Rs \times Rd \rightarrow Rd:Rd+1$ Rd odd: $Rs \times Rd \rightarrow Rd$
NEG Rd	$-Rd \rightarrow Rd$
NEGB Rd	$-Rd - C \rightarrow Rd$
NOP	No operation
NOT Rd	$\text{NOT } Rd \rightarrow Rd$
OR Rs, Rd	$Rs \text{ OR } Rd \rightarrow Rd$
ORI IL, Rd	$IL \text{ OR } Rd \rightarrow Rd$
PIXBLT	See PIXBLT summary
PIXT	See PIXT summary
POPST	$*SP+ \rightarrow ST$
PUSHST	$ST \rightarrow *SP$
PUTST Rs	$Rs \rightarrow ST$
RETI	$*SP+ \rightarrow ST$ $*SP+ \rightarrow PC$
RETS (N)	$*SP \rightarrow PC$ (N defaults to 0) $SP + 32 + 16N \rightarrow SP$
REV Rd	revision number $\rightarrow Rd$
RL K, Rd	Rd rotated left by K $\rightarrow Rd$
RL Rs, Rd	Rd rotated left by Rs $\rightarrow Rd$
SETC	$1 \rightarrow C$
SETF FS, FE [, F]	$(FS, FE) \rightarrow ST$
SEXT Rd [, F]	field in Rd \rightarrow sign-extended field in Rd
SLA K, Rd	left-shift Rd by K $\rightarrow Rd$
SLA Rs, Rd	left-shift Rd by Rs $\rightarrow Rd$
SLL K, Rd	left-shift Rd by K $\rightarrow Rd$
SLL Rs, Rd	left-shift Rd by Rs $\rightarrow Rd$
SRA K, Rd	right-shift Rd by K $\rightarrow Rd$
SRA Rs, Rd	right-shift Rd by Rs $\rightarrow Rd$
SRL K, Rd	right-shift Rd by K $\rightarrow Rd$
SRL Rs, Rd	right-shift Rd by Rs $\rightarrow Rd$
SUB Rs, Rd	$Rd - Rs \rightarrow Rd$
SUBB Rs, Rd	$Rd - Rs - C \rightarrow Rd$
SUBI IW, Rd, [W]	$Rd - 16\text{-bit immediate value} \rightarrow Rd$
SUBI IL, Rd, [L]	$Rd - 32\text{-bit immediate value} \rightarrow Rd$
SUBK K, Rd	$Rd - K \rightarrow Rd$
SUBXY Rs, Rd	$Rd\ X - RsX \rightarrow RdX$ $RdY - RsY \rightarrow RdY$
TRAP N	$PC \rightarrow -*SP$ $ST \rightarrow -*SP$ trap vector N $\rightarrow PC$
XOR Rs, Rd	$Rs \text{ XOR } Rd \rightarrow Rd$
XORI IL, Rd	$IL \text{ XOR } Rd \rightarrow Rd$
ZEXT Rd [, F]	field in Rd \rightarrow zero-extended field in Rd

Key:

Rs	-Source register	RsX, RdX - X half (16 LSBs) of Rs or Rd
Rd	-Destination register	RsY, RdY - Y half (16 MSBs) of Rs or Rd
IW	-16-bit (short) immediate value	SAddress - 32-bit source address
IL	-32-bit (long) immediate value	DAddress - 32-bit destination address
K	-5-bit constant	Address - 32-bit address (label)
PC'	-Next instruction	F - Field select, defaults to 0 F=0 selects FSO and FEO F=1 selects FS1 and FE1

MOVE Instructions Summary

Source	Destination					
	Rd	*Rd	*Rd+	-*Rd	*Rd(offset)	@DAddress
Rs	✓	✓	✓	✓	✓	✓
*Rs	✓	✓				
*Rs+	✓		✓			
-*Rs	✓			✓		
*Rs(offset)	✓		✓		✓	
@SAddress	✓		✓			✓

A check mark (✓) in a box indicates a valid combination of source and destination operands. For example,

MOVE Rs, *Rd(offset)

is a valid form of the MOVE instruction.

MOVB Instructions Summary

Source	Destination			
	Rd	*Rd	*Rd(offset)	@DAddress
Rs		✓	✓	✓
*Rs	✓	✓		
*Rs(offset)	✓		✓	
@SAddress	✓			✓

A check mark (✓) in a box indicates a valid combination of source and destination operands. For example,

MOVB Rs, *Rd(offset)

is a valid form of the MOVB instruction.

PIXT Instructions Summary

Source Pixel	Destination Pixel		
	Rd	*Rd	*Rd.XY
Rs		✓	✓
*Rs	✓	✓	
*Rs.XY	✓		✓

A check mark (✓) in a box indicates a valid combination of source and destination operands. For example,

PIXT *Rs, Rd

is a valid form of the PIXT instruction.

PIXBLT Instructions Summary

Source Array	Destination Array	
	L	XY
B	✓	✓
L	✓	✓
XY	✓	✓

B - Binary array address

L - Linear array address

XY - XY array address

A check mark (✓) in a box indicates a valid combination of source and destination array types. For example,

PIXBLT B, XY

is a valid form of the PIXBLT instruction.