

Manual Update

Document Title: TMS380 Adapter Chipset User's Guide
TMS380 Adapter Chipset User's Guide Supplement

Document Number: SPWU001D, SPWU003


Revision: F

This document updates the TMS380 Adapter Chipset User's Guide, Revision D, document number SPWU001D, dated July 1986, and the TMS380 Adapter Chipset User's Guide Supplement (which includes Revision E), document number SPWU003, dated August 1987.

TMS380 Adapter Chipset User's Guide, SPWU001D

<u>Page</u>	<u>Change or Add</u>
2-9	Section 2.4, PC AT Adapter Card Example. The schematic supports standard 6-MHz PC AT buses. For higher-speed buses, when the TMS380 is in 16-bit mode, 8-bit DIO using SBHE and AO should be used. This is to avoid timing problems with IOCHRDY for wait state generation.
2-11	Figure 2-5 should be replaced with the new Figure 2-5 on page 12 of this manual update.
3-8	Add the following paragraph to the bottom of section 3.4.2. Also shown in Figure 3-3 is a structure called an abort delimiter. The abort delimiter consists of a Starting Delimiter and Ending Delimiter sequence. The abort delimiter is transmitted by the TMS380 Adapter whenever the Adapter detects a 'false free token' as described in Section 3.10.2.
3-8	Add the following to Figure 3-3.

ABORT DELIMITER:




3-14	The last paragraph on this page should be changed to read as follows: A ring station address assigned by the attached system or contained in the BIA ROM must conform to the format shown in Figure 3-14. Note that bit 0 of byte 0 must be set to zero. Bit 1 of byte 0 may be set to either 0 or 1 when the TMS38021 Protocol Handler is used but must be set to 1 when the TMS38020 Protocol Handler is used. Violating these conditions causes the Adapter to reject the address assignment with a node address error.
------	---



3-14

Figure 3-14 should be replaced with the following figure:



3-15

Section 3.5.2, Source Routing, has been updated per recent IEEE 802.5 activity. Section 7.1.3 of the TMS380 Adapter Chipset User's Guide Supplement should be consulted in lieu of this section. Please reference the IEEE 802.5 source routing proposals for current developments regarding source routing specifications.

3-42

Add the following note to the end of Section 3.8.5.2.

Note:

When the TMS38021 Protocol Handler ROM code is used or when the DLC Software is used, the Adapter will execute the Beacon Transmit Autoremoval Test after 16 seconds have passed during beacon if the adapter has not proceeded to Monitor Contention mode during beacon transmit.

3-47

Add the following note to the end of Section 3.8.7.2.

Note:

When the TMS38021 Protocol Handler ROM code is used or when the DLC Software is used, the Lobe Media Test MAC frame is 1048 bytes in length, and the frame will be transmitted 511 times for this phase of insertion.

4-7

Figure 4-5, sheet 1. The R24 resistor connected to the CHPTST pin (pin J10) and the TEST pin (pin G8) of the TMS38030 should be removed. These two pins should be left unconnected.

4-9

Figure 4-5, sheet 3 of the Adapter Chipset Interconnect Schematic should be replaced with the new sheet 3 on page 13 of this update.

4-10

Figure 4-5 sheet 4. The value for capacitor C3 should be changed to 22,000 pF ± 10%, and a Note 4 reference added. The following should be added to the bottom of the page as Note 4:

NOTE 4: For additional noise immunity, the value for C3 has been increased to 22,000 pF. For existing designs, the original 6,800 pF value may be used.

4-22

Replace (A1) and (A0) in Table 4-6 with (A2) and (A1), respectively.

4-43

The second sentence of the top paragraph should be changed to read as follows: Two address-latch-enable signals, system address latch enable (SALE) and extended address latch enable (SXAL), are provided by the SIF.

4-68

Table 4-19. Replace the description for BIT 2, SSB_CLEAR, with the following:

SSB_CLEAR. This interrupt request is used by the system to acknowledge adapter-to-host interrupts and to notify the Adapter that the System Status Block (SSB) is available for posting additional status information, even if the SSB was not used for that particular interrupt (e.g., SCB_CLEAR interrupt).


- 4-68 Table 4-19. Under the description of BIT 8, remove the last sentence.
- 4-71 Section 4.4.2.3. Replace the third paragraph with the following:
Only the address range >0800 through >OFFF can be read through the data registers unless an Adapter Check interrupt occurs, in which case only the address range >0000 through >07FF can be read.
- 4-77 In section 4.4.6.1, remove sub-item b, SSB CLEAR (bit 2), from list item 2.
- 4-77 Replace the last paragraph on this page with the following:
If the SCB_REQUEST bit (bit 4) of the Adapter Interrupt Register is set to one, an SCB_CLEAR interrupt will also be posted when the SCB is available for additional commands. To acknowledge this interrupt, the attached system must set the INTERRUPT_ADAPTER and SSB_CLEAR bits in the Interrupt Register. In addition, the RESET_SYSTEM_INTERRUPT bit should be set to zero to clear the adapter-to-host hardware reset line. It is recommended that SCB_REQUEST be set coincident with EXECUTE if the SCB_CLEAR interrupt is desired.
- 4-83 Table 4-26. Under the description for BIT 1, the 110 seconds reference should be 10 seconds. The sentence should read:
This can be a result of parity errors in excess of the parity abort threshold set during initialization, bus errors in excess of the bus error abort threshold also set during initialization, or if the Adapter times out (10 seconds) waiting for the completion of DMA bus operation (with or without an error).
- 4-87 Table 4-28. The last two sentences in the description for BYTES 2-7 should be replaced with the following:
When using the TMS38020 Protocol Handler, bits 0,1 must be set to "01". When using the TMS38021 Protocol Handler, bit 0 must be set to zero. Bit 1 can be set to either zero or one.
- 4-88 Table 4-28. Under the description of BYTES 22-23, the fifth sentence should be replaced with the following:
The RAM start address must be on an eight-byte boundary minus two bytes (bits 13 and 14 are "11") and must be less than >8000; otherwise, an expansion RAM OPEN error will result.
- 4-88 Table 4-28. Under the description of BYTES 24-25, add the following sentence:
The value of this field must be even.
- 4-89 Add the following note to the bottom of the page:
- Note:**

Under heavy ring loading conditions, especially when the heavy traffic is broadcast address frames or frames addressed to the inserting adapter, the OPEN command will fail due to a ring poll failure during the insertion process. This failure will occur due to excessive receive loading on the inserting station. The OPEN command should be attempted again after a short delay. If the problem persists, the source of the receive traffic to the inserting adapter should be identified and stopped or removed from the ring before attempting another OPEN command.
- 4-92 Under *Buffer Allocation*, add the following paragraph:
To avoid the possibility of transmit congestion, causing transmit operations to suspend, it is highly recommended that a RECEIVE command and corresponding valid receive lists be issued as soon as possible following the OPEN command.

- 4-92 Under *Buffer Size*, change the second sentence to read as follows:
 The default TRANSMIT MAXIMUM COUNT is six, allowing a transmit frame maximum information field size of 592 bytes, which includes a 32-byte frame header.
- 4-99 Table 4-34. Under the description of bit 0, change the last sentence to read:
 The COMMAND COMPLETE and FRAME COMPLETE bits are not set at the same time.
- 4-100 After the seventh paragraph add the following:
 When the last list in a chain contains an odd FORWARD POINTER, the adapter performs the following operations in order:
 1. Updates the CSTAT field of the last start of frame list.
 2. Posts the FRAME COMPLETE status if requested.
 3. Rereads the FORWARD POINTER field of the list containing the odd FORWARD POINTER.
 4. If FORWARD POINTER is still odd, the adapter posts a COMMAND COMPLETE status.
 Because the adapter rereads the FORWARD POINTER after posting the FRAME COMPLETE status, the host software should not modify the FORWARD POINTER of the last list unless it is to add another transmit list to the chain. Therefore, this list containing the odd FORWARD POINTER should not be considered "free" until one of the following occurs:
 - A COMMAND COMPLETE status is received for this list, or
 - Any transmit status (i.e., FRAME COMPLETE, COMMAND COMPLETE, or LIST ERROR) occurs specifying a list further down the chain.
- 4-109 Section 4.4.7.5, CLOSE Command. The following sentence should be added to the first paragraph in this section:
 After issuing the CLOSE command, the Adapter should be reinitialized before re-issuing the OPEN command.
- 4-119 Table 4-44. The value for capacitor C3 should be changed to 22,000 pF \pm 10%. See Note 4 added to Figure 4-5 on page 2 of this update.
- A-1 Add feature bullet as follows:
 - Cost-Effective 48-Pin Plastic Dual-In-line Package
- A-11 Under the table titled "recommended operating conditions", the reference to TEST0-TEST2 in the specifications for V_{IH} and V_{IL} should be removed. The TEST0-TEST2 pins now have the same V_{IH} and V_{IL} characteristics as all other inputs.
- A-14 Add a Note 9A reference to specification for t_{d29} . Add the following note to the bottom of this page.
- NOTE 9A. When the TMS38010 maintains bus mastership through the next bus cycle, the LR/ \overline{W} signal does not change state for 55 nanoseconds following LBCLK1 low.

A-20

The figure under "interrupt timing" should be replaced with the following new diagram:



A-20

Note 15 on this page should be replaced with the following:

NOTE 15. Inputs LIRQ0-LIRQ2 should not change state except during the window when LBCLK1 and LBCLK2 are both low. To meet this requirement, a latch, clocked by the falling edge of LBCLK1, should be added between the LIRQOUT0-LIRQOUT2 outputs of the TMS38030 and the LIRQ0-LIRQ2 inputs of the TMS38010. Parameter t_{h5} is to be met at the next falling edge of LBCLK1 following the rising edge of LBCLK2 in which t_{su2} was met.

A-42


Add a Note 7A reference to specification for t_{d29} . Add the following note to the bottom of the page.

NOTE 7A. When the TMS38020 maintains bus mastership through the next bus cycle, the LR/W signal does not change state for 55 nanoseconds following LBCLK1 low.

Replace the seventh feature bullet with the following:

- 132-Pin Plastic Quad Flat Pack or 100-Pin Ceramic Pin Grid Array Package

Add the following pinout drawing:



Special Note: The user PC board design should include a connection from the VBB pin (67) to one of the VBB(LF) pins (17, 50, 83, 116). This connection should be as short as possible. The VBB(LF) pins should be unconnected.

Add a dagger after "pin descriptions" and the following note at the bottom of the page:

†Pin numbers refer to the GB package only.

- A-65 Add a Note 3A reference to the V_{IL} specification in the row labeled, "All other inputs". Add the following note to the bottom of the page:
- NOTE 3A. \overline{SRESET} is a hysteresis input and should be driven below 0.6 V during assertion to guarantee recognition.
- A-67 I_{CC} supply current ($V_{CC} = 5.5$ V, $T_A = 0^\circ\text{C}$) should be changed from 240 mA max to 260 mA max.
- A-68 Add a Note 6A reference to specification for t_{d29} . Add the following note to the bottom of the page:
- NOTE 6A. When the TMS38030 maintains bus mastership through the next bus cycle, the $\overline{LR/W}$ signal does not change state for 55 nanoseconds following $\overline{LBCLK1}$ low.
- A-74 Add the following sentence to Note 10:
- The timing presented above is in reference to externally requested interrupts (those presented on $\overline{LIRQIN0}$ - $\overline{LIRQIN2}$) only.
- A-77 TMS38030-6 has been replaced by the TMS38030-8. Under the section titled "timing requirements over recommended supply voltage range and operating free-air temperature range", remove all references to the TMS38030-6.
- A-101 Table 1. The value for capacitor C3 should be changed to 22,000 pF \pm 10%. See Note 4 added to Figure 4-5 on page 9 in this update.
- A-105 Under the section titled "energy detect", all references to $C_3 = 6800$ pF should be changed to $C_3 = 22,000$ pF.
- A-108 Under the section titled "TTL input", remove the reference to FILTER under I_{IH} , I_{IL} , and I_J .
- A-109 Under the section titled "transmitter", a note should be added to the "Output current, off" specifications as follows:
- Output not under test is loaded with 75Ω to V_{CC} .
- A-110 Under the section titled "phantom driver", the test conditions under the I_{OH} specification should be changed such that $NSRT = V_{IH}$, and the parameter I_{OL} should be removed in its entirety.
- A-111 Figure 5. The 240Ω resistor should be changed to a 330Ω resistor.
- A-112 Under the section titled "energy detect", the test conditions under parameter V_{HYS} should be changed to $V_{HYS} = V_{IH} - V_{IL}$.
- A-114 Note 19 should be replaced with the following:
- Peak-to-peak voltage swing between EQUALA and EQUALB. RCVINA and RCVINB are unconnected.
- A-114 Note 20 should be replaced with the following:
- Peak-to-peak voltage swing between DROUTA and DROUTB. A differential between RCVINA and RCVINB is held to assure that noise on the receiver signal does not affect wrap mode.
- A-114 Figure 8. The value 240Ω assigned to the resistor should be changed to 330Ω .

A-117

Figure 15 should be replaced with the following:





FIGURE 15. PROPAGATION DELAYS FROM DCLKIN TO RCVR WITH INTERNAL WRAP MODE

A-118


Figure 16 should be replaced with the following:



Note 23: For this test the RCVR output is tied directly to the DRVRR input to test the asymmetry of the transmitter in a repeater configuration.

t_A	$\frac{t_1 + t_2}{2}$
t_B	$\frac{t_3 + t_4}{2}$

FIGURE 16. SKEW AND ASYMMETRY FROM DCLKIN TO DROUTA AND DROUTB

**FIGURE 17. PROPAGATION DELAYS FROM DCLKIN TO RCVR**

B-2 Under the Duplicate Address Test frame entry, include the following reference under column 2:

FC = >01


B-4 Under the Report New Monitor, Report SUA Change, and Report Ring Poll Failure frame entries, include the following under column 2:

FC = >01 for TMS38020 ROM code only. Otherwise FC = >00.

B-8 The paragraph under Section B.2.1 should be replaced with the following:

The burned-in address must conform to that shown in the figure below. Note that bit 0 must be set to zero. If the TMS38020 Protocol Handler is used, bit 1 must also be set to zero.


B-8 Replace Figure B-1 with the following:

**FIGURE B-1. BURNED-IN ADDRESS FORMAT**


B-19 Section B.3.3.4. The bottom portion of the 100-pin GB pin-grid array drawing should be labeled "TOP VIEW".

B-19 Add the following mechanical drawings:

B.3.3.5 132-Pin Plastic Quad Flat Package (PQ Suffix)



B.3.3.6 48-Pin Dual-In-line Plastic Package (N suffix)



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.





FIGURE 2-5. TMS380 INTERFACE TO IBM PC AT SYSTEM BUS



NOTE 4. For additional noise immunity, the value for C3 has been increased to 22,000 pF. For existing designs, the original 6,800 pF value may be used.

FIGURE 4-5. ADAPTER CHIPSET INTERCONNECT DIAGRAM (3 of 4)

TMS380 Adapter Chipset User's Guide Supplement

<u>Page</u>	<u>Change or Add</u>
2-9	<p>Change the last sentence in the first paragraph to read as follows:</p> <p>If a link station is in either a Checkpointing or Remote Busy state, then I-frame transmission is temporarily suspended.</p>
2-29	<p>The description for BIT 9, LLC_CTR_OVERFLOW, should be changed to read as follows:</p> <p>When set to one, indicates that one of the adapter's LLC error counters has reached half its maximum value.</p>
2-73	<p>The description for OPTIONS and BIT 0 should be changed to read:</p> <p>(reset) - If this bit is set to one, bytes 0-7 are reset to zero after this command is executed.</p>
2-84	<p>Table 2-29. Under the explanation for error code >28, remove the second line, which reads "An XID frame had too much data".</p> <p>Under the explanation for error code >41, remove the sentence which reads "this error code will be returned if an I-frame is issued before the DMA is ready," and place it under the explanation of error code >27.</p>
2-86	<p>After the second paragraph add the following:</p> <p>When the last list in a chain contains an odd FORWARD POINTER, the adapter performs the following operations in order:</p> <ol style="list-style-type: none">1. Updates the CSTAT field of the last start of frame list.2. Posts the FRAME COMPLETE status if requested.3. Rereads the FORWARD POINTER field of the list containing the odd FORWARD POINTER.4. If FORWARD POINTER is still odd, the adapter posts a COMMAND COMPLETE status. <p>Because the adapter rereads the FORWARD POINTER after posting the FRAME COMPLETE status, the host software should not modify the FORWARD POINTER of the last list unless it is to add another transmit list to the chain. Therefore, this list containing the odd FORWARD POINTER should not be considered "free" until one of the following occurs:</p> <ul style="list-style-type: none">• A COMMAND COMPLETE status is received for this list, or• Any transmit status (i.e., FRAME COMPLETE, COMMAND COMPLETE, or LIST ERROR) occurs specifying a list further down the chain.
2-87	<p>BIT 3. Remove the last sentence in this description.</p>
2-87	<p>BIT 4. Replace the description for BIT 4 with the following:</p> <p>(READY): Bit 4 will be used to indicate when a link station is ready to accept I-frames from the attached system. This bit will be set under either of two conditions. First, when a CONNECT.STATION command completes, the attached system should assume a not ready state, and wait for a READY transmit status interrupt. This interrupt will occur when the link station is ready for I-frame transmission, whether or not a TRANSMIT command has been issued. This interrupt may occur prior to receiving a command complete interrupt for the CONNECT.STATION command.</p>

Second, after an I-frame has been DMA'ed into the adapter, and a CSTAT completion of >FE has been received, the link station is in a not ready state. When this condition clears, a READY transmit interrupt will be issued. If, after a >FE completion has been issued, another I-frame for that link station is passed to the adapter, the adapter will reject the I-frame with the error code >27, Link not Transmitting I-frames. Processing of the transmit lists will continue, and frames for other link stations will not be affected.

3-2 Figure 3-2 should be replaced with the new Figure 3-2 included on page 18 of this update.

4-3 The following paragraphs should be added after the last paragraph on this page.

The refresh of this DRAM is accomplished by a CAS-before-RAS refresh cycle whenever the DRAM is not being accessed by any of the chipset bus masters. This occurs during Communications Processor internal processing cycles or whenever addresses below >1000 are accessed. Additionally, refresh occurs whenever sequential DRAM read or write cycles occur to each of the 256 DRAM row addresses. This occurs during normal DMA operations by the System Interface or Protocol Handler.

Analysis of the Communications Processor software characteristics and Protocol Handler and System Interface DMA loading characteristics guarantees that DRAM refresh timing is not violated.

4-4 Figure 4-4 should be replaced with the new Figure 4-4 included on page 19 of this update.

4-5 The top portion of Section 4.3 should be replaced in its entirety with the following:

The download of DLC Software is performed by:

1. Placing the adapter into download state.
2. Downloading and executing the Enable Memory (ENM) software.
3. Setting the PHDIS to one.
4. Downloading the DLC Software object code via direct I/O (DIO) operations.

The special download state of the adapter is entered via the following procedure:

1. Perform a hardware reset (SRESET driven low).
2. Verify normal completion of bring-up diagnostics (>0040 read in the Interrupt Register).
3. DIO write the data pattern >AA55 from location >0800 through >OFFE via the Address Register and Data Register with Autoincrement.
4. Apply a second hardware reset.
5. Write the value >8000 to the TMS38030 Interrupt Register immediately following reset but no later than 1.6 ms following the reset.

Following the write of >8000 to the Interrupt Register and a delay of 10 milliseconds, the Interrupt Register should be read. If the Interrupt Register is equal to zero, then the adapter is in the download state. The memory locations from >0800 through >OFFE should be cleared to zero.

After successfully entering the download state and clearing the RAM, the object file may be loaded into the adapter RAM. Before this procedure is discussed, the following provides a description of the format of the object file in which DLC Software and ENM Software is provided.

- 4-6 Section 4.3.2. Add the following sentences to the description of the WRITE Command (>E6):
 This command takes nine microseconds to execute. No other command should be issued prior to this time.
- 4-6 Section 4.3.2. Add the following sentence to the description of the STEP Command (>FF):
 This command takes seven microseconds to execute.
- 4-6 Section 4.3.2. Add the following sentence to the description of the EXECUTE Command (>C5):
 This command takes 12 microseconds to get to the first instruction of the target code.
- 5-13 Under Section 5.2.5.1, the reference to the fail code of >7X should be deleted. The last paragraph should be deleted and replaced with the following:
 No failure code is presented with the DMA tests. The source and destination data patterns must be compared to verify good completion of the DMA operation.
- 5-15 Under Section 5.2.6.1, the reference to the fail code of >7X should be deleted. The last paragraph should be deleted and replaced with the following:
 No failure code is presented with the DMA tests. The source and destination data patterns must be compared to verify good completion of the DMA operation.
- 7-1 The Bridge Options Software, referenced throughout Section 7, has been replaced by the DLC Software. All functions contained in the Bridge Options Software are also contained in the DLC Software. For information on the DLC Software refer to Section 2.
- 7-4 Under the description for the Broadcast Bits, the definitions for bit codes "110" and "111" should be reversed.
- 7-14 The last paragraph on this page should be replaced with the following:
 The bridge options are included in the DLC software.
- 7-15 The first paragraph on this page should be deleted in its entirety.
- 7-21 Replace the 41st equation with the following:

$$\text{COMB2} = !(\text{!A12 \& A1314 \& !GRPDLY \& SAVE12 \& STAT} \\ \text{ \# A12 \& A1314 \& !GRPDLY \& !SAVE12 \& STAT});$$
- A-3 Change the second to the last feature bullet to read:
 • 48-Pin, 600-Mil, Plastic or Ceramic Dual-In-line Packaging
 Change the package description above the pinout to read:
 "N OR JD PACKAGE"
- A-22 The units for ICC supply current should be changed from μA to mA.
- A-24 Add a Note 7A reference to specification for t_{d29} . Add the following note to the bottom of this page.
 NOTE 7A: When the TMS38021 maintains bus mastership through the next bus cycle, the LR/W signal does not change state for 55 nanoseconds following LBCLK1 low.

- A-37 The manual updates listed in the appendix are also included in this update.
- B-3 Replace Figure B-2 with the new Figure B-2 on page 20 of this update.
- C-1 Appendix C should be replaced in its entirety by the new download program included on pages 21 through 25 of this update.
- D-2 Add the following information to Appendix D:
NOTE: For Developers of PC Adapters:
In TI's testing of the LLC software, we have discovered the following hardware dependency in IBM's APPC/PC program and IBM's 3270 Emulation Program.
These software programs read a register at I/O location h'A20' (primary adapter) and/or h'A24' (secondary adapter) to determine the interrupt level that the card is using. On the IBM card, the interrupt level is encoded in the two least significant bits of this register, as follows:
00 interrupt level 2
01 interrupt level 3
10 interrupt level 6
11 interrupt level 7
This register is described in Section 6 of the IBM Token-Ring PC Adapter Technical Reference. To avoid confusion, though, please note that if a switch is "on," the corresponding bit in the register will be 0. If a switch is "off," the bit will be 1.
These two software programs violate the IBM software interface to read these registers on the hardware. If the programs read bad data from the locations (either because there is nothing there, or because what is there is not what is expected), their operation will be unreliable. Designers should consider adding hardware to boards at these locations.





FIGURE 3-2. EPROM-Based Adapter Bus Schematic



REDUCED EQUATIONS FOR PAL	
<u>PHCS</u>	= !LLAD0 & LLAD1 & !PHDIS + !LLAD0 & !LLAD1 & !LLAD2 & !LLAD3
<u>RAS</u>	= !PHDIS & H2D75 + LLAD1 + H2D75 & !LLAD0 & LLAD1 + H2D75 & LLAD0 & !LLAD1 & !LLAD2 + H2D75 & !LLAD1 & LLAD2 + H2D75 & !LLAD0 & !LLAD1 & !LLAD3 + H2D75 & !LLAD1 & !LLAD2 & !LLAD3
<u>MUXRC =</u>	!H2D100 + H2D125)
<u>LLIND</u>	= !(LUD & LLAD15)

NOTE: ! = Inverse

NOTE: PHDIS signal is controlled by host software to disable PHROM and enable DRAM from >C000 to >FFFE.

FIGURE 4-4. DRAM Schematic




FIGURE B-2. PC Family Card Logic with Modifications

```

/***** DOWNLOAD PROGRAM *****/
/*
 * This DOWNLOAD routine takes as input a TI tagged
 * object file. It places the adapter in the
 * download state, and downloads the input software
 * into the adapter for execution.
 */
/*
 * The adapter is assumed to be at locations >xx20
 * thru >xx29 in PC I/O space, where >xx is set by
 * the user on initiation of the software.
 */
/*
 * The DOWNLOAD routine assumes that the adapter
 * software's starting point is at address >0600 on
 * the adapter bus. >0600 is the starting address
 * for both the Adapter Debug Software (ADS) B205,
 * and the DLC software (OSI2).
 */
/*
 * This listing is for illustration only.
 */
/*
 * Revision History:
 *   Initial release: 03/15/87
 *   Modified for new memory map: 5/29/87
 *   Modified for PH disable :11/03/87
 *   Modified for new download :11/12/87
 */
/***** DOWNLOAD PROGRAM *****/

#include      <stdio.h>
#include      <conio.h>
#include      <process.h>

#define CLS          printf("\033[2J")
#define DATA_LO       0x00+base_addr
#define DATA_HI       0x01+base_addr
#define DATAINC_LO    0x02+base_addr
#define DATAINC_HI    0x03+base_addr
#define ADDRESS_LO    0x04+base_addr
#define ADDRESS_HI    0x05+base_addr
#define INTERRUPT_LO  0x06+base_addr
#define INTERRUPT_HI  0x07+base_addr
#define CONBUF        0x09+base_addr
#define CONBUF2       0x0F+base_addr
#define PHDISABLE     0x40 /* PHDIS AND HW_INT_ENABLE */
#define HW_RESET      0x04
#define HW_RESET2     0x00
#define HW_INT_ENABLE 0x20 /* enable interrupts from adapter */
#define DELAY         25 /* 500 usec delay loop constant */
#define FD_STEP       0xFF /* Freezedump commands */
#define FD_WRITE      0xE6
#define FD_EXECUTE    0xC5
#define CODE_START_LO 0x00 /* Code entry point for ADS B205 */
#define CODE_START_HI 0x06 /* or OSI2, DLC software */
#define ENMS_START_LO 0x00 /* Code entry point for PHCS */
#define ENMS_START_HI 0x0A /* disable and freeze dump code */
#define ENM_DONE      0x70 /* ENM code finished flag */
#define YES           1
#define NO            0

unsigned int lineptr,adp_ad,linenum,try,temp,endflag,
           address,stepcnt,base_addr,done,ENMFILE;
char inline[90],yesno;
int numsteps;

```

```

main()
{
    char blk_en;
    int temp;
    FILE *OSI2;
    FILE *ENM;

    try=1;
    ENMFILE = YES;
    CLS;
    base_addr=0x0A20;

    if ((OSI2 = fopen("OSI2.OBJ", "r")) == NULL)
    {
        printf("FILE OSI2 NOT FOUND. ");
        exit(1);
    }

    if ((ENM = fopen("ENM.OBJ", "r")) == NULL)
    {
        printf("FILE ENM NOT FOUND. ");
        printf(" DO YOU WISH TO CONTINUE? (Y/N) :");
        gets(inline);
        sscanf(inline, "%c", &yesno);
        if((yesno == 'N') || (yesno == 'n'))
            exit(1);
        else
            ENMFILE=NO;
    }

/* Put the adapter in Freeze-Dump Mode */

start:
    blk_en = inp(CONBUF) & 0x08;
    outp(CONBUF, HW_RESET);
    outp(CONBUF, HW_RESET2);
    try = 0;
    while ((temp = inp(INTERRUPT_LO)) != 0x40) {
        try++;
        if (try == 10) {
            printf("DOWNLOAD ABORTED\nPLEASE RESET THE ADAPTER\n");
            exit(1);
        }
        printf("\nRESET FAILED - INTERRUPT_LO = %x", temp);
        for(temp=10000;temp;temp--);
    }
    outp(ADDRESS_LO, 0x00);
    outp(ADDRESS_HI, 0x08);
    for (temp = 0x400; temp; temp--) {
        outp(DATAINC_LO, 0x55);
        outp(DATAINC_HI, 0xAA);
    }
    outp(CONBUF, HW_RESET);
    outp(CONBUF, HW_RESET2);
    outp(CONBUF, (blk_en | HW_INT_ENABLE));
    outp(INTERRUPT_LO, 0x00);
    outp(INTERRUPT_HI, 0x80);

    for (temp = DELAY; temp; temp--) ;
    for (temp = DELAY; temp; temp--) ;
    for (temp = DELAY; temp; temp--) ;

    try = 0;
}

```

```

if (inp(INTERRUPT_LO) || inp(INTERRUPT_HI)) {
    try++;
    outp(ADDRESS_LO, 0x00);
    outp(ADDRESS_HI, 0x08);
    for (temp = 0x400; temp; temp--) {
        outp(DATAINC_LO, 0x00);
        outp(DATAINC_HI, 0x00);
    }
    if(try < 5) {
        printf("\nDOWNLOAD MODE NOT ENTERED - RETRYING\n");
        goto start;
    }
    else {
        printf("DOWNLOAD ABORTED\nPLEASE RESET THE ADAPTER\n");
        exit(1);
    }
}
/* Clear RAM from 0x800 to 0xFFE */
outp(ADDRESS_LO, 0x00);
outp(ADDRESS_HI, 0x08);
for (temp = 0x400; temp; temp--) {
    outp(DATAINC_LO, 0x00);
    outp(DATAINC_HI, 0x00);
}
/* Write the starting address for the adapter into adapter */
/* address >0000. */
outp(INTERRUPT_HI, FD_WRITE); /* enable DIO writes */

if (ENMFILE == YES) {
    outp(DATA_LO,ENMS_START_LO); /* write starting address */
    outp(DATA_HI,ENMS_START_HI);
    downcode(ENM);
    done=NO;
    while(done==NO) {
        if ((inp(INTERRUPT_LO) == ENM_DONE) && (inp(INTERRUPT_HI) == 0))
            done = YES;
    }
    outp(CONBUF2,PHDISABLE);
}

outp(ADDRESS_LO,0); /* clear out SIF ADDRESS register */
outp(ADDRESS_HI,0);
outp(DATA_LO,CODE_START_LO); /* write starting address */
outp(DATA_HI,CODE_START_HI);
downcode(OSI2);
printf("ADAPTER IS EXECUTING LLC - CHECK FOR BUD CODE COMPLETION\n");
exit(0);

}
downcode(OBJCODE)

FILE *OBJCODE;

{
/* Read input file and download the software */

adp_ad = 0;
linenum = 0;
while (fgets(inline, 90, OBJCODE) != NULL) {
    linenum++;
    endflag = 0;
}

```

```

if (linenum == 1)  {
    if (!sscanf(inline, "%*13c%4x", &adp_ad))  {
        printf("Illegal header in file. Download aborted");
        exit(1);
    }
} else
    lineptr = 18;
printf("\nDOWNLOADING.");
}
else
    lineptr = 0;

if (inline[0] == ':')  {
    printf("\n END OF FILE REACHED");
    outp(INTERRUPT_HI, FD_EXECUTE);
    return;
}

else {

    while (lineptr < 90 && !endflag)
        switch (inline[lineptr])
        {
        case '9':
            {
                sscanf(&inline[lineptr], "9%4x", &adp_ad);
                printf(".");
                lineptr += 5;
                break;
            }
        case 'B':
            {
                sscanf(&inline[lineptr], "B%4x", &temp);
                address = (inp(ADDRESS_HI) << 8) | inp(ADDRESS_LO);
                if (address != adp_ad)  {
                    outp(ADDRESS_LO, adp_ad & 0xff);
                    outp(ADDRESS_HI, adp_ad >> 8);
                    numsteps = (adp_ad >> 11) - (address >> 11);
                    if (numsteps < 0)
                        numsteps += 32;
                    for (stepcnt = 0; stepcnt < numsteps; stepcnt++)
                        outp(INTERRUPT_HI, FD_STEP);
                }
                outp(DATAINC_LO, temp & 0xff);
                outp(DATAINC_HI, temp >> 8);
                lineptr += 5;
                adp_ad += 2;
                break;
            }
        case 'F':
            {
                endflag = 1;
                break;
            }
        default:
            {
                printf("\nILLEGAL TAG CHARACTER");
                printf("%c' in line %u: ",
                       inline[lineptr], lineptr);
                exit(1);
            }
}
}

```

```
        /* end of switch      */
    }                   /* end of else      */

if (!endflag) {
    printf("\nILLEGAL FORMAT ON LINE %u", lineptr);
    exit(1);
}

/* end of while loop */

printf("\n FILE ERROR AT LINE %u: ", linenum);
exit(1);
}
```


TI Worldwide Sales Offices

ALABAMA: Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Ave., Phoenix, AZ 85021, (602) 995-1007.

CALIFORNIA: Irvine: 17891 Cartwright Rd., Irvine, CA 92714, (714) 660-8187; Sacramento: 1900 Point West Way, Suite 171, Sacramento, CA 95815, (916) 929-1521; San Diego: 4333 View Ridge Ave., Suite B, San Diego, CA 92123, (619) 278-9601; Santa Clara: 5353 Betsy Ross Dr., Santa Clara, CA 95054, (408) 980-9000; Torrance: 690 Knox St., Torrance, CA 90502, (213) 217-7010; Woodland Hills: 21220 Erwin St., Woodland Hills, CA 91367, (818) 704-7759.

COLORADO: Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-8000.

CONNECTICUT: Wallingford: 9 Barnes Industrial Park Dr., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

FLORIDA: Ft. Lauderdale: 2765 N.W. 62nd St., Ft. Lauderdale, FL 33309, (305) 973-8502; Maitland: 2601 Maitland Center Parkway, Maitland, FL 32751, (305) 660-4600; Tampa: 5010 W. Kennedy Blvd., Suite 101, Tampa, FL 33609, (813) 870-6420.

GEORGIA: Norcross: 5615 Spalding Drive, Norcross, GA 30092, (404) 662-7900.

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-2925.

INDIANA: Ft. Wayne: 2020 Inwood Dr., Ft. Wayne, IN 46815, (219) 424-5174;

Indianapolis: 2346 S. Lynhurst, Suite J-400, Indianapolis, IN 46241, (317) 248-8555.

IOWA: Cedar Rapids: 373 Collins Rd. NE, Suite 200, Cedar Rapids, IA 52402, (319) 395-9550.

MARYLAND: Baltimore: 1 Rutherford Pl., 7133 Rutherford Rd., Baltimore, MD 21207, (301) 944-8600.

MASSACHUSETTS: Waltham: 504 Totten Pond Rd., Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Rd., Farmington Hills, MI 48018, (313) 553-1500.

MINNESOTA: Eden Prairie: 11000 W. 78th St., Eden Prairie, MN 55344 (612) 828-9300.

MISSOURI: Kansas City: 8080 Ward Pkwy., Kansas City, MO 64114, (816) 523-2500; St. Louis: 11816 Borman Drive, St. Louis, MO 63146, (314) 569-7600.

NEW JERSEY: Iselin: 485E U.S. Route 1 South, Parkway Towers, Iselin, NJ 08830 (201) 750-1050

NEW MEXICO: Albuquerque: 2820-D Broadbent Pkwy NE, Albuquerque, NM 87107, (505) 345-2555.

NEW YORK: East Syracuse: 6365 Collamer Dr., East Syracuse, NY 13057, (315) 463-9291; Endicott: 112 Nanticoke Ave., P.O. Box 618, Endicott, NY 13760, (607) 754-3900; Melville: 1 Huntington Quadrangle, Suite C310, P.O. Box 2936, Melville, NY 11747, (516) 454-6600; Pittsford: 2851 Clover St., Pittsford, NY 14534, (716) 385-6770; Poughkeepsie: 385 South Rd., Poughkeepsie, NY 12601, (914) 473-2900.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0930; Raleigh: 2809 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHIO: Beachwood: 23408 Commerce Park Rd., Beachwood, OH 44122, (216) 464-6100; Dayton: Kingsley Bldg., 4124 Linden Ave., Dayton, OH 45432, (513) 258-3877.

OREGON: Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005, (503) 643-6758.

PENNSYLVANIA: Ft. Washington: 260 New York Dr., Ft. Washington, PA 19034, (215) 643-6450; Coraopolis: 420 Rouser Rd., 3 Airport Office Park, Coraopolis, PA 15108, (412) 771-8550.

PUERTO RICO: Hato Rey: Mercantil Plaza Bldg., Suite 505, Hato Rey, PR 00919, (809) 753-8700.

TEXAS: Austin: P.O. Box 2909, Austin, TX 78769, (512) 250-7655; Richardson: 1001 E. Campbell Rd., Richardson, TX 75080, (214) 680-5082; Houston: 9100 Southwest Fwy., Suite 237, Houston, TX 77036, (713) 778-6592; San Antonio: 1000 Central Parkway South, San Antonio, TX 78232, (512) 496-1779.

UTAH: Murray: 5201 South Green SE, Suite 200, Murray, UT 84107, (801) 266-8972.

VIRGINIA: Fairfax: 2750 Prosperity, Fairfax, VA 22031, (703) 849-1400.

WASHINGTON: Redmond: 5010 148th NE, Bldg B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Brookfield: 450 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 785-7140.

CANADA: Nepean: 301 Moodie Drive, Mallorn Center, Nepean, Ontario, Canada, K2H9C4, (613) 726-1970; Richmond Hill: 280 Centre St. E., Richmond Hill L4C1B1, Ontario, Canada, (416) 884-9181; St. Laurent: Ville St. Laurent Quebec, 9460 Trans-Canada Hwy., St. Laurent, Quebec, Canada H4S1R7, (514) 335-8392.

ARGENTINA: Texas Instruments Argentina S.A.I.C.F.: Esmeralda 130, 15th Floor, 1035 Buenos Aires, Argentina, 1 + 394-3008.

AUSTRALIA & NEW ZEALAND: Texas Instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Wales, Australia 2113, 2 + 887-1122; 5th Floor, 418 St. Kilda Road, Melbourne, Victoria, Australia 3004, 3 + 267-4677; 171 Philip Highway, Elizabeth, South Australia 5112, 8 + 255-2066.

AUSTRIA: Texas Instruments Ges.m.b.H.: Industriestraße B/16, A-2345 Brunn/Gebirge, 2236-846210.

BELGIUM: Texas Instruments N.V. Belgium S.A.: Mercure Centre, Raketastraat 100, Rue de la Fusée, 1130 Brussels, Belgium, 2/720.80.00.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda.: Rua Paes Leme, 524-7 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166.

DENMARK: Texas Instruments A/S, Mairelundvej 46E, DK-2730 Herlev, Denmark, 2 - 91 74 00.

FINLAND: Texas Instruments Finland OY: Teollisuuskatu 19D 00511 Helsinki 51, Finland, (90) 701-3133.

FRANCE: Texas Instruments France: Headquarters and Prod. Plant, BP 05, 06270 Villeneuve-Loubet, (93) 20-01-01; Paris Office, BP 67 8-10 Avenue Morane-Saulnier, 78141 Vélizy-Villacoublay, (3) 946-97-12; Lyon Sales Office, L'Orée D'Ecully, Bâtiment B, Chemin de la Forestière, 69130 Ecully, (7) 833-04-40; Strasbourg Sales Office, Le Sébastopol 3, Quai Kleber, 67055 Strasbourg Cedex, (88) 22-12-66; Rennes, 23-25 Rue du Puits Mauger, 35100 Rennes, (99) 31-54-86; Toulouse Sales Office, Le Peripole—2, Chemin du Pigeonnier de la Cépière, 31100 Toulouse, (61) 44-18-19; Marseille Sales Office, Noilly Paradis—146 Rue Paradis, 13006 Marseille, (91) 37-25-30.



**TEXAS
INSTRUMENTS**

GERMANY (FED. REPUBLIC OF GERMANY): Texas Instruments Deutschland GmbH: Haggertystrasse 1, D-8050 Freising, 8161 + 80-4591; Kurfürstendamm 195/196, D-1000 Berlin 15, 30 + 882-7365; III, Hagen 43/Kibbelstrasse, 19, D-4300 Essen, 201-24250; Frankfurter Allee 6-8, D-6236 Eschborn 1, 06196 + 8070; Hamburgerstrasse 11, D-2000 Hamburg 76, 040 + 220-1154; Kirchnerstrasse 2, D-3000 Hannover 51, 511 + 648021; Maybachstrasse 11, D-7302 Ostfildern 2-Nelingen, 711 + 547001; Mixikoring 19, D-2000 Hamburg 60, 40 + 637 + 0061; Poststrach 1309, Roonstrasse 16, D-5400 Koblenz, 261 + 35044.

HONG KONG (+ PEOPLES REPUBLIC OF CHINA): Texas Instruments Asia Ltd., 8th Floor, World Shipping Ctr., Harbour City, 7 Canton Rd., Kowloon, Hong Kong, 3 + 722-1223.

IRELAND: Texas Instruments (Ireland) Limited: Brewery Rd., Stillorgan, County Dublin, Eire, 1 831311.

ITALY: Texas Instruments Semiconduttori Italia SpA: Viale Delle Scienze, 1, 02015 Cittaducale (Rieti), Italy, 746 694.1; Via Salaria KM 24 (Palazzo Cosma), Monterotondo Scalo (Rome), Italy, 6 + 9003241; Viale Europa, 38-44, 20093 Cologno Monzese (Milano), 2 2523541; Corso Svizzera, 185, 10100 Torino, Italy, 11 774545; Via J. Barozzi 6, 40100 Bologna, Italy, 51 355851.

JAPAN: Texas Instruments Asia Ltd.: 4F Aoyama Fuji Bldg., 6-12, Kita Aoyama 3-Chome, Minato-ku, Tokyo, Japan 107, 3-498-2111; Osaka Branch, 5F, Nissho Iwai Bldg., 30 Imabashi 3-Chome, Higashi-ku, Osaka, Japan 541, 06-204-1881; Nagoya Branch, 7F Daihni Toyota West Bldg., 10-27, Meieki 4-Chome, Nakamura-ku Nagoya, Japan 450, 52-583-8691.

KOREA: Texas Instruments Supply Co.: 3rd Floor, Samon Bldg., Yoksam-Dong, Gangnam-ku, 135 Seoul, Korea, 2 + 462-8001.

MEXICO: Texas Instruments de Mexico S.A.: Mexico City, AV Reforma No. 450 — 10th Floor, Mexico, D.F., 06600, 5 + 514-3003.

MIDDLE EAST: Texas Instruments: No. 13, 1st Floor Mannai Bldg., Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973 + 274681.

NETHERLANDS: Texas Instruments Holland B.V., P.O. Box 12995, (Bullewijk) 1100 CB Amsterdam, Zuid-Oost, Holland 20 + 5602911.

NORWAY: Texas Instruments Norway A/S: PB106, Refstad 131, Oslo 1, Norway, (2) 155090.

PHILIPPINES: Texas Instruments Asia Ltd.: 14th Floor, Ba- Lepanto Bldg., 8747 Paseo de Roxas, Makati, Metro Manila, Philippines, 2 + 8188987.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal), Lda.: Rua Eng. Frederico Ulrich, 2650 Moreira Da Maia, 4470 Maia, Portugal, 2-948-1003.

SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILAND): Texas Instruments Asia Ltd.: 12 Lorong Bakar Batu, Unit 01-02, Kojam Ayer Industrial Estate, Republic of Singapore, 747-2255.

SPAIN: Texas Instruments Espana, S.A.: C/Jose Lazaro Galdiano No. 6, Madrid 16, 1/458.14.58.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen): Box 39103, 10054 Stockholm, Sweden, 8 - 235480.

SWITZERLAND: Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.

TAIWAN: Texas Instruments Supply Co.: Room 903, 205 Tun Hwan Rd., 71 Sung-Kiang Road, Taipei, Taiwan, Republic of China, 2 + 521-9321.

UNITED KINGDOM: Texas Instruments Limited: Manton Lane, Bedford, MK41 7PA, England, 0234 67466; St. James House, Wellington Road North, Stockport, SK4 2RT, England, 61 + 442-7162.

BM

TI Sales Offices

ALABAMA: Huntsville (205) 837-7530.

ARIZONA: Phoenix (602) 995-1007; Tucson (602) 624-3276.

CALIFORNIA: Irvine (714) 660-1200; Sacramento (916) 929-0197; San Diego (619) 278-9800; Santa Clara (408) 980-9000; Torrance (213) 217-7000; Woodland Hills (818) 704-7759.

COLORADO: Aurora (303) 368-8000.

CONNECTICUT: Wallingford (203) 269-0074.

FLORIDA: Altamonte Springs (305) 260-2116; Ft. Lauderdale (305) 973-8502; Tampa (813) 286-0420.

GEORGIA: Norcross (404) 662-7900.

ILLINOIS: Arlington Heights (312) 640-3000.

INDIANA: Carmel (317) 573-6400; Ft. Wayne (219) 424-5174.

IOWA: Cedar Rapids (319) 395-9550.

KANSAS: Overland Park (913) 451-4511.

MARYLAND: Baltimore (301) 944-8600.

MASSACHUSETTS: Waltham (617) 895-9100.

MICHIGAN: Farmington Hills (313) 553-1500; Grand Rapids (616) 957-4200.

MINNESOTA: Eden Prairie (612) 828-9300.

MISSOURI: St. Louis (314) 569-7600.

NEW JERSEY: Iselin (201) 750-1050.

NEW MEXICO: Albuquerque (505) 345-2555.

NEW YORK: East Syracuse (315) 463-9291; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsie (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0930; Raleigh (919) 876-2725.

OHIO: Beachwood (216) 464-6100;

Dayton (513) 258-3877.

OREGON: Beaverton (503) 643-6758.

PENNSYLVANIA: Blue Bell (215) 825-9500.

PUERTO RICO: Hato Rey (809) 753-8700.

TENNESSEE: Johnson City (615) 461-2192.

TEXAS: Austin (512) 250-6769;

Houston (713) 778-6592; Richardson (214) 680-5082;

St. Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972.

VIRGINIA: Fairfax (703) 849-1400.

WASHINGTON: Redmond (206) 881-3080.

WISCONSIN: Brookfield (414) 782-2899.

CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 336-1860.

TI Regional Technology Centers

CALIFORNIA: Irvine (714) 660-8140; Santa Clara (408) 748-2220; Torrance (213) 217-7019.

COLORADO: Aurora (303) 368-8000.

GEORGIA: Norcross (404) 662-7945.

ILLINOIS: Arlington Heights (313) 640-2909.

MASSACHUSETTS: Waltham (617) 895-9196.

TEXAS: Richardson (214) 680-5066.

CANADA: Nepean, Ontario (613) 726-1970.

TI Distributors

TI AUTHORIZED DISTRIBUTORS
Arrow/Kierulff Electronics Group
Arrow Canada (Canada)
Future Electronics (Canada)
GRS Electronics Co., Inc.
Hall-Mark Electronics
Marshall Industries
Newark Electronics
Schweber Electronics
Time Electronics
Wyle Laboratories
Zeus Components

— OBSOLETE PRODUCT ONLY —
Rochester Electronics, Inc.
Newburyport, Massachusetts
(617) 462-9332

ALABAMA: Arrow/Kierulff (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235; Schweber (205) 895-0480.

ARIZONA: Arrow/Kierulff (602) 437-0750; Hall-Mark (602) 437-1200; Marshall (602) 496-0290; Schweber (602) 997-4874; Wyle (602) 866-2888.

CALIFORNIA: Los Angeles/Orange County: Arrow/Kierulff (818) 701-7500, (714) 838-5422; Hall-Mark (818) 716-7300, (714) 669-4100; (213) 217-8400; Marshall (818) 407-0101, (818) 459-5500, (714) 458-5395; Schweber (818) 999-4702; (714) 863-0200, (213) 320-8090; Wyle (213) 322-9953, (818) 880-9000, (714) 863-9953; Zeus (714) 921-9000; Sacramento: Hall-Mark (916) 722-8600; Marshall (916) 635-9700; Schweber (916) 929-9732; Wyle (916) 638-5282; San Diego: Arrow/Kierulff (619) 565-4800; Hall-Mark (619) 268-1201; Marshall (619) 578-9600; Schweber (619) 450-0454; Wyle (619) 565-9171; San Francisco Bay Area: Arrow/Kierulff (408) 745-6600; Hall-Mark (408) 432-0900; Marshall (408) 942-4600; Schweber (408) 432-7171; Wyle (408) 727-2500; Zeus (408) 998-5121.

COLORADO: Arrow/Kierulff (303) 790-4444; Hall-Mark (303) 790-1662; Marshall (303) 451-8383; Schweber (303) 799-0258; Wyle (303) 457-9953. CONNECTICUT: Arrow/Kierulff (203) 265-7741; Hall-Mark (203) 269-0100; Marshall (203) 265-3822; Schweber (203) 748-7080.

FLORIDA: Ft. Lauderdale: Arrow/Kierulff (305) 429-8200; Hall-Mark (305) 971-9280; Marshall (305) 977-4880; Schweber (305) 977-7511; Orlando: Arrow/Kierulff (305) 725-1480, (305) 682-6923; Hall-Mark (305) 855-4020; Marshall (305) 767-8585; Schweber (305) 331-7555; Zeus (305) 365-3000; Tampa: Hall-Mark (813) 530-4543; Marshall (813) 576-1399.

GEORGIA: Arrow/Kierulff (404) 449-8252; Hall-Mark (404) 447-8000; Marshall (404) 923-5750; Schweber (404) 449-9170.

ILLINOIS: Arrow/Kierulff (312) 250-0500; Hall-Mark (312) 860-3800; Marshall (312) 490-0155; Newark (312) 784-5100; Schweber (312) 364-3750.

INDIANA: Indianapolis: Arrow/Kierulff (317) 243-9353; Hall-Mark (317) 872-8875; Marshall (317) 297-0483.

IOWA: Arrow/Kierulff (319) 395-7230; Schweber (319) 373-1417.

KANSAS: Kansas City: Arrow/Kierulff (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121; Schweber (913) 492-2922.

MARYLAND: Arrow/Kierulff (301) 995-6002; Hall-Mark (301) 988-9800; Marshall (301) 840-9450; Schweber (301) 840-5900; Zeus (301) 997-1118.

MASSACHUSETTS: Arrow/Kierulff (617) 935-5134; Hall-Mark (617) 667-0902; Marshall (617) 658-0810; Schweber (617) 275-5100, (617) 657-0760; Time (617) 532-6200; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow/Kierulff (313) 971-8220; Marshall (313) 525-5850; Newark (313) 967-0600; Schweber (313) 525-8100; Grand Rapids: Arrow/Kierulff (616) 243-0912.

MINNESOTA: Arrow/Kierulff (612) 830-1800; Hall-Mark (612) 941-2600; Marshall (612) 559-2211; Schweber (612) 941-5280.

MISSOURI: St. Louis: Arrow/Kierulff (314) 567-6888; Hall-Mark (314) 291-5350; Marshall (314) 291-4650; Schweber (314) 739-0526.

NEW HAMPSHIRE: Arrow/Kierulff (603) 668-6968; Schweber (603) 625-2250.

NEW JERSEY: Arrow/Kierulff (201) 538-0900, (609) 596-8000; GRS Electronics (609) 964-8560; Hall-Mark (201) 575-4415, (609) 235-1900; Marshall (201) 882-0320, (609) 234-9100; Schweber (201) 227-7880.

NEW MEXICO: Arrow/Kierulff (505) 243-4566.

NEW YORK: Long Island: Arrow/Kierulff (516) 231-1000; Hall-Mark (516) 737-0600; Marshall (516) 273-2424; Schweber (516) 334-7555; Zeus (914) 937-7400; Rochester: Arrow/Kierulff (716) 427-0300; Hall-Mark (716) 244-9290; Marshall (716) 235-7620; Schweber (716) 424-2222; Syracuse: Marshall (607) 798-1611.

NORTH CAROLINA: Arrow/Kierulff (919) 876-3132, (919) 725-8711; Hall-Mark (919) 872-0712; Marshall (919) 878-9882; Schweber (919) 876-0000.

OHIO: Cleveland: Arrow/Kierulff (216) 248-3990; Hall-Mark (216) 349-4632; Marshall (216) 248-1788; Schweber (216) 464-2970; Columbus: Arrow/Kierulff (614) 436-0928; Hall-Mark (614) 888-3313; Dayton: Arrow/Kierulff (513) 435-5563; Marshall (513) 898-4480; Schweber (513) 439-1800.

OKLAHOMA: Arrow/Kierulff (918) 252-7537; Schweber (918) 622-8003.

OREGON: Arrow/Kierulff (503) 645-6456; Marshall (503) 644-5050; Wyle (503) 640-6000.

PENNSYLVANIA: Arrow/Kierulff (412) 856-7000, (215) 288-1800; GRS Electronics (215) 922-7037; Schweber (215) 441-0600, (412) 963-6804.

TEXAS: Austin: Arrow/Kierulff (512) 835-4180; Hall-Mark (512) 258-8848; Marshall (512) 837-1991; Schweber (512) 339-0088; Wyle (512) 834-9957; Dallas: Arrow/Kierulff (214) 380-6464; Hall-Mark (214) 553-4300; Marshall (214) 233-5200; Schweber (214) 661-5010; Wyle (214) 235-9953; Zeus (214) 783-7010; Houston: Arrow/Kierulff (713) 530-4700; Hall-Mark (713) 781-6100; Marshall (713) 895-9200; Schweber (713) 784-3600; Wyle (713) 879-9953.

UTAH: Arrow/Kierulff (801) 973-6913; Hall-Mark (801) 972-1008; Marshall (801) 485-1551; Wyle (801) 974-9953.

WASHINGTON: Arrow/Kierulff (206) 575-4420; Marshall (206) 747-9100; Wyle (206) 453-8300.

WISCONSIN: Arrow/Kierulff (414) 792-0150; Hall-Mark (414) 797-7844; Marshall (414) 797-8400; Schweber (414) 784-9020.

CANADA: Calgary: Future (403) 235-5325; Edmonton: Future (403) 438-2858; Montreal: Arrow Canada (514) 735-5511; Future (514) 694-7710; Ottawa: Arrow Canada (613) 226-6903; Future (613) 820-8313; Quebec City: Arrow Canada (418) 687-4231; Toronto: Arrow Canada (416) 672-7769; Future (416) 638-4771; Vancouver: Future (604) 294-1166; Winnipeg: Future (204) 339-0554.

Customer Response Center

TOLL FREE: (800) 232-3200

OUTSIDE USA: (214) 995-6611
(8:00 a.m. - 5:00 p.m. CST)

