

TEXAS INSTRUMENTS

F Logic (SN54/74F)

Data Book

# F Logic (SN54/74F)

1994 1994

Data Book

General Information	1
Data Sheets	2
Application Report	3
Mechanical Data	4



# F Logic Data Book (SN54/74F)



### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

Printed in the U.S.A.



### INTRODUCTION

In this volume, Texas Instruments presents technical information on the SN54/74F TTL logic family. The combination of the SN54/74F family with other Texas Instruments advanced families of TTL integrated circuits, Advanced Low-Power Schottky† (ALS) and Advances Schottky (AS), offers the industry the broadest spectrum of advanced bipolar logic products available from any supplier. In addition, the SN54/74F TTL logic family provides the system designer with a pin-for-pin compatible alternate source for SN54/74F devices in standard 300-mil plastic dual-in-line packages (DIPs) along with plastic small-outline (SO) packages, ceramic chip carriers, and ceramic DIPs. Texas Instruments offers all of the above packages with the service levels, quality, and reliability that users have come to expect in a logic family.

The SN54/74F TTL data sheets have been configured for ease of use. They stand alone and require a minimum of reference to other sections for supporting information. Each data sheet has complete absolute maximum ratings, recommended operating conditions, timing requirements (if applicable), and electrical characteristics. The input/output loading and fanout characteristics of each circuit are specified in terms of actual load-current value in amperes. Pinouts are specified using Texas Instruments TTL name conventions.

The following definitions are for the system design engineer who prefers to use unit loads. One unit load in the high state is defined to be 20  $\mu$ A. One unit load in the low state is defined to be 0.6 mA.

Logic symbols prepared in accordance with IEEE and IEC standards, logic diagrams, and pinout assignments are provided for all SN54/74F TTL devices. The logic diagrams are provided for the understanding of the logic operation of the device and should not be used to estimate propagation delays. Package dimensions given in the mechanical data section of this book are, with one exception, in inches with metric measurements in parentheses. This is to simplify board layout for designers involved in metric conversion and new designs.

In addition to providing pin-compatible alternate sources to common SN54/74F devices, Texas Instruments has also expanded the family to include new functions and packages. With these new solutions, the system designer has attractive options for new designs and/or upgrades to existing designs.

The SN54/74F240, '244, '245, '373, '374, and '543 functions are now available in standard packages and fine-pitch, EIAJ standard shrink small-outline packages (SSOP) with 0.65-mm pitch for board-area-conscious designs.

The Texas Instruments SN54/74F TTL logic family offers several new logic devices. Included among the new functions are:

′F520	8-bit identity comparator with input pullup resistors and open-collector outputs
′F621	Open-collector octal bus transceiver

'F1056 8-bit enhanced single diode bus-termination array

All devices offered can be characterized into distinct logic functions that address several different applications areas. The following functional group table summarizes these groups and lists specific application areas that the functions address.

Complete technical data for any TI Advanced System Logic product is available from the nearest TI field sales office, local authorized TI distributor, or directly by calling the Advanced System Logic hotline at (214) 997-5202.

# **FUNCTIONAL GROUPS**

FUNCTION	APPLICATIONS							
	Synchronous dividers and multipliers							
	Timing circuits and state-machine sequencers							
Dinam/Dasada Carretara	Pulse and sync generation							
Binary/Decade Counters	Code-conversion circuits							
	Analog-to-digital and digital-to-analog conversion circuits							
	Modulo-n event counters and rate multipliers							
	Memory, board, processor, and component-enable generation							
•	Minterm generation and data-flow control							
Decoders	Clock-phase splitter and decoder trees							
	Demultiplexing for clock distribution and scanning switch encoders							
	Program counters and digital display systems							
	Extra register bits (e.g., guard bits and carry bits)							
Dual Elia Elana	Synchronizing asynchronous inputs, interrupts, and control signals							
ual Flip-Flops	Finite or algorithmic state machine state bits							
	Customized modulo-n event counters							
Gates	Combinational logic							
	Peripheral and board enables, address decodes, and cache-tag comparisons							
Identity Comparators	Page-memory boundary detection, page-fault detection, and error detection and correction							
	Implementing combinational logic (function) tables							
Multiplexers/Demultiplexers	Data-flow-control and parallel-to-serial converters							
,	Multiplexing trees, asynchronous shifting, and sorting							
Octal Buffers/Transceivers	Error-detection and correction circuits							
Octal Bullers/ Hariscelvers	Hamming code generation							
	Bus-interface, pipeline registers, and customized shift registers							
Octal Flip-Flops	Ring counters, Johnson counters, pattern generators, and custom modulo-n event counters							
	Synchronizing asynchronous inputs, interrupts, and control signals							
	Serial-to-parallel conversion or parallel-to-serial conversion							
	Clock-phase generation, custom counters, and random-number generators							
Shifters/Shift Registers	Pipeline registers, accumulators, and digital filters							
	On-board diagnostics and multiply and divide by 2 <sup>n</sup>							
	CPU design and array processors							

### PRODUCT STAGE STATEMENTS

Product stage statements are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.

If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the PRODUCTION DATA stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing PRODUCT PREVIEW information or ADVANCE INFORMATION are then marked in the lower left-hand corner with the appropriate statement given below:

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

viii

General Information	1
Data Sheets	2
Application Report	3
Mechanical Data	4

# **ALPHANUMERIC INDEX**

DEVICE		PAGE	DEVICE	, PA	١GE
SN54F00	SN74F00	. 2–3	SN54F240	SN74F240 2–	-15
SN54F02	SN74F02	. 2-7	SN54F241	SN74F241 2-	-16
SN54F04	SN74F04	2-11	SN54F242	SN74F242 2-	-16
	SN74F08	2-15	SN54F243	SN74F243 2-	-169
SN54F10	SN74F10	2-17	SN54F244	SN74F244 2-	-173
SN54F11	SN74F11	2-21	SN54F245	SN74F245 2-	-17
SN54F20	SN74F20	2-25	SN54F251B	SN74F251B 2-	-18
SN54F21	SN74F21	2-29	SN54F253	SN74F253 2-	-18
SN54F27	SN74F27	2-33	SN54F257	SN74F257 2-	-19
SN54F30	SN74F30	2-37	SN54F258	SN74F258 2-	-19
SN54F32	SN74F32	2-41		SN74F260 2-	-20
SN54F38	SN74F38	2-45	SN54F280B	SN74F280B 2-	-20
SN54F51	SN74F51	2-49	SN54F283	SN74F283 2-	-20
SN54F74	SN74F74	2-53	SN54F299	SN74F299 2-	-21
SN54F86	SN74F86	. 2–57		SN74F323 2-	-21
SN54F109	SN74F109	2-61	SN54F373	SN74F373 2-	-22
	SN74F112	2-65	SN54F374	SN74F374 2-	-22
	SN74F125	2-69		SN74F377A 2-	-23
	SN74F126	2-73		SN74F378	-23
SN54F138	SN74F138	. 2–77		SN74F382 2-	-23
SN54F151B	SN74F151B	. 2–81	SN54F520	SN74F520 2-	-24
SN54F153	SN74F153	. 2–85	SN54F521	SN74F521	-24
SN54F157A	SN74F157A	. 2–91	SN54F534A	SN74F534A 2-	-25
SN54F158A	SN74F158A	. 2–95	SN54F541	SN74F541 2-	-25
	SN74F161A	. 2–99		SN74F543 2-	-26
	SN74F163A	2-107	SN54F573	SN74F573 2-	-26
SN54F166A	SN74F166A	2-115		SN74F574	-27
	SN74F168	2-121	SN54F621	SN74F621	-27
	SN74F169	2-129	SN54F623	SN74F623 2-	-27
	SN74F174A	. 2–137		SN74F657 2–	-28
SN54F175	SN74F175			SN74F1016	
	SN74F190A			SN74F1018	
•	SN74F193A			SN74F1056	
			SN54F2244 .	. SN74F2244	



### INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

### operating conditions and characteristics (in sequence by letter symbols)

C<sub>i</sub> Input capacitance

The internal capacitance at an input of the device

Co Output capacitance

The internal capacitance at an output of the device

C<sub>pd</sub> Power dissipation capacitance

Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages):  $P_D = C_{pd} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ .

f<sub>max</sub> Maximum clock frequency

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

I<sub>CC</sub> Supply current

The current into\* the V<sub>CC</sub> supply terminal of an integrated circuit

∆I<sub>CC</sub> Supply current change

The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ 

I<sub>CEX</sub> Output high leakage current

The maximum leakage current into the collector of the pulldown output transistor when the output is high and the output forcing condition  $V_O = 5.5 \text{ V}$ .

I<sub>I(hold)</sub> Input hold current

Input current that holds the input at the previous state when the driving device goes to a high-impedance state

I<sub>IH</sub> High-level input current

The current into\* an input when a high-level voltage is applied to that input

I<sub>IL</sub> Low-level input current

The current into\* an input when a low-level voltage is applied to that input

Input/output power-off leakage current

The maximum leakage current into/out of the input/output transistors when forcing the input/output to 4.5 V and  $V_{\rm CC}$  = 0 V

IOH High-level output current

The current into\* an output with input conditions applied that, according to the product specification, will establish a high level at the output.

I<sub>OL</sub> Low-level output current

The current into\* an output with input conditions applied that, according to the product specification, will establish a low level at the output.

<sup>\*</sup>Current out of a terminal is given as a negative value



## **GLOSSARY** SYMBOLS, TERMS, AND DEFINITIONS

### Off-state (high-impedance-state) output current (of a 3-state output) loz

The current flowing into\* an output having 3-state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output

### Access time ta

tc

The time interval between the application of a specified input pulse and the availability of valid signals at an output

### Clock cycle time

Clock cycle time is 1/fmax.

### Disable time (of a 3-state or open-collector output) t<sub>dis</sub>

The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state

NOTE: For 3-state outputs,  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ . Open-collector outputs will change only if they are low at the time of disabling, so t<sub>dis</sub> = t<sub>PLH</sub>.

### Enable time (of a 3-state or open-collector output) t<sub>en</sub>

The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or

NOTE: In the case of memories, this is the access time from an enable input (e.g.,  $\overline{OE}$ ). For 3-state outputs,  $t_{en} = t_{PZH}$  or  $t_{PZL}$ . Open-collector outputs will change only if they are responding to data that would cause the output to go low, so ten = tPHL.

### t<sub>h</sub> **Hold time**

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal

NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is to be expected.

2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is to be expected.

### Propagation delay time tpd

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level (tpd = tpHL or tpLH)

### Propagation delay time, high-to-low level output <sup>t</sup>PHL

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level

### Disable time (of a 3-state output) from high level t<sub>PHZ</sub>

The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined high level to the high-impedance (off) state

### **t**PLH Propagation delay time, low-to-high level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level

\*Current out of a terminal is given as a negative value.



### t<sub>PLZ</sub> Disable time (of a 3-state output) from low level

The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined low level to the high-impedance (off) state

### tpzH Enable time (of a 3-state output) to high level

The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined high level

### tpZL Enable time (of a 3-state output) to low level

The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined low level

### t<sub>su</sub> Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal

- NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
  - 2. The setup time may have a negative value, in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

### tw Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform

### V<sub>IH</sub> High-level input voltage

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables

NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is to be expected.

### V<sub>IL</sub> Low-level input voltage

An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables

NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is to be expected.

### V<sub>OH</sub> High-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output

### V<sub>OI</sub> Low-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output

### V<sub>IT+</sub> Positive-going input threshold level

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage,  $V_{IT-}$ 

### V<sub>IT</sub>\_ Negative-going input threshold level

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V<sub>IT+</sub>



### **EXPLANATION OF FUNCTION TABLES**

The following symbols are used in function tables on TI data sheets:

H = high level (steady state)L = low level (steady state)

↑ = transition from low to high level ↓ = transition from high to low level

= value/level or resulting value/level is routed to indicated destination

= value/level is re-entered

X = irrelevant (any input, including transitions)
 Z = off (high-impedance) state of a 3-state output

a . . . h = the level of steady-state inputs A through H respectively

Q<sub>0</sub> = level of Q before the indicated steady-state input conditions were established

 $\overline{Q}_0$  = complement of  $Q_0$  or level of  $\overline{Q}$  before the indicated steady-state input

conditions were established

 $Q_n$  = level of Q before the most recent active transition indicated by  $\downarrow$  or  $\uparrow$ 

\_\_\_ = one high-level pulse \_\_ = one low-level pulse

Toggle = each output changes to the complement of its previous level on each active

transition indicated by  $\downarrow$  or  $\uparrow$ 

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with  $\uparrow$  and/or  $\downarrow$ , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q<sub>0</sub>, or  $\overline{Q}_0$ ), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  $\neg \neg \neg \neg$ , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

Among the most complex function tables are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

**FUNCTION TABLE** 

				INPUTS							OUT	PUTS	
CLEAR	MODE		СГОСК	SEI	RIAL		PARA	LLEL					<b>~</b>
CLEAR	S1	S0	CLUCK	LEFT	RIGHT	Α	В	С	D	QA	QB	СС	QD
L	Х	Х	Х	Х	Х	Х	Х	Х	Х	L	L	L	г
н	Х	Х	L	х	X	Х	Х	Х	Χ	Q <sub>A0</sub>	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
н	Н	Н	1	х	X	а	b	С	d	а	b	C	d
н	L	Н	1	х	Н	н	Н	Н	Н	Н	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$
н	L	н	1	х	L	L	L	L	L	L	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$
н	Н	L	<b>1</b>	Н	Х	Х	Х	Х	Χ	Q <sub>Bn</sub>	$Q_{Cn}$	$Q_{Dn}$	н
н	Н	L	1	L	X	Х	Χ	Х	Х	Q <sub>Bn</sub>	$Q_{Cn}$	$\mathtt{Q}_{Dn}$	L
Н	L	. L	Х	Х	Х	Х	Х	Х	Х	Q <sub>A0</sub>	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A will be at output  $Q_A$ , data entered at B will be at  $Q_B$ , and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at  $Q_A$  is now at  $Q_B$ , the previous levels of  $Q_B$  and  $Q_C$  are now at  $Q_C$  and  $Q_D$ , respectively, and the data previously at  $Q_D$  is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at  $Q_B$  is now at  $Q_A$ , the previous levels of  $Q_C$  and  $Q_D$  are now at  $Q_B$  and  $Q_C$ , respectively, and the data previously at  $Q_A$  is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.

The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

The function table functional tests do not reflect all possible combinations or sequential modes.



### **FUNCTIONAL TESTING**

Functional testing is performed on all logic devices by the execution of a set of functional patterns located in the test program. These patterns are used to guarantee conformance to the truth table and simulate operation in an actual system.

Problems are frequently discovered in functional testing when  $V_{IH(min)}$  and  $V_{IL(max)}$  are used as the input conditions to exercise the function table.  $V_{IH(min)}$  and  $V_{IL(max)}$  are input conditions that are used in parametric testing. These problems occur because of the noise that is present on the test heads of automated test equipment with long cables. Parametric tests such as  $V_{OH}$ ,  $V_{OL}$ ,  $I_{OZH}$ , or  $I_{OZL}$  are done at a relatively slow repetition rate, and any noise that is present on the test head will have settled out before the outputs are measured. However, during functional testing the outputs are sensed much sooner, before the noise on the inputs has settled out and the output has reached its final and correct state.


The functional patterns that are applied to the device under test are 0-V to 3-V transitions as defined in the parameter measurement information section. The use of  $V_{IH}=3$  V and  $V_{IL}=0$  V during functional testing does not imply that the devices are noise sensitive since the environment that the device sees on a system's printed circuit board is much less severe than a noisy production test environment. Therefore,  $V_{IH(min)}$  and  $V_{IL(max)}$  should not be used to test functionality of SN54/74F devices.

### D FLIP-FLOP AND LATCH SIGNAL CONVENTIONS

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called  $\overline{Q}$ . An input that causes a Q output to go high or a  $\overline{Q}$  output to go low is called preset (PRE). An input that causes a  $\overline{Q}$  output to go high or a Q output to go low is called clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active low.

The devices on several data sheets are second-source designs, and the pin name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits  $\overline{D}$  and Q.

In some applications, it may be advantageous to redesignate the data input from D to  $\overline{D}$  or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.



The figures show that when Q and  $\overline{Q}$  exchange names, the preset and clear pins also exchange names. The polarity indicators ( $\searrow$ ) on  $\overline{PRE}$  and  $\overline{CLR}$  remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at D (or  $\overline{D}$ ), Q, and  $\overline{Q}$ . Pin 5 (Q or  $\overline{Q}$ ) is still in phase with the data input (D or  $\overline{D}$ ); their active levels change together.

### THERMAL INFORMATION

In digital system design, consideration must be given to thermal management of components. The small size of the small-outline package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the SN54/74F family. In general, the junction temperature for any device can be calculated using equation 1.

$$T_{J} = R_{\theta JA}[(V_{CC} \times I_{CC}) + (N \times I_{OL} \times V_{OL})] + T_{A}$$
 (1)

### where:

T<sub>J</sub> = virtual junction temperature

 $R_{\theta JA}$  = thermal resistance, junction to free air  $V_{CC}$  = supply voltage (5 V for typical, 5.5 V for

maximum)

I<sub>CC</sub> = supply current (specified on device data sheet)

 $egin{array}{lll} N & = & \text{number of outputs} \\ I_{OL} & = & \text{low-level output current} \\ V_{OL} & = & \text{low-level output voltage} \\ T_{\Delta} & = & \text{free-air temperature} \\ \end{array}$ 

### JUNCTION-TO-AMBIENT THERMAL RESISTANCE




Figure 1

Typical junction temperature can be calculated using equation 1 directly with typical values of  $I_{CC}$  taken from the data sheets and  $V_{CC} = 5$  V. To calculate maximum junction temperature, it is necessary to take into account the spread of  $I_{CC}$  values for a population. Due to the specification practices that have been followed, it is useful to use slightly different calculations for SN54F and SN74F devices.


Maximum junction temperature for SN54F parts can be calculated using equation 1 with  $I_{CC}$  being the maximum value specified on the data sheet and  $V_{CC}$  = 5.5 V. In fact,  $I_{CC}$  for series 54 devices at the temperature extremes of –55°C to 125°C will be higher than for series 74 devices at the temperature extremes of 0°C to 70°C.

The SN54/74F family data sheets give a single maximum value for  $I_{CC}$ . If that value is used to calculate maximum junction temperature for SN74F devices, an unrealistically high value will result. Instead, equation 2 can be used. This uses the factor 1.31 to scale the typical value of  $I_{CC}$  up to a practical maximum value for process variations and thermal effects.

Thus, for SN74F devices:

$$T_{J(max)} = R_{\theta JA}[(5.5 \times 1.31 \times I_{CC(tvp)}) + N \times I_{OL} \times V_{OL})] + T_{A}$$
(2)

### DERATING CURVES FOR 210-MIL SHRINK SMALL-OUTLINE PACKAGE (DB)







Figure 2








Figure 4

Figure 5

The following tables outline the logic functions Texas Instruments offers in a variety of technologies. The tables are organized by function type and list all available or planned options of that function. The technology columns identify the appropriate family and a particular data book where more information can be found. The applicable literature number, composed of either seven or eight alphanumeric characters, can be found at the lower right-hand corner on the back cover of each publication.

List of additional Advanced System Logic data books:

ABT Devices	Advanced BiCMOS Technology	SCBD002A
AC and ACT Devices	Advanced CMOS Logic Data Book	SCAD001C
Advanced Logic Devices	Advanced Logic and Bus-Interface Data Book	SCYD001
ALS and AS Devices†	ALS/AS Logic Data Book	SDAD001B
BCT Devices†	BiCMOS Bus-Interface Logic Data Book	SCBD001A
FIFO Devices	High-Performance FIFO Memories Data Book	SCAD003A
HC and HCT Devices	High-Speed CMOS Logic Data Book	SCLD001C
LV, LVC, LVT, and ALVC Devices†	Low-Voltage Logic Data Book	SCBD003
SCOPE™ Devices	SCOPE™ Product Information	SSYV001
Std TTL, LS, and S Devices	TTL Logic Data Book	SDLD001A

<sup>†</sup> Updated data book planned for this technology

### Contents

· ·	Page
GATES 1	I–17
Positive-NAND Gates 1	1–17
Positive-AND Gates 1	1–17
Positive-OR/NOR Gates 1	1–18
OR/NOR Gates	1–18
AND-OR Gates 1	1–18
INVERTING/NONINVERTING BUFFERS 1	1–19
Hex Inverters/Noninverters 1	1–19
BUFFERS/DRIVERS AND BUS TRANSCEIVERS 1	I <b>–2</b> 0
Buffers/Drivers1	1–20
Universal Bus Transceivers (UBT™)/Universal Bus Exchangers (UBE™) 1	1–21
Bus Transceivers 1	1–22
MOS Memory Drivers/Transceivers 1	1–25
TESTABILITY BUS-INTERFACE CIRCUITS	1–26
JTAG/IEEE 1149.1 Testability Circuits	1-26



# **FUNCTIONAL INDEX**

Contents (continued)	
	Page
FLIP-FLOPS AND LATCHES	
Flip-Flops	1–27
Latches	1–29
REGISTERS	1–31
Shift Registers	1–31
Register Files	1–31
COUNTERS	1–32
Synchronous Counters – Positive Edge Triggered	1–32
Asynchronous Counters (Ripple Clock) - Negative Edge Triggered	1–32
8-Bit Binary Counters With Registers	1–32
DECODERS, ENCODERS, DATA SELECTORS/MULTIPLEXERS	1–33
Encoders/Data Selectors/Multiplexers	1–33
Decoders/Demultiplexers	1–34
Shifters	1–34
COMPARATORS AND PARITY GENERATORS/CHECKERS	1–35
Comparators	1–35
Address Comparators	1–35
Parity Generators/Checkers	1–35
BUS SWITCHES AND 5-V/3-V VOLTAGE TRANSLATORS	1–36
Crossbar Technology (CBT)	1–36
ARITHMETIC CIRCUITS	
Parallel Binary Adders	1–36
Accumulators, Arithmetic Logic Units, Look-Ahead Carry Generators	
FIFO MEMORIES	
First-In, First-Out Memories (FIFOs)	1–37
CLOCK DISTRIBUTION CIRCUITS	
Clock Distribution Circuits (CDC)	
ECL TRANSLATORS	
FOL to TTL on TTL to FOL Transplaters	4 00



# **GATES**

# **Positive-NAND Gates**

DESCRIPTION	OUTDUT	TYPE					TE	CHNOL	OGY				
DESCRIPTION	OUTPUT	ITPE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT	LV	LVC
0.1		′30	~	~	~								
8-Input		′11030						~	~				
13-Input		′133	~			~			·				
Dual 2-Input		′8003	~										
		′20	V	~	~	~							
Dual 4-Input		′40	~										
		′11020						~	~				
		′10	~	~	~	~							+
Triple 3-Input		′1010	~										
		′11010						~	1				
		′00	~	~	~	~	~					~	+
		′11000						~	~				
		′37	~										
Quad 2-Input	ОС	′38	~		~		,						
		′132				~							
		′11132						~	~				
		′1000		V									
Hex 2-Input		′804	~	~									
Ouad 2 Input	ос	′01	~			~							
Quad 2-Input		′03	~			V							

### **Positive-AND Gates**

DESCRIPTION	CUITDUIT	TVDE	TECHNOLOGY											
DESCRIPTION	OUTPUT	TYPE	ALS	AS	F	нс	нст	AC	ACT	ВСТ	ABT	LV	LVC	
Quad 2-Input	ос	′09	~			~								
		′7001				~								
Dual 4-Input		′21	~	~	~	~								
		′11021						1	~					
T.:-!- 0 !		′11	~	~	~	~								
Triple 3-Input		′11011						~	~					
		′08	~	~	~	~	~					~	+	
Quad 2-Input		′1008		~										
		′11008						V	V					
Hex 2-Input		′808		~										



 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated

# **FUNCTIONAL INDEX**

### Positive-OR/NOR Gates

DECODIBEION	OUTDUT	TVDE	TECHNOLOGY											
DESCRIPTION	OUTPUT	TYPE	ALS	AS	F	НС	нст	AC	ACT	вст	ABT	LV	LVC	
Triple 3-Input		′4075				~								
Quad 2-Input		′32	~	~	~	~	~					~	+	
		′1032		~										
		′11032						~	~					
		′7032				~								
Hex 2-Input		′832	~	~		~								
Dual 5-Input		′260			~									
Trials Olement		′27	~	~	~	~								
Triple 3-Input		′11027						~	~					
		′02	~	~	~	~	~					~	+	
Overal Ollerand	ОС	′33	~									-		
Quad 2-Input		′7002				~								
		′11002						~	~					
Hex 2-Input		′805	~	~		~						-		

### **OR/NOR Gates**

DESCRIPTION	OUTPUT	TYPE				,	TEC	CHNOLO	OGY				
DESCRIPTION	OUTPUT	ITPE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT	LV	LVC
Quad 2-Input Exclusive-OR Gates		′86	~	~	~	~							+
With Totem-Pole Outputs		′11086						V	~				
Quad 2-Input Exclusive-OR Gates	ос	′136	V										
	OD	′266				~							
Quad 2-Input Exclusive-NOR Gates		′810	~										
Exolucivo (voi) datos	ОС	′811	~										

### **AND-OR Gates**

DESCRIPTION	OUTPUT	TYPE				TE	CHNOLO	GY			
DESCRIPTION	OUIPUI	ITPE	ALS	AS	F	нс	HCT	AC	ACT	ВСТ	ABT
Dual 2-Wide 2-Input, 3-Input		′51			V						

<sup>✔</sup> Product available in technology indicated

<sup>+</sup> New product planned in technology indicated

### **INVERTING/NONINVERTING BUFFERS**

### **Hex Inverters/Noninverters**

DESCRIPTION	OUTPUT	TVDE					TE	CHNOL	GY				
DESCRIPTION	OUIPUI	TYPE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT	LV	LVC
		′04	~	~	~	~	~					~	+
		′U04				~						~	+
		′11004						V	~				
Harrier dans	ÓC	′05	~		************	~							
Hex Inverters		′14				~	1					~	+
		′11014						~	~				
		′1004	V	~				-				10.10	
		′1005	V										
		′11034						~	~				
Hex	ОС	′35	V										
Noninverters		′1034	~	~									
	ОС	′1035	~										

 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated

### **Buffers/Drivers**

DESCRIPTION	ОИТРИТ	TYPE						TE	CHNOL	OGY					
DESCRIPTION	JUIPUI		ALS	AS	F	нс	нст	AC	ACT	вст	ABT	LVT	LV	LVC	ALVC
Quad Buffers/Drivers	38	′125			~	~	~			~	~	~		+	
		′126			1	~				~	~				
Noninverting	38	′365				~									
Hex Buffers/Drivers		′367				~									
Inverting Hex Buffers/Drivers	38	′368				V.							/		
		′241	~	V .	~	~	~			~	~				
		′11241						~	~						
		′25241									+				
		′244	~	~	~	~	~			~	~		~	+	
	38	′244A										~			
Noninverting	-	′11244						V	~						
Octal Buffers/Drivers		′1244	V												
		′25244								~	+				
		′541	V		~	~	V			V	1			+	
		′757		~						~					
	ос	′760	V	V						~					
		′25760							<b> </b>	+					
		′240	1	~	~	~	1		1	~	~	~	~	+	17
	· ·	′11240			<b></b>	<b>†</b>		1	1		<u> </u>				<u> </u>
		′1240	~								İ	<u> </u>		<b>†</b>	
Inverting	38	′25240				<del> </del>	<b> </b>		ļ	V				1	
Octal Buffers/Drivers		′466	V			<b> </b>			1					<u> </u>	
		′540	V			1	~		<b></b>	V	V			+	
		′756	V	~					1	~					
	ОС	763	V	~					7					<u> </u>	
Inverting and	38	′230	<del>  `</del>	1		<del> </del>						<u> </u>		-	<b>†</b>
Noninverting				<u> </u>		ļ			ļ					-	
Octal Buffers/Drivers	ос	′762	ļ	~					ļ						
Triple 4-Input OR/NOR Drivers		′11802							~	•					
		′827			` `						~				
Noninverting 10-Bit Buffers/Drivers	38	′11827						~	~						
TO DR Dallers/Brivers		′29827	~							~					
		′828									+				
Inverting 10-Bit Buffers/Drivers	38	′11828						~							
10 Dit Dulleta/DilVets		′29828	~							~					
		′16241							~		~		T .		
Noninverting		′16244					· ·	~	~		~			+	+
16-Bit Buffers/Drivers	3S	′16244A										~			
		′16541	1						~		~				

 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated



# **Buffers/Drivers (continued)**

DECODIDATION	QUEDUT	TVDE						TEC	CHNOL	OGY					
DESCRIPTION	OUTPUT	TYPE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT	LVT	LV	LVC	ALVC
Inverting	38	′16240						~	~		~			+	+
16-Bit Buffers/Drivers	35	′16540							~		~				
Noninverting 18-Bit Buffers/Drivers	38	′16825							~		~				
Inverting 18-Bit Buffers/Drivers	38	′16826									+				
Noninverting 20-Bit Buffers/Drivers	38	′16827						-	V		~				+
Inverting 20-Bit Buffers/Drivers	38	′16828									+				+
Octal Buffers/Drivers With Input Pullup Resistors		′746	~												

### Universal Bus Transceivers (UBT™)/Universal Bus Exchangers (UBE™)

DECORIDEION	ОИТРИТ	TYPE				TECHNO	DLOGY			
DESCRIPTION	OUIPUI	ITPE	AC	ACT	вст	ABT	LVT	LV	LVC	ALVC
Noninverting 18-Bit	38	′16500					+			+
Universal Bus Transceivers (UBT™)	35	′16500B				~				
		′16501				~	+		+	+
Noninverting 18-Bit Universal Bus Transceivers (UBT™)	38	′16600				1				+
Oniversal Bus Transceivers (OBT )		′16601				~				+
Noninverting 36-Bit Universal Bus Transceivers (UBT™)	38	′32501			-	~				
Noninverting 16-Bit Tri-Port Universal Bus Exchangers (UBE™)	38 .	′32316				V				
Noninverting 18-Bit Tri-Port Universal Bus Exchangers (UBE™)	38	′32318				~				
		′162500				+		,		
18-Bit Universal Bus Transceivers		′162501				+				
(UBT™) With Series Resistors on B Port	38	′162600				+		,		
		′162601				~		,		
SCOPE™ 18-Bit Universal Bus Transceivers (UBT™)	38	′18502				~	+			
SCOPE™ 20-Bit Universal Bus Transceivers (UBT™)	38	′18504				~	`+			

<sup>✔</sup> Product available in technology indicated



<sup>+</sup> New product planned in technology indicated

### **Bus Transceivers**

DESCRIPTION	ОИТРИТ	TYPE						TE	CHNOL	OGY					
DESCRIPTION	OUIPUI	ITPE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT	LVT	LV	LVC	ALVC
Noninverting Quad Transceivers	38	′243	~		~										
Inverting	ос	′758	~												
Quad Transceivers	38	′242			~										-
		′245	~	~	~	~	~			~	~	~	~	+	
	_	′1245	~												
		′11245						V	~						
	38	′25245								~	V				
Noninverting Octal Transceivers		′645	V	V		V	V								
Octai Transceivers		′1645	~												
		′621	V		~										
	oc	′641	~	~											
	OC/3S	′639	~	~											
		′620°	V							~					
		<b>′623</b>	1	~	~	1	V			~	~	<b></b>			
		′11623					<b> </b>		~					1	
	3S	′640	~	V		V	<b> </b>		<u> </u>	~	~			1	
Inverting		′1640	V				<u> </u>		<b>†</b>			<b> </b>	,		
Octal Transceivers		′11640				Ī			1						
		′642	~												
	oc	′25642				<del> </del>			†	~	1		<u> </u>	1	
	OC/3S	′638	V	~		<u> </u>					<u> </u>				
Noninverting		′863	<u> </u>								1			+	
9-Bit Transceivers	3S	′29863	V							~					
Inverting 9-Bit Transceivers	38	′29864								V					
Noninverting	<b> </b>	′861	1.				<b>-</b>			<b> </b>	+				
10-Bit Transceivers	38	′29861		-	ļ	t		-		1			ļ	<b>†</b>	
Inverting 10-Bit Transceivers	38	′29862								~					
Noninverting		′16245						1	~	1	1	~		+	+
16-Bit Transceivers	38	′16623				1		1	1	<u> </u>	1				
Inverting		′16640						V	1		1		-		<del>                                     </del>
16-Bit Transceivers	38	′16620				<del>                                     </del>	t	V	V	1	+			<b>†</b>	<b>†</b>
Noninverting 18-Bit Transceivers	, 3S	′16863							~		-				
Inverting 18-Bit Transceivers	38	′16864									+				

 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated

### **Bus Transceivers (continued)**

DECODINE	OUTDUT	TVDE						TE	CHNOL	OGY					
DESCRIPTION	ОИТРИТ	TYPE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT	LVT	LV	LVC	ALVC
Noninverting 20-Bit Transceivers	38	′16861							~		+				
Inverting 20-Bit Transceivers	38	′16862									+				
		′11470							~						
		′543			~					~	~	~		+	
	-	′11543							~						
		′646	~	~		~	~			~	~	~		+	
	38	′646A									~				
Noninverting Octal Registered	35	′11646						~	~						
Transceivers	İ	′652	~	~		~	~			~	~	~		+	
		′11652						~	~						
		′2952								~	+	~		+	
		′2952A									~				
	OC/3S	′653	~												
	00/33	′654	~												
		′544								~	+				
		′11544							~						
Inverting Octal Registered	38	′648	~	~						~	+				
Transceivers	33	′11648							~						
		′651	~	~						~	~				
		′2953								~	+				
		′16470							~		~				
Noninverting		′16543						~	~		~	+		+	+
16-Bit Registered	38	′16646						~	~		~	+		+	+
Transceivers		′16652						~	1		~	+		+	+
		′16952							~		~	+		+	+
		′16471									+				
Inverting	1 '	′16544							~		+				
16-Bit Registered	38	′16648							~		+				
Transceivers		′16651							~		+				
		′16953									+				



 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated

# **Bus Transceivers (continued)**

PERCENTION	CUITNUT							TE	CHNOL	OGY					
DESCRIPTION	OUTPUT	TYPE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT	LVT	LV	LVC	ALVC
		′16472						V							
,		′16474							~						
Noninverting 18-Bit Registered	38	′16500									~	+		+	+
Transceivers	35	′16501									~	+		+	+
		′16600									~				+
		′16601									~				+
Inverting 18-Bit Registered Transceivers	38	′16475							~						
Noninverting 36-Bit Transceivers	38	′32245									+				
Noninverting 36-Bit Registered	38	′32501									~				
Transceivers	33	′32543									~	}			
		<b>′</b> 657			V					~	+				
		′659					~								
		′833									+				
	38	′834									+				
8-/9-Bit Bus Transceivers		′853									+				
With Parity		′854				,		٠.			+				
Checkers/ Generators		′899					· ·			~					
denerators		′29833	~							~					
	3S/OC	′29834								~					
	33/00	′29853	~							~					
		′29854	~							~					
Dual 8-/9-Bit Bus Transceivers	-	′16833							~		~				
With Parity	38	′16657							~		~				
Checkers/ Generators		′16853				,					~				
Universal Transceivers/Port Controllers	38	′856		~				,							
Noninverting 16-Bit Tri-Port Registered Bus Exchangers	38	′32316									'	, ,	-		
Noninverting 18-Bit Tri-Port Registered Bus Exchangers	38	′32318		-							v				

 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated

### **MOS Memory Drivers/Transceivers**

DESCRIPTION	OUTDUT	TVDE				TE	CHNOLO	GY			
DESCRIPTION	OUTPUT	TYPE	ALS	AS	F	нс	нст	AC	ACT	ВСТ	ABT
Octal Transceivers With Series Resistors on Output	38	′2623		V						,	
		′2240	~							~	~
Octal Buffers/Drivers With	38	′2241								~	~
Series Resistors on Output	33	′2244								~	~
		′2541	~								
Octal Transceivers With Series Resistors on B Port	38	′2245								1	+
Octal Latches With Series Resistors on Output	38	′2574								+	
10-Bit Buffers/Drivers With	38	′2827	,							~	
Series Resistors	35	′2828								~	
		′2410								~	
11-Bit Buffers/Drivers With	38	′2411								+	
Series Resistors	33	′5400									~
		′5401									~
12-Bit Buffers/Drivers With	38	′5402									~
Series Resistors	33	′5403									~
16-Bit Buffers/Drivers With	38	′162240									+
Series Resistors	. 30	′162244									~
16-Bit Transceivers With Series Resistors	38	′162245							ļ		+
		′162500									+
18-Bit Universal Bus Transceivers (UBT™) With Series Resistors on	38	′162501									+
B Port	35	′162600									+
		′162601									~
12-to-24 Multiplexed D-Type Latches With Series Resistors on B Port	38	′162260									~

 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated

### **TESTABILITY BUS-INTERFACE CIRCUITS**

# JTAG/IEEE 1149.1 Testability Circuits

DECODIDATION	NO. OF	CUITOUT	TVDE				TECHN	OLOGY			
DESCRIPTION	BITS	OUTPUT	TYPE	F	HC	нст	AC	ACT	ВСТ	ABT	LVT
D. Have /Debugge		00	′8240A				1		~		
Buffers/Drivers	8	38	′8244A						~		
	8	38	′8245							~	
Transceivers	8	35	′8245A						~		
	18	38	′18245							~	+
Transparent Latches	8	38	′8373A						~		
Flip-Flops	8	38	′8374A						~		
			′8543							~	
			′8646							~	
	8	38	′8652							~	
Desire and Transactions			′8952							~	
Registered Transceivers		, ,	′18502							~	+
	18	38	′18646							~	
	1		′18652							+	
	20	38	′18504							~	+
Test Bus Controllers		38	′8990					~			
Digital Bus Monitors		38	′8994					~			
Scan Path Linkers	4	38	′8997					V			
With Identification Buses	8	38	′8999					V			

 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated

# **FLIP-FLOPS AND LATCHES**

# Flip-Flops

DESCRIPTION	ОИТРИТ	TYPE				_	<del>,</del>	TE	CHNOL	OGY				<b>,</b>	
DESCRIPTION	OUTPUT	IIFE	ALS	AS	F	HC	нст	AC	ACT	вст	ABT	LVT	LV	LVC	ALVO
		′73				~								<u> </u>	
		′76				~									
		′109	~	~	~	~									
Dual J-K		′11109						~	~						
Edge Triggered		′112	~		~	~								+	]
		′11112						~	~						
		′113	~			~									
		′114	~												
Dual D-Type		′74	~	~	~	~	~						~	+	
Dual D-Type		′11074						~	~						
Dual D-Type		′7074				~									
With 2-Input		′7075				~									
NAND/NOR Gates		′7076				~									
		′874	~	~											
Dual 4-Bit D-Type		′11874							~						
Edge Triggered	38	′876	V	~											
		′879	V	V											
		′173				~									
Quad D-Type		′175	1	~	~	~									
		′11175						~	1						
		′174	V	~	~	V							V		
Hex D-Type		′11174						~	1						İ
		′378			V	~									
		′374	~	~	~	1	V				~		+	+	
Octal D-Type True Data	38	′11374	1					1	1		,				
True Data		′574	~	~	~	1	~			1	~	~	+	+	
		′273	~			1	1		<u> </u>		~	~	+		
Octal D-Type		′11273				1		~	1						
True Data With Clear		′575	V	~											
Will Gloui	3S	′874	~	~											
Octal D-Type		′377			~	~	~				~				
True Data With Clock Enable		′11377						~	~						
		′534	~	~		1			1	~	~				
		′11534			<u> </u>	1	1	~	1						
Octal D-Type	38	′564	V												
Inverting		′576	V	~					T						
		′29826							1	~					<b></b>



 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated

## **FLIP-FLOPS AND LATCHES**

## Flip-Flops (continued)

DECORPTION	OUTPUT	TYPE						TE	CHNOL	OGY					
DESCRIPTION	OUTPUT	ITPE	ALS	AS	F	нс	нст	AC	ACT	ВСТ	ABT	LVT	LV	LVC	ALVC
Octal Dual-Ranked True Data	3S	′4374		~											
Octal Inverting	38	′577	~												
With Clear	33	′879	~	~											
Octal Inverting With Preset	38	′876	~	~											
		′825		~											
Octal True Data	3S	′11825							~						
		′29825								~					
9-Bit True Data	38	′823		~							~			+	
9-bit True Data	33	′29823	~							V .					
9-Bit Inverting	38	′824		~											
9-bit inverting	33	′29824	~								-				
		′821		~							~			+	
10-Bit True Data	38	′1821		~										1	
10-bit True Data	33	′11821							~						
		′29821	~												
10-Bit Inverting	38	′29822								~					
16-Bit D-Type True Data With Clock Enable		′16377				,					+				
16-Bit Noninverting	3S	′16374						~	~		~	~		+	+
16-Bit Inverting	3S	′16534									+				
18-Bit Noninverting	38	′16823							~		~				+
20-Bit Noninverting	38	′16821							~		~				+

<sup>✓</sup> Product available in technology indicated + New product planned in technology indicated

## **FLIP-FLOPS AND LATCHES**

#### Latches

DECODIDEION	NO.	OUTDUT	TVDE						TE	CHNOL	.OGY					
DESCRIPTION	OF BITS	OUTPUT	TYPE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT	LVT	LV	LVC	ALVC
Bistable	4		′75				~				1					
Distable	4		′375				~									
D-Type Edge Triggered Inverting and Noninverting	8		′996	,												
D-Type	8	38	′990	~												
Transparent Readback	9	38	′992	~												
Latch, True	10	38	′994	~												
D-Type Transparent With Clear, True Outputs	8	38	′666	~												
D-Type Transparent With Clear, Inverting Outputs	8	38	′667	,												
			′373	~	~	~	~	~			~	~		+	+	
	8	38	′11373						~	~						
D-Type Transparent			′573	~	~	~	~	~			~	~	~	+	+	
True	16	38	′16373						~	~		~	~		+	+
	10	33	′16373A									~				
	32	38	′32373									+				
D-Type Dual 4-Bit	8	3S	′873	~	~											
Transparent True			′11873						•							
			′533	~	~						~	~			<u> </u>	
D-Type	8	38	′11533						1	~						
Transparent Inverting			′563	~			~							ļ		
inverting			′580	~	~											·
	16	38	′16533	<u> </u>								+				
Dual 4-Bit Transparent Inverting	8	3S	′880	~	V	-					,		-			
2-Input Multiplexed	8	38	′604				~									
Addressable	8	28	′259	~			~									
Addiessable		Q	′4724				~									



 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated

#### **FLIP-FLOPS AND LATCHES**

#### Latches (continued)

DECODIDEION	NO.	OUTDUT	TVDE						TE	CHNOL	.OGY					
DESCRIPTION	OF BITS	OUTPUT	TYPE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT	LVT	LV	LVC	ALVC
			′845	~												
	8	38	′29845	1												
			′843	~	~							+			+	
	9	38	′1843		~					,						
D-Type True Inputs			′29843								~				· ·	
rrue inpute	40	-00	′841	~	~							+			+	
	10	38	′29841	~							~					
	18	38	′16843									+				+
	20	38	′16841							~		~				+
-		- 00	′846	~												
	8	38	′29846								~					
D-Type Inverting Inputs	9	38	′29844								~					
inverting inputs	10	00	′842	~	~											
	10	38	′29842	V											1	

 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated

## **REGISTERS**

## **Shift Registers**

DECODIDATION	NO. OF	OUTDUT	TVDE				TE	CHNOLO	GY			
DESCRIPTION	BITS	OUTPUT	TYPE	ALS	AS	F	нс	нст	AC	ACT	ВСТ	LV
			′194		~							
Parallel In,	4		′11194						~	~		
Parallel Out, Bidirectional			′299	~		~						
	8		′323	~								
Parallel In, Parallel Out	4		′195		~							
Serial In, Parallel Out	8		′164	~			~					+
Denellal la Carial Cut			′165	~			~					
Parallel In, Serial Out	8		′166	~			~					
Serial In, Parallel Out		00	′594				~					
With Output Latches	8	38	′595				~					
Parallel Out	10		′11898						~	~	-	
Maningarina	8	38	′299	~								
Noninverting	9	38	′29823	~								

## **Register Files**

DESCRIPTION	ОИТРИТ	TYPE				TE	CHNOLO	GY			
DESCRIPTION	OUIPUI	ITPE	ALS	AS	F	нс	HCT	AC	ACT	ВСТ	ABT
Dual 16 Word × 4 Bits	38	′870	~								
Dual to Word × 4 Bits	35	′871		~							

 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated

#### **COUNTERS**

## **Synchronous Counters – Positive Edge Triggered**

DECODIDEION	PARALLEL	TVDE				TECHN	IOLOGY			
DESCRIPTION	LOAD	TYPE	ALS	AS	F	нс	нст	AC	ACT	ВСТ
4-Bit Decade Up/Down	Sync	′568	V .							
		′161	~	~	~	~				
4-Bit Binary	Sync	′163	~	~	~	~				
		′561	~							
		′169	V	~	~					
	Sync	′569 ·	~							
4 Dit Din and Ha /Dave		′8169								
4-Bit Binary Up/Down		′191	~			V .				
	Async	′11191						~	~	
t		′193	~			~				
	Sync Clear	′869	~	V						
8-Bit Up/Down		′867	V	~		1000				
	Async Clear	′11867							~	
Divide-by-10 Counter	Sync	′4017				~				

## Asynchronous Counters (Ripple Clock) - Negative Edge Triggered

DECODIDATION	PARALLEL	TVDE				TECHN	IOLOGY			
DESCRIPTION	LOAD	TYPE	ALS	AS	F	нс	нст	AC	ACT	вст
Dual 4-Bit Binary	None	′393				~				
12-Bit Binary	Sync	′4040				~		-		
		′4020				~				
14-Bit Binary	Sync	′4060				~				
		′4061				~				

## **8-Bit Binary Counters With Registers**

DESCRIPTION	PARALLEL	TYPE				TECHN	IOLOGY			
DESCRIPTION	LOAD	ITPE	ALS	AS	F	HC	HCT	AC	ACT	ВСТ
Daniel Danietas Outrota	00	′590				~				
Parallel Register Outputs	3S	′11590						~	~	
Parallel Register Inputs	3S	′11593						~	V	

<sup>✔</sup> Product available in technology indicated

<sup>+</sup> New product planned in technology indicated

## **DECODERS, ENCODERS, DATA SELECTORS/MULTIPLEXERS**

## **Encoders/Data Selectors/Multiplexers**

DECODIDEION	OUTDUT	TYPE					TEC	CHNOLO	OGY				
DESCRIPTION	OUTPUT	ITPE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT	LV	LVC
		′157	~	~	~	~	~						+
		′11157						~	~				
		′158	~	~	~	~							
		′11158						~	~				
Quad 2-to-1		′298		~									
		′257	~	~	~	~	~						+
	00	′11257						~	~				
	38	′258	V	~	~	~							
		′11258							~				
		′153	~	~	~	~							
		′11153						~	~				
		′352	~										
Dual 4-to-1		′253	~	~	~	V.							
		′11253			-			~	~				
-	38	′353		~									
		′11353							~				
Hex 2-to-1 Universal Multiplexer	38	′857	~										
		′151	~	~	~	~					,		
		′11151						~	~				
8-to-1		′251	~		~	~							
	38	′11251						~					
		′354				~							
		′250		~									
16-to-1	38	′850		~									
		′851											
Full BCD		′147				~							
Cascadable Octal		′148				~							

 <sup>✓</sup> Product available in technology indicated
 → New product planned in technology indicated

## DECODERS, ENCODERS, DATA SELECTORS/MULTIPLEXERS

## **Decoders/Demultiplexers**

DECODINE							TEC	HNOL	OGY				
DESCRIPTION	OUTPUT	TYPE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT	LV	LVC
Dual 2-to-4		′239				1							
		′139	~			~	~						+
Dual 2-to-4		′11139						~	~			-	
	ос	.′156	~										
		′138		V	~	~	~					~	+
	,	′11138						~	V.				
3-to-8		′238					~						
		′11238						~	~				
3-to-8 With		′131		~									
Address Registers		′137	~			~							+
3-to-8 With Address Latches		′237	-			~					-		
4-to-10 BCD-to-Decimal		′42				~							
4-to-16		′154				~							
4-to-16 With		′4514				~							
Address Latches		′4515				~	1						
Dual 2-to-4 for Battery Backed-Up Memories		′2414								~			

#### **Shifters**

DESCRIPTION	OUTPUT	TYPE				TE	CHNOLO	GY			
DESCRIPTION	COIPOI	ITPE	ALS	AS	F	HC	HCT	AC	ACT	вст	ABT
4-Bit Shifter	38	′350			~						

 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated

#### **COMPARATORS AND PARITY GENERATORS/CHECKERS**

## Comparators

			DESC	RIPTIC	N			TVDE				TECHN	OLOGY	,		
INPUT	P=Q	P=Q	P>Q	P>Q	P <q< th=""><th>OUTPUT</th><th>ENABLE</th><th>TYPE</th><th>ALS</th><th>AS</th><th>F</th><th>нс</th><th>нст</th><th>AC</th><th>ACT</th><th>вст</th></q<>	OUTPUT	ENABLE	TYPE	ALS	AS	F	нс	нст	AC	ACT	вст
	Yes	No	No	No	No	ОС	Yes	′518	~							
8-Bit With	No	Yes	No	No	No	28	Vee	′520	~		~					
20-kΩ	INO	res	INO	INO	INO	25	Yes	′11520						~	V	
Pullup	No	Yes	No	No	No	ОС	Yes	′522	~							
	No	Yes	No	Yes	No	2S	No	′682				~				
	Yes	No	No	No	No	ОС	Yes	′519	~							
	NI-	V	NI.	NI-	NI-	00	V	′521	~		1					
8-Bit Standard	No	Yes	No	No	No	2S	Yes	′11521						~	~	
Ciandara	No	Yes	No	Yes	No	28	No	′684				~				
	No	Yes	No	No	No	28	Yes	′688	~			~				
8-Bit Latched P	No	No	Yes	No	Yes	2S	Yes	′885		~						
8-Bit Latched P and Q	Yes	No	Yes	No	Yes	L	Yes	′866		~		-				. ,

## **Address Comparators**

DESCRIPTION	OUTPUT	TYPE		TECHNOLOGY										
DESCRIPTION	ENABLE	ITPE	ALS	AS	F	HC	нст	AC	ACT	ВСТ	ABT			
16-Bit to 4-Bit	Yes	′677	~											
12-Bit to 4-Bit	Yes	′679	~				-							

## **Parity Generators/Checkers**

DESCRIPTION NO. OF BITS	NO. OF	TYPE	TECHNOLOGY									
	IIFE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT		
		′280	~	~	~	~				-		
Odd/Even		′11280						~	~			
Generators/Checkers	9	′286		~								
		′11286						~	~			

<sup>✔</sup> Product available in technology indicated

<sup>+</sup> New product planned in technology indicated

#### **BUS SWITCHES AND 5-V/3-V VOLTAGE TRANSLATORS**

## **Crossbar Technology (CBT)**

DESCRIPTION	TYPE	TECHNOLOGY	
DESCRIPTION	TYPE	СВТ	1
Dual 4-Bit With '244 Pinout	′3244	+	
8-Bit With '245 Pinout	′3245	+	•
10-Bit Bus Exchanger	′3383	+	
Dual 5-Bit	′3384	+	
10-Bit With Precharged Outputs for Live Insertion	′6800	+	
18-Bit Bus Exchanger	′16209	+	
24-Bit Bus Exchanger	′16212	+	
12-Bit 3-to-1 Bus Select	′16214	+	

#### **ARITHMETIC CIRCUITS**

## **Parallel Binary Adders**

DESCRIPTION	ОИТРИТ	TYPE		TECHNOLOGY									
DESCRIPTION	OUIPUI	ITPE	ALS	AS	F	НС	HCT	AC	ACT	вст	ABT		
4-Bit		′283			V .	~							

## Accumulators, Arithmetic Logic Units, Look-Ahead Carry Generators

DESCRIPTION	ОИТРИТ	TYPE	TECHNOLOGY									
DESCRIPTION	OUTPUT	ITPE	ALS	AS	F	HC	нст	AC	ACT	ВСТ	ABT	
		′181		~								
4-Bit Arithmetic Logic Units: Function Generator		′11181							~	,		
T driotion deficiator	,	′881		~						,		
4-Bit Arithmetic Logic Units With Ripple Carry		′382			~							

<sup>✓</sup> Product available in technology indicated

<sup>+</sup> New product planned in technology indicated

#### **FIFO MEMORIES**

## First-In, First-Out Memories (FIFOs)

DESCRIPTIO	N	OUTDUT	TVDE					TEC	CHNOL	OGY				
SIZE	TYPET	OUTPUT	TYPE	LS	S	ALS	AS	F	нс	HCT	AC	ACT	вст	ABT
16 Words × 4 Bits	U	38	′232B			~								
			′225		~				1					
16 Words × 5 Bits	U	38	′229B			~								
			′233B			~								
32 Words × 9 Bits	В	38	′2238			~								
04144		38	′234			~								
64 Words × 4 Bits	U		′236			~								
64 Words × 5 Bits	U	38	′235			~								
64 Words × 8 Bits	U	38	′2232A			~								
64 Words × 9 Bits	U	38	′2233A			~								
04 M 40 Dit-	U, C	38	′7813									~	,	
64 Words × 18 Bits	U	38	′7814									~		
	B, C	38	′3612											+
64 Words × 36 Bits	В, С	35	′3614											+
64 Words × 36 Bits	U, C	38	′3611											+
	33	′3613											+	
Dual 64 × 1	С	38	′2226									~		
Duai 64 x i		33	′2227				,					~		
Dual 256 × 1	С	38	′2228									~		
Duai 256 x 1		33	′2229				,					~		
256 Words × 9 Bits	U	38	′7200									~		
256 Words × 18 Bits	U, C	38	′7805									~		
256 Words x 16 Bits	U	38	′7806									~		
256 × 36 × 2 Bits	B, C	38	′3622									+		
E10 Words v 0 Pito	U	38	′7201									~		
512 Words × 9 Bits	U, S	38	′72211									~		
	U, C	38	′7803									~		
E10 Words v 10 D#=	U	38	′7804									~		
512 Words × 18 Bits	B, C	38	′7819											~
	В	38	′7820											~
512 Words × 32 Bits	B, C	38	′3638							1		+		T :
540 Warda - 00 Dita	U, C	38	′3631									+		
512 Words × 36 Bits	B, C	38	′3632									1		T

<sup>†</sup>U = Unidirectional



B = Bidirectional

C = Clocked

S = Synchronized

<sup>✔</sup> Product available in technology indicated

<sup>+</sup> New product planned in technology indicated

#### **FIFO MEMORIES**

## First-In, First-Out Memories (FIFOs) (continued)

DESCRIPTIO	N	OUTDUT	TVDE					TEC	CHNOL	OGY				
SIZE	TYPET	OUTPUT	TYPE	LS	S	ALS	AS	F	нс	нст	AC	ACT	вст	ABT
		- 00	′2235			7						~		
diction of Dir	В	38	′2236									~		
1K Words × 9 Bits	U	38	′7202									~		
	U, S	38	′72221									~		
			′7801									~		
41/41/4	U, C	38	′7811									~		
1K Words × 18 Bits			′7881									+		
	U	38	′7802									~		
1K Words × 36 Bits	U, C	38	′3641									+		
1K × 36 × 2 Bits	B, C	38	′3642									+		
	U, C	38	′7807									~		
2K Words × 9 Bits	U		′7203									+		
ZN WORUS X 9 BITS	"	38	′7808									~		
	U, S	38	72231									~		
2K Words × 18 Bits	U, C	38	′7882									+		
2K Words × 36 Bits	U, C	38	′3651									+		
AIC Mondo O Dito	· U	38	′7204									~		
4K Words × 9 Bits	U, S	38	′72241									1		
4K Words × 18 Bits	U, C	38	′7884									+		

<sup>†</sup>U = Unidirectional

B = Bidirectional

C = Clocked

S = Synchronized

<sup>✔</sup> Product available in technology indicated

<sup>+</sup> New product planned in technology indicated

#### **CLOCK DISTRIBUTION CIRCUITS**

## **Clock Distribution Circuits (CDC)**

DECODIDATION	TVDE				TE	CHNOLO	GY			
DESCRIPTION	TYPE	ALS	AS	F	нс	нст	AC	ACT	вст	ABT
3.3-V Hex Inverting Clock Drivers/Buffers	′203		i				~			
Hex Inverting Clock Drivers/Buffers	′204						~			
Dual 1-to-4 Clock Drivers/Buffers	′208							~		
Duai 1-το-4 Clock Drivers/Buπers	′209						~			
Octal Divide-by-2 Clock Drivers (6 inverting, 2 noninverting)	′303		V							
Octal Divide-by-2 Clock Drivers (8 noninverting)	′305		V							
Octal Divide-by-2 Clock Drivers (4 inverting, 4 noninverting)	′304		~							
	′328									V
1-to-6 Clock Drivers	′328A									+
1-to-6 Clock Drivers	′329									~
	′329A						,			~
1-to-6 Clock Drivers	′391									~
With Output Enable	′392									~
1-to-8 Clock Drivers	′340									~
1-to-8 Clock Drivers	′341									V
A La O Di da la O Olada Da	′337									~
1-to-8, Divide-by-2 Clock Drivers	′339									~
	′582									+
Phase-Locked Loop 1-to-12 Clock Drivers	′586									+
1-to-12 Glock Diffels	′2586									+

#### **ECL TRANSLATORS**

#### **ECL-to-TTL or TTL-to-ECL Translators**

DESCRIPTION	LEVEL TRANSLATION	OUTPUT	TYPE
Octal Bus Driver, Inverting	ECL-to-TTL	38	10KHT5540
Octai Bus Driver, inverting	TTL-to-ECL	OE	10KHT5542
	ECL-to-TTL	38	10KHT5541
Octal Bus Driver, Noninverting	TTL-to-ECL	OE	10KHT5543
	TTL-10-ECL	OE	100KT5543
Octol D Type Letch True	ECL-to-TTL	38	10KHT5573
Octal D-Type Latch, True	ECL-10-11L	35	100KT5573
	ECL-to-TTL	38	10KHT5574
Octal D-Type Flip-Flop, True	TTL-to-ECL	OE -	10KHT5578
	, 11L-10-ECL	ŲE	100KT5578

 <sup>✓</sup> Product available in technology indicated
 + New product planned in technology indicated


Test

Point

#### LOAD CIRCUIT AND VOLTAGE WAVEFORMS FOR SN54/74F DEVICES

From Output


**Under Test** 





(see Note A)


LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS

LOAD CIRCUIT FOR 3-STATE AND OPEN-COLLECTOR OUTPUTS









PROPAGATION DELAY TIMES (see Note D)

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $t_f = t_f \leq 2.5$  ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- E. The outputs are measured one at a time with one transition per measurement.



General Information	1
Data Sheets	2
Application Report	3
Mechanical Data	4

SDFS035A - MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### <sup>1</sup>description


These devices contain four independent 2-input NAND gates. They perform the Boolean functions  $Y = \overline{A} \bullet \overline{B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The SN54F00 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F00 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)


INP	UTS	OUTPUT
Α	В	Y
Н	Н	L
L	Χ	н
×	L	Н

#### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### SN54F00 . . . J PACKAGE SN74F00 . . . D OR N PACKAGE (TOP VIEW)




## SN54F00 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

## logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.



#### SN54F00, SN74F00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SDFS035A - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mĀ
Operating free-air temperature range: SN54F00	-55°C to 125°C
SN74F00	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		,		SN54F00			N74F00		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage		2			2			٧
$V_{IL}$	Low-level input voltage		4		8.0			0.8	٧
lικ	Input clamp current	_			-18	,		-18	mA
ЮН	High-level output current				-1			-1	. mA
loL	Low-level output current				20			20	mΑ
TA	Operating free-air temperature	. \	-55		125	0,		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEC	TEST CONDITIONS		SN54F00				SN74F00			
PARAMETER	TEST CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT		
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2			-1.2	٧		
VOH	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		V		
	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = – 1 mA				2.7			٧		
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧		
I <sub>I</sub> .	$V_{CC} = 5.5 V$ ,	V <sub>1</sub> = 7 V			0.1			0.1	mA		
lН	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V			20			20	μΑ		
կլ_	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA		
los§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA		
• Іссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		1.9	2.8		1.9	2.8	mA		
ICCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		6.8	10.2		6.8	10.2	mA		

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## SN54F00, SN74F00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SDFS035A - MARCH 1987 - REVISED OCTOBER 1993

## switching characteristics (see Note 2)

PA	PARAMETER	FROM (INPUT)	то (ОИТРИТ)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 Ω, $T_A$ = MIN to MAX $^{\dagger}$				UNIT
				MIN	′F00 TYP	MAX	SN54 MIN	MAX	SN74 MIN	MAX	
Γ	<sup>t</sup> PLH	A or B	V	1.6	3.3	5	2	7	1.6	6	no
	<sup>t</sup> PHL	AOIB	Ť	1	2.8	4.3	1.5	6.5	1	5.3	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

SDFS036A - MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These devices contain four independent 2-input NOR gates. They perform the Boolean functions  $Y = \overline{A} + \overline{B}$  or  $Y = \overline{A} \bullet \overline{B}$  in positive logic.

The SN54F02 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74F02 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)


INP	UTS	OUTPUT
Α	В	Y
Н	Х	L
×	Н	L
L	L	н

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)




Pin numbers shown are for the D, J, and N packages.


SN54F02...J PACKAGE SN74F02...D OR N PACKAGE (TOP VIEW)



SN54F02...FK PACKAGE (TOP VIEW)



NC - No internal connection





Copyright © 1993, Texas Instruments Incorporated

#### SN54F02, SN74F02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SDFS036A - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F02	55°C to 125°C
SN74F02	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			N54F02		5		UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			8.0			0.8	٧
ΊΚ	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS			SN54F02			SN74F02			
PARAMETER			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
ViK	V <sub>CC</sub> = 4.5 V,	lj = – 18 mA			-1.2			-1.2	٧	
Vali	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		V	
VOH	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 1 mA				2.7			V	
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧	
lj	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
ΊΗ	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V			20			20	μΑ	
IΙL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA	
los§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA	
Iссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		3.7	5.6		3.7	5.6	mA	
ICCL	$V_{CC} = 5.5 \text{ V},$	See Note 2		8.7	13		8.7	13	mA	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: I<sub>CCL</sub> is measured with one input at 4.5 V and all others grounded.

# SN54F02, SN74F02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SDFS036A - MARCH 1987 - REVISED OCTOBER 1993

## switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	то (оитрит)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			V <sub>C</sub> C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>		UNIT		
				′F02	144 V	SN54		SN74		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A or B	Υ	1.7	4	5.5	1.7	7.5	1.7	6.5	ns
<sup>t</sup> PHL	7010		1	2.8	4.3	1	6.5	1	5.3	110

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These devices contain six independent inverters. They perform the Boolean function  $Y = \overline{A}$ .

The SN54F04 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F04 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each inverter)


	INPUT	OUTPUT
1	Α	Υ
	H	L
	L	н

#### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram, each inverter (positive logic)




Pin numbers shown are for the D, J, and N packages.





SN54F04 . . . FK PACKAGE (TOP VIEW)



#### SN54F04, SN74F04 **HEX INVÉRTERS**

SDFS037A - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mĀ
Operating free-air temperature range: SN54F04	55°C to 125°C
SN74F04	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		] :	SN54F04			SN74F04			
	` ·	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	٧	
lik	Input clamp current			-18			-18	mA	
ЮН	High-level output current			-1			-1	mA	
loL	Low-level output current			20			20	mA	
TA	Operating free-air temperature	-55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54F04		5	UNIT		
PARAMETER			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2			-1.2	٧
Vou	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		V
VOH	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 1 mA			,	2.7			<b>'</b>
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧
· II	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA
lіН	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
կլ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
l <sub>OS</sub> §	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
<sup>I</sup> ССН	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0		2.8	4.2		2.8	4.2	mA
lccr	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 4.5 V		10.2	15.3		10.2	15.3	mA

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SDFS037A - MARCH 1987 - REVISED OCTOBER 1993

## switching characteristics (see Note 2)

PARAMETER	FROM TO (OUTPUT	TO (OUTPUT)	(OUTPUT) T <sub>A</sub> = 25°C		F, Ω,	$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX $^{\dagger}$				UNIT
				′F04		SN54		SN74		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	Α	Y	1.6	3.3	5	1.2	7	1.6	6	ns
<sup>t</sup> PHL	Λ		1	2.8	4.3	1	6.5	1	5.3	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

# SN74F08 QUADRUPLE 2-INPUT POSITIVE-AND GATE

SDFS038A - D2932, MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

#### description

The SN74F08 contains four independent 2-input AND gates. It <u>performs</u> the Boolean functions  $Y = A \bullet B$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The SN74F08 is characterized for operation from 0°C to 70°C.

#### D OR N PACKAGE (TOP VIEW)


	_		_		
1A [	1	U	14	b	vcc
1B 🛛	2		13		4B
1Y [	3		12		4A
2A 🛛	4		11		4Y
2B 🛛	5		10	0	3B
2Y 🛛	6		9	0	ЗА
GND [	7		8	D	3Y


## FUNCTION TABLE (each gate)

INP	JTS	OUTPUT
Α	В	Υ
Н	Н	Н
L.	Χ	L
x	L	L

#### logic symbol†

#### logic diagram, each gate (positive logic)





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the high state	$\dots$ -0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN74F08 QUADRUPLE 2-INPUT POSITIVE-AND GATE

SDFS038A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage .	4.5	5	5.5	٧
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			8.0	٧
ΊΚ	Input clamp current			-18	mA
ЮН	High-level output current			-1	mA
loL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	T	TEST CONDITIONS		TYP	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2	٧
Vari	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		V
VOH	$V_{CC} = 4.75 V$	I <sub>OH</sub> = - 1 mA	2.7			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5	٧
l <sub>l</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA
lн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			. 20	μΑ
ΊL	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			- 0.6	mA
los <sup>‡</sup>	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 0	-60		-150	mA
Іссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		5.5	8.3	mA
ICCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		8.6	12.9	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	$C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$			$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R_L = 500 \Omega$ $T_A = \text{MIN to}$	UNIT	
			MIN	TYP	MAX	MIN	MAX	1
<sup>t</sup> PLH	A or B	V	2.2	3.8	5.6	2.2	6.6	
t <sub>PHL</sub>	AOIB	Υ .	1.7	3.6	5.3	1.7	6.3	ns

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SDFS039A - MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These devices contain three independent 3-input NAND gates. They perform the Boolean functions  $Y = \overline{A} \bullet \overline{B} \bullet \overline{C}$  or  $Y = \overline{A} + \overline{B} + \overline{C}$  in positive logic.

The SN54F10 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F10 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

	INPUTS	OUTPUT	
Α	В	С	Υ
Н	Н	Н	L
· L	Х	Х	н
х	L	Χ	Н
×	X	L	Н


## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

#### SN54F10...J PACKAGE SN74F10...D OR N PACKAGE (TOP VIEW)




## SN54F10...FK PACKAGE (TOP VIEW)



NC - No internal connection

#### logic diagram, each gate (positive logic)



## SN54F10, SN74F10 TRIPLE 3-INPUT POSITIVE-NAND GATES

SDFS039A - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mĀ
Operating free-air temperature range: SN54F10	. −55°C to 125°C
SN74F10	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

			SN54F10			SN74F10		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	٧
lik	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
lOL	Low-level output current			20		-	20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54F10			SN74F10			
PARAMETER	les	SI CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = – 18 mA			-1.2			-1.2	٧	
V	$V_{CC} = 4.5 \text{ V},$	IOH = - 1 mA	2.5	3.4		2.5	3.4		- v	
VOH	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = - 1 mA				2.7				
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧	
lį	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
ļіН	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μA	
ΊL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA	
los§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA	
Іссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		1.4	2.1		1.4	2.1	mA	
ICCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		5.1	7.7		5.1	7.7	mA	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## SN54F10, SN74F10 TRIPLE 3-INPUT POSITIVE-NAND GATES

SDFS039A - MARCH 1987 - REVISED OCTOBER 1993

## switching characteristics (see Note 2)

PARAMETER	FROM TO (OUTPUT)		C	$V_{CC}$ = 5 V, $C_L$ = 50 pF, $R_L$ = 500 $Ω$ , $T_A$ = 25°C			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX <sup>†</sup>				
			/F10			SN54F10 SN74F10			F10		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	A, B, or C	Υ Υ	1.6	3.3	5	1.2	7	1.6	6	no	
t <sub>PHL</sub>	A, B, OI C		1	2.8	4.3	1	6.5	1	5.3	ns	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

SDFS040A - MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These devices contain three independent 3-input AND gates. They perform the Boolean functions  $Y = A \cdot B \cdot C$  or  $Y = \overline{A} + \overline{B} + \overline{C}$  in positive logic.

The SN54F11 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F11 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

INPUTS			OUTPUT
Α	В	С	Y
Н	Н	Н	Н
L	X	Χ	L
х	, F	Χ	L
х	X	L	L


#### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

#### SN54F11 ... J PACKAGE SN74F11 ... D OR N PACKAGE (TOP VIEW)




## SN54F11 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### logic diagram, each gate (positive logic)



#### SN54F11, SN74F11 TRIPLE 3-INPUT POSITIVE-AND GATES

SDFS040A - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F11	55°C to 125°C
SN74F11	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SN54F11				SN74F11			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	٧	
VIH	High-level input voltage		2			2			٧	
VIL	Low-level input voltage				0.8			0.8	٧	
Ικ	Input clamp current				-18			-18	mA	
ЮН	High-level output current				-1			- 1	mA	
loL	Low-level output current	-			20			20	mA	
TA	Operating free-air temperature		-55		125	0		70	°C	

PARAMETER	TEST CONDITIONS			SN54F11			SN74F11	***************************************	UNIT
PARAMETER			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = – 18 mA			-1.2			-1.2	V
Voн	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		v
VOH	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 1 mA				2.7			'
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧
lı	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
1 <sub>1</sub> H	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
lıL	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los§	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-60		-150	-60		-150	mA <sup>.</sup>
Іссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		4.1	6.2		4.1	6.2	mA
ICCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		6.5	9.7		6.5	9.7	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

#### SN54F11, SN74F11 TRIPLE 3-INPUT POSITIVE-AND GATES

SDFS040A - MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	C R	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C		$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 Ω, $T_A$ = MIN to MAX <sup>†</sup> SN54F11 SN74F11				UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
tPLH	A.B.or.C	Υ	A.B= 0		3.8	5.6	1.7	7.5	2.2	6.6	200
tPHL	A, B, or C		1.7	3.7	5.5	1.2	7.5	1.7	6.5	ns	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

SDFS041A - MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### <sup>1</sup>description


These devices contain two independent 4-input NAND gates. They perform the Boolean functions  $Y = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$  or  $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$  in positive logic.

The SN54F20 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F20 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each gate)

	INP	OUTPUT		
Α	В	С	D	Y
Н	Н	Н	Н	L
L	X	X	Χ	н
×	L	X	X	н
×	Χ	L	Χ	н
×	X	х	L	Н

#### SN54F20...J PACKAGE SN74F20...D OR N PACKAGE (TOP VIEW)




## SN54F20 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

#### logic diagram, each gate (positive logic)





#### SN54F20, SN74F20 DUAL 4-INPUT POSITIVE-NAND GATES

SDFS041A - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the high state	
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F20	–55°C to 125°C
SN74F20	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		SN54F20			S	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	٧
lıк	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

DADAMETED	TEGT COMPLETIONS			SN54F20			SN74F20			
PARAMETER	168	TEST CONDITIONS			MAX	MIN	TYP‡	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	٧	
Vou	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		T v	
VOH	$V_{CC} = 4.75 V$ ,	IOH = - 1 mA				2.7			V	
VOL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧	
lį	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA	
ΉΗ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ	
IIL	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA	
IOS	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA	
Іссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		0.9	1.4		0.9	1.4	mA	
<sup>I</sup> CCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		3.4	5.1		3.4	5.1	mA	

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

#### SN54F20, SN74F20 DUAL 4-INPUT POSITIVE-NAND GATES

SDFS041A - MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	C R	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C		V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX <sup>†</sup>				UNIT
				′F20		SN54F20		SN74F20		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tpLH	A B C or D	Υ	1.6	3.3	5	1.2	7	1.6	6	no
<sup>t</sup> PHL	A, B, C, or D		1	2.8	4.3	1	6.5	1	5.3	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

SDFS006A - MARCH 1987 - REVISED OCTOBER 1993

Package Options Include Plastic
 Small-Outline Packages, Ceramic Chip
 Carriers, and Standard Plastic and Ceramic
 300-mil DIPs

#### description

These devices contain two independent 4-input AND gates. They perform the Boolean functions  $Y = A \cdot B \cdot C \cdot D$  or  $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$  in positive logic.

The SN54F21 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F21 is characterized for operation from 0°C to 70°C.


## FUNCTION TABLE (each gate)

l		INP	OUTPUT		
	Α	В	С	D	. <b>Y</b>
ſ	Н	Н	Н	Н	Η
l	L	Х	Χ	X	L
l	Х	L	Χ	X	L
l	Х	Χ	L	х	L
l	Х	Х	Х	L	L

#### SN54F21 ... J PACKAGE SN74F21 ... D OR N PACKAGE (TOP VIEW)


1A [	1	U	14	5	V <sub>CC</sub> 2D
	2		13		2D
	3		12		2C
1C [	4		11		NC
1D [	5		10		2B
1Y [	6		9	0	2A
GND [	7		8	0	2Y

## SN54F21 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

#### logic diagram, each gate (positive logic)





#### SN54F21, SN74F21 DUAL 4-INPUT POSITIVE-AND GATES

SDFS006A - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	$\dots$ -0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mÅ
Operating free-air temperature range: SN54F21	-55°C to 125°C
SN74F21	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN54F21					UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			8.0	1 1		0.8	٧
lik .	Input clamp current			-18			-18	mA
ЮН	High-level output current			- 1			-1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

DADAMETED		TTOT COUNTY ON		SN54F21			SN74F21			
PARAMETER	TEST CONDITIONS			TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
ViK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	٧	
VOH	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		Ÿ	
	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 1 mA				2.7		1	٧	
VOL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧	
lj .	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA	
ΊΗ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ	
ΊL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA	
I <sub>OS</sub> §	V <sub>CC</sub> = 5.5 V,	VO = 0	-60		-150	-60		<b>-</b> 150	mA	
Іссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		2.8	4.3		2.8	4.3	` mA	
ICCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		4.7	7.3		4.7	7.3	mA	

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

#### SN54F21, SN74F21 DUAL 4-INPUT POSITIVE-AND GATES

SDFS006A - MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 2)

•,	•	•								
PARAMETER	FROM (INPUT)	то (ОИТРИТ)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX <sup>†</sup>				UNIT
						SN54F21		SN74F21		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
<sup>t</sup> PLH	A B C or D		1	3.2	4.7	1	5.6	1	5.3	
t <sub>PHL</sub>	A, B, C, or D Y	1.5	3.4	5.1	1.5	5.9	1.5	5.5	ns	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

#### SN54F27, SN74F27 TRIPLE 3-INPUT POSITIVE-NOR GATES

SDFS042A - MARCH 1987 - REVISED OCTOBER 1993

Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### <sup>l</sup>description


These devices contain three independent 3-input NOR gates. They perform the Boolean functions  $Y = \overline{A} \bullet \overline{B} \bullet \overline{C}$  or  $Y = \overline{A} + \overline{B} + \overline{C}$  in positive logic.

The SN54F27 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F27 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

	INPUTS	OUTPUT	
Α	В	С	Υ
Н	Х	Х	L
x	н	Х	L
×	х	Н	L
L	L	L	н


#### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

#### SN54F27...J PACKAGE SN74F27...D OR N PACKAGE (TOP VIEW)




## SN54F27...FK PACKAGE (TOP VIEW)



NC - No internal connection

#### logic diagram, each gate (positive logic)







#### SN54F27, SN74F27 TRIPLE 3-INPUT POSITIVE-NOR GATES

SDFS042A - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	
Operating free-air temperature range: SN54F27	
	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SN54F27			SN74F27			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	- 5	5.5	4.5	5	5.5	٧	
VIH	High-level input voltage	2			2			٧	
VIL	Low-level input voltage			0.8			0.8	V	
lк	Input clamp current			-18			-18	.mA	
ЮН	High-level output current			-1			- 1	mA	
lOL	Low-level output current			20			20	mA	
TA	Operating free-air temperature	-55		125	0		70	°C	

PARAMETER	TEST CONDITIONS			SN54F27			SN74F27			
PARAMETER	163	OI CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	V	
Vou	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		·v	
Vон 	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = - 1 mA				2.7				
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	V	
lγ	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA	
Iн	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μА	
I <sub>I</sub> L	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA	
los§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA	
Іссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		3.8	5.5		3.8	5.5	mA	
ICCL	V <sub>CC</sub> = 5.5 V,	See Note 2		8.4	12		8.4	12	mA	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2:  $I_{\mbox{CCL}}$  is measured with one input at 4.5 V and all others grounded.

#### SN54F27, SN74F27 TRIPLE 3-INPUT POSITIVE-NOR GATES

SDFS042A - MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	C	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25^{\circ}\text{C}$			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 Ω, $T_A$ = MIN to MAX $^{\dagger}$			
			′F27			SN54	1F27	SN74F27		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
tpLH	A P or C	A, B, or C	1.2	3.1	5	1	6	1	5.5	
tPHL	A, B, G C		1	2.1	4.5	1	5.5	1	4.5	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

SDFS043A - MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### <sup>I</sup>description


These devices contain a single 8-input NAND gate. They perform the Boolean functions  $Y = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D} \cdot \overline{E} \cdot \overline{F} \cdot \overline{G} \cdot \overline{H}$  or  $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D} + \overline{E} + \overline{F} + \overline{G} + \overline{H}$  in positive logic.

The SN54F30 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74F30 is characterized for operation from 0°C to 70°C.

**FUNCTION TABLE** 


INPUTS A-H	OUTPUT Y
All inputs H	L
One or more inputs L	н

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)




Pin numbers shown are for the D, J, and N packages.


## SN54F30...FK PACKAGE (TOP VIEW)

8Π Y

GND



NC - No internal connection





#### SN54F30, SN74F30 8-INPUT POSITIVE-NAND GATES

SDFS043A - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	
Voltage range applied to any output in the high state	
Current into any output in the low state	
Operating free-air temperature range: SN54F30	
SN74F30	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN54F30			5	UNIT		
	•	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	٧
lк	Input clamp current		,	-18			-18	mA
ЮН	High-level output current			-1		-	-1	mA
lOL	Low-level output current			20			20	·mA
TA	Operating free-air temperature	-55		125	0		70	°C

DADAMETED		OT COMPITIONS	SN54F30			80 SN74F30			UNIT
PARAMETER	15	ST CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	V
Vari	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		V
VOH	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 1 mA				2.7			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧
lj	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mΑ
lін	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
lir	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
Іссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		0.7	1.5		0.7	1.5	mA
, ICCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		2.2	4		2.2	4	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

#### SN54F30, SN74F30 8-INPUT POSITIVE-NAND GATES

SDFS043A - MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>1</sub>	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX <sup>†</sup>			
	•		′F30			SN54F30		SN74F30		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	]
<sup>t</sup> PLH	A thru H	Y	1	3.1	5	1	6	1	5.5	no
<sup>‡</sup> PHL	Auliun		1	2.6	4.5	1	6	1	5	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

#### SN54F32, SN74F32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SDFS044A - MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These devices contain four independent 2-input OR gates. They <u>perform</u> the Boolean functions Y = A + B or  $Y = \overline{A} \bullet \overline{B}$  in positive logic.

The SN54F32 is characterized for operation over the full military temperature range of −55°C to 125°C. The SN74F32 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
Н	Х	Н
X	Н	Н
L	L	L


#### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

#### SN54F32...J PACKAGE SN74F32...D OR N PACKAGE (TOP VIEW)




## SN54F32 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### logic diagram, each gate (positive logic)



#### SN54F32, SN74F32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SDFS044A - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input current range	
Voltage range applied to any output in the high state	$\dots$ -0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F32	-55°C to 125°C
SN74F32	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

	, .	SN54F32				SN74F32			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			. 2	_		٧	
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	. V	
liK	Input clamp current			-18			-18	mA	
ЮН	High-level output current			-1			- 1	mA	
lOL	Low-level output current			20			20	mA	
TΑ	Operating free-air temperature	-55		125	0		70	°C	

PARAMETER		TEST CONDITIONS		SN54F32			SN74F32			
PARAMETER	l les	SI CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2			-1.2	٧	
Vall	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		V	
VOH	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = – 1 mA				2.7				
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧	
4	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
ΙΗ	$V_{CC} = 5.5 \text{ V},$	V <sub>1</sub> = 2.7 V			20			20	μА .	
. IIL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA	
los§	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-60		-150	-60		-150	mA	
Іссн	V <sub>CC</sub> = 5.5 V,	See Note 2		6.1	9.2		6.1	9.2	mA	
<sup>I</sup> CCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		10.3	15.5		10.3	15.5	mA	

 $<sup>\</sup>ddagger$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: I<sub>CCH</sub> is measured with one input per gate at 4.5 V and all others grounded.

#### SN54F32, SN74F32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SDFS044A - MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX <sup>†</sup>				UNIT	
			′F32			SN54F32 SN74F32					
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	]	
<sup>t</sup> PLH	A or B	Υ .	2.2	3.8	5.6	2.2	7.5	2.2	6.6		
<sup>t</sup> PHL	AUID		2.2	3.6	5.3	1.7	7.5	2.2	6.3	ns	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

# SN54F38, SN74F38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SDFS013A - MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

These devices contain four independent 2-input NAND buffer gates with open-collector outputs. They perform the Boolean functions  $Y = \overline{A} \bullet \overline{B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The open-collector outputs require pullup resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher  $V_{OH}$  levels.

The SN54F38 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74F38 is characterized for operation from 0°C to 70°C.


## FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
Н	Н	L
L	X	н
Х	L	Н

#### SN54F38...J PACKAGE SN74F38...D OR N PACKAGE (TOP VIEW)


	_		i .
1A		.U <sub>14</sub>	] V <sub>CC</sub> ] 4B
1B	2	13	] 4B
1Y		12	] 4A
2A	4	11	] 4Y
2B	<b>[</b> ] 5	10	] 3B
2Y	6	9	] 3 <u>A</u>
GND	<b>[</b> ] 7	8	] 3Y

## SN54F38...FK PACKAGE (TOP VIEW)




NC - No internal connection

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

#### SN54F38, SN74F38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SDFS013A - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	
Voltage range applied to any output in the high state	
Current into any output in the low state	128 mA
Operating free-air temperature range: SN54F38	55°C to 125°C
SN74F38	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		SN54F38			9		UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
ViH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	V
liK	Input clamp current			-18			-18	mA
VOH	High-level output voltage			4.5			4.5	٧
lOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C

DADAMETED	_	TEST CONDITIONS		. SN54F38			SN74F38		
PARAMETER	1			TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	i <sub>I</sub> = –18 mA		-0.73	-1.2			-1.2	٧
	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 48 mA		0.3	0.5		0.3	0.5	٧
VOL	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 64 mA		0.3	0.5		0.3	0.5	٧
lį	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
і Ін	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
ΙιL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
ЮН	V <sub>CC</sub> = 4.5 V				250			250	μΑ
Іссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		4	7		4	7	mA
ICCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		22	30		22	30	mA

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



# SN54F38, SN74F38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS SDFS013A - MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (оитрит)	C <sub>I</sub>	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX <sup>†</sup>			
				′F38		SN54F38		SN74F38		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	Y	6.7	9.6	12.5	6.2	14	6.7	13	20
t <sub>PHL</sub>	AOID		1	2.6	5	1	6.5	1	5.5	ns 5

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



#### SN54F51, SN74F51 DUAL 2-WIDE 2-INPUT, 2-WIDE 3-INPUT AND-OR-INVERT GATES

SDFS092 - JANUARY 1989 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

These devices contain 2-wide 2-input and 2-wide 3-input AND-OR-INVERT gates. They perform the following Boolean functions:

$$1Y = \overline{(1A \bullet 1B \bullet 1C) + (1D \bullet 1E \bullet 1F)}$$

$$2Y = \overline{(2A \cdot 2B) + (2C \cdot 2D)}$$

The SN54F51 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F51 is characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLES**

GATE 1

		OUTPUT				
1A	1B	1C	1D	1E	1F	1Y
Н	Н	Н	Х	Х	Х	L
х	Х	Х	H.	Н	Н	L
	Allo	н				


GATE 2

	INP	UTS		OUTPUT
2A	2B	2C	2D	2Y
Н	Н	Х	Х	L
Х	Х	Н	H	L
All o	ther co	mbina	tions	н

#### SN54F51 ... J PACKAGE SN74F51 ... D OR N PACKAGE (TOP VIEW)

1A [	1	U	14	6	V <sub>CC</sub>
2A [	2		13		1C
2B [	3		12		1B
2C	4		11		1F
2D [	5		10		1E
2Y [	6		9		1D
GND [	7		8		1Y

## SN54F51 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

#### SN54F51, SN74F51 DUAL 2-WIDE 2-INPUT, 2-WIDE 3-INPUT AND-OR-INVERT GATES

SDFS092 - JANUARY 1989 - REVISED OCTOBER 1993


#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	$\dots$ -0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F51	
Storage temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

	_	SN54F51			SN74F51			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	٧
lıĸ	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
loL	Low-level output current	`		20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

#### SN54F51, SN74F51 DUAL 2-WIDE 2-INPUT, 2-WIDE 3-INPUT AND-OR-INVERT GATES

SDFS092 - JANUARY 1989 - REVISED OCTOBER 1993

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54F51		5	N74F51		UNIT
PANAMETER	15	SI CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = – 18 mA			-1.2			-1.2	٧
VOH	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		v
∨ОН	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 1 mA				2.7			
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.35	0.5		0.35	0.5	٧
l <sub>l</sub>	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			100			100	μΑ
۱н	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
Ι <sub>Ι</sub> L	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
Іссн	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0		1.8	3		1.8	3	mA
lccr	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		5.5	7.5		5.5	7.5	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C		V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX <sup>§</sup>				UNIT	
			′F51			SN54	IF51	SN74F51		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	Any input	Y	2	3.5	5.5	1.5	7.5	1.5	6.5	–Ins i
<sup>t</sup> PHL	Any input		1	2.5	4	1	5	1	4.5	

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

#### SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SDFS046A - MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

These devices contain two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.


The SN54F74 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F74 is characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE**


	INP	UTS		OUTPUTS			
PRE	CLR	CLK	D	Q ·	Q		
L	Н	Х	Х	Н	L		
н	L	X	Χ	L	н		
L	L	X	Х	нt	н†		
н	Η,	1	Н	н	L		
н	Н	1	L	L	н		
Н	Н	L	Х	Q <sub>0</sub>	$\overline{\mathtt{Q}}_0$		

<sup>†</sup> The output levels are not guaranteed to meet the minimum levels for V<sub>OH</sub>. Furthermore, this configuration is nonstable; that is, it will not persist when PRE or CLR returns to its inactive (high) level

#### SN54F74...J PACKAGE SN74F74...D OR N PACKAGE (TOP VIEW)



## SN54F74...FK PACKAGE (TOP VIEW)




NC - No internal connection

## SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET


SDFS046A - MARCH 1987 - REVISED OCTOBER 1993

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

#### logic diagram, each flip-flop (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	-0.5 V to 7 V
Input voltage range, V <sub>1</sub> (see Note 1)	
Input current range	
Voltage range applied to any output in the high state	
Current into any output in the low state	
Operating free-air temperature range: SN54F74	–55°C to 125°C
SN74F74	
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



#### SN54F74, SN74F74 **DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH CLEAR AND PRESET

SDFS046A - MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

		SN54F74			5	UNIT		
	•	MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL .	Low-level input voltage			0.8			0.8	٧
ΊΚ	Input clamp current	1		-18			-18	mA
loн	High-level output current			- 1			-1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

BA	RAMETER	TEO	T CONDITIONS		SN54F74			N74F74		UNIT	
PA	RAMEIER	152	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	V	
.,		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		V	
VOH		V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = - 1 mA				2.7			· V	
VOL		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	. V	
lj		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
ΊΗ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ	
1	Data, CLK	V 55V	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA	
lir.	PRE or CLR	V <sub>CC</sub> = 5.5 V,	V  = 0.5 V			- 1.8			- 1.8	I IIIA	
los‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA	
Icc		V <sub>CC</sub> = 5.5 V,	See Note 2		10.5	16		10.5	16	mA	

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54	SN54F74		F74	UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX			
fclock	ck Clock frequency			100	0	80	0	100	MHz		
	Pulse duration	CLK high, PRE or CLR low	4		. 4		4		ns		
tw	Pulse duration	CLK low	5		6		5				
	0-tti d-t	High	2		3		2				
tsu	Setup time, data before CLK↑	Low	3		4		. 3		ns		
	Setup time, inactive-state before CLK↑\$	PRE or CLR to CLK	2		3		2				
	Hold time, data after CLK↑	High	1		2		1				
th	Hold time, data after CLK	Low	1		2		1		ns		

<sup>§</sup> Inactive-state setup time is also referred to as recovery time.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: I<sub>CC</sub> is measured with D, CLK, and PRE grounded then with D, CLK, and CLR grounded.

## SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SDFS046A - MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> ≡ 500 Ω, T <sub>A</sub> = 25°C			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX†				UNIT
			MINI	′F74	MAX	SN54 MIN	MAX	SN74	F74 MAX	
			MIN	TYP	WAX	IMIIM	WAX	IVIEN	WAX	
f <sub>max</sub>			100	145		80		100		MHz
<sup>t</sup> PLH	CLK	Q or $\overline{\mathbb{Q}}$	3	4.9	6.8	3.8	8.5	3	7.8	-ins i
tphl .			3.6	5.8	8	4.4	10.5	3.6	9.2	
t <sub>PLH</sub>	PRE or CLR	Q or $\overline{\mathbb{Q}}$	2.4	4.2	6.1	3.2	8	2.4	7.1	ns
<sup>t</sup> PHL			2.7	6.6	9	3.5	11.5	2.7	10.5	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

SDFS019A - JANUARY 1989 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean functions  $Y = A \oplus B$  or  $Y = \overline{A}B + A\overline{B}$  in positive logic.


A common application is as a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.

The SN54F86 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F86 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each gate)

INP	UTS	OUTPUT				
Α	В	Y				
L	L	L				
L	Н	н				
Н	L	н				
н	н	L				

#### SN54F86...J PACKAGE SN74F86...D OR N PACKAGE (TOP VIEW)




## SN54F86...FK PACKAGE (TOP VIEW)



NC - No internal connection

#### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

## SN54F86, SN74F86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SDFS019A - JANUARY 1989 - REVISED OCTOBER 1993

#### exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

#### **EXCLUSIVE-OR**



These are five equivalent exclusive-OR symbols valid for an 'F86 gate in positive logic; negation may be shown at any two ports.

# 

The output is active (low) if all inputs stand at the same logic level (i.e., A = B).

The output is active (low) if an even number of inputs (i.e., 0 or 2) are active. The output is active (high) if an odd number of outputs (i.e., only 1 of the 2) are active.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	
Voltage range applied to any output in the high state	
Current into any output in the low state	
Operating free-air temperature range: SN54F86	55°C to 125°C
SN74F86	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		SN54F86					UNIT	
1		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
V <sub>IH</sub>	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	V
lK	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C



# SN54F86, SN74F86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SDFS019A - JANUARY 1989 - REVISED OCTOBER 1993

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS			SN54F86			SN74F86			
PARAMETER			MIN	TYPT	MAX	MIN	TYP	MAX	UNIT	
V <sub>IK</sub> .	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2			-1.2	V	
Vari	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		V	
VOH	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = – 1 mA				2.7			V	
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧	
ij	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
IH	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V			20			20	μA	
İΙL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA	
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA	
IССН	V <sub>CC</sub> = 5.5 V,	See Note 2		15	23		15	23	mA	
ICCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		18	28		18	28	mA	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C	CC = 5 \ L = 50 p L = 500 : A = 25°C	<b>F</b> , Ω,	C <sub>L</sub>	= 50 pF = 500Ω	-	V,	UNIT			
				′F86			F86	SN74F86					
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	ĺ			
t <sub>PLH</sub>	A or B	Υ .			В	3	4	5.5	3	7	3	6.5	
t <sub>PHL</sub>	(other input low)		3	4.2	5.5	2.6	8	3	6.5	ns			
<sup>t</sup> PLH	A or B	v	3.5	5.3	7	3.5	10	3.5	8				
<sup>t</sup> PHL	(other input low)	3	4.7	6.5	3	. 8	3	7.5	ns				

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 2: ICCH is measured with outputs open, and the A or B input (not both) at 4.5 V. Remaining inputs are grounded.

# SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SDFS047A - MARCH 1987 - REVISED OCTOBER 1993


Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K input meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K and trying J high. They also can perform as D-type flip-flops if J and K are tied together.

The SN54F109 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F109 is characterized for operation from 0°C to 70°C.

#### SN54F109...J PACKAGE SN74F109...D OR N PACKAGE (TOP VIEW)



# SN54F109 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **FUNCTION TABLE**


		INPUTS			OUT	PUTS
PRE	CLR	CLK	J	K	Q	Ø
L	Н	X	Х	Х	Н	L
Н	L	X	X	Х	L	н
L	L	X	Χ	х	нt	н†
н	Н	1	L	L	L	н
Н	Η,	1	Н	L	Toggle	
Н	Н	<b>↑</b>	L	н	$Q_0$	$\overline{Q}_0$
Н	Н	1	Н	Н	Н	L
μ	Н	L	×	Х	Q <sub>0</sub>	$\overline{Q}_0$

† The output levels are not guaranteed to meet the minimum levels for V<sub>OH</sub>. Furthermore, this configuration is nonstable; that is, it will not persist when PRE or CLR returns to its inactive (high) level.

# SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SDFS047A - MARCH 1987 - REVISED OCTOBER 1993

## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F109	55°C to 125°C
SN74F109	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond, those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

	·	SN54F109			SN74F109			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2	•		٧
VIL	Low-level input voltage			0.8			0.8	V
lıĸ	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
lOL	Low-level output current			. 20			20	mA
TA	Operating free-air temperature	-55		125	0		70	· °C



# SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SDFS047A - MARCH 1987 - REVISED OCTOBER 1993

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		S	SN54F109			SN74F109		
PA	HAMEIEH	IES	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	٧
V		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 1 mA	2.5	3.4		2.5	3.4		V
VOH		V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 1 mA				2.7			V
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	V
11		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
ΊΗ		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
1	J, K, CLK	V 55V	V: 05.V			- 0.6			- 0.6	A
l <sub>IL</sub>	PRE or CLR	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 1.8			- 1.8	mA
los‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
Icc		V <sub>CC</sub> = 5.5 V,	See Note 2		11.7	17		11.7	17	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54F109		SN74F109			
			′F7	74				UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	100	0	70	0	90	MHz	
	Dulas duration	CLK high, PRE or CLR low	4		4		4		ns	
t <sub>w</sub>	W Pulse duration	CLK low	5		5		5			
		High	3	,	3		3			
t <sub>su</sub>	Setup time, data before CLK↑	Low	3		3		3		ns	
	Setup time, inactive-state before CLK↑§	PRE or CLR to CLK	2		2		2			
<b>.</b> .	Lad time data after CLKT	High	1		1		1		no	
th	Hold time, data after CLK↑	Low	1		1		1		ns	

<sup>§</sup> Inactive-state setup time is also referred to as recovery time.

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>I</sub>	= 500 s \ = 25°C	= 50 pF, $C_L = 50$ = 500 $\Omega$ , $R_L = 500$		= 50 pF = 500 Ω = MIN t	; ,		UNIT
	Í		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			100	150		70		90		MHz
tPLH	0114	Q or Q	3	4.9	7	,3	9	3	8	
√ tpHL	CLK		3.6	5.8	8	3.6	10.5	3.6	9.2	ns
tPLH	PRE or CLR	Q or $\overline{Q}$	2.4	4.8	7	2.4	9	2.4	8	–l ns l
t <sub>PHL</sub>	FRE UI OLK		2.7	6.6	9	2.7	11.5	2.7	10.5	

<sup>¶</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: ICC is measured with J, K, CLK, and PRE grounded then with J, K, CLK, and CLR grounded.

# SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SDFS048A - D2932, MARCH 1987 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

#### description

The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. The SN74F112 can perform as a toggle flip-flop by tying J and K high.

The SN74F112 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### D OR N PACKAGE (TOP VIEW)

2Q 7 10 2PRE
--------------

#### **FUNCTION TABLE**


		INPUTS			OUTI	PUTS
PRE	CLR	CLK	J	K	œ	Q
L	Н	Х	Х	Х	Ι	٦
н	L	Х	X	Х	L	н
L	L	X	Х	X	нt	нt
н	Н	$\downarrow$	L	L	$Q_0$	$\overline{Q}_0$
Н	Н	$\downarrow$	Н	L	Н	L
н	Н	$\downarrow$	L	Н	L	н
н	Н	$\downarrow$	Н	Н	Toggle	
н	Н	Н	X	X	$Q_0$	$\overline{Q}_0$

† The output levels in this configuration are not guaranteed to meet the minimum levels for V<sub>OH</sub>. Furthermore, this configuration is nonstable; that is, it will not persist when either PRE or CLR returns to its inactive (high) level.

# SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET


SDFS048A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram, each flip-flop (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	
•	
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range	
Storage temperature range	

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

# **DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP** WITH CLEAR AND PRESET

SDFS048A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

- 1		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2			٧
VIL	Low-level input voltage			0.8	V
lк	Input clamp current			-18	mA
ЮН	High-level output current			- 1	mA
loL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS				TYP	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = –18 mA			-1.2	٧	
Va		$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.5	3.4		v	
VOH		$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = – 1 mA	2.7			V	
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5	V	
łį		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA	
۱н		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20	μΑ	
	J or K					- 0.6		
ΊL	PRE or CLR	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 3	mA	
	CLK		١			- 2.4	7	
los‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	mA	
lcc		V <sub>CC</sub> = 5.5 V,	See Note 2		12	19	mA	

NOTE 2: I<sub>CC</sub> is measured with all outputs open, the Q and  $\overline{Q}$  outputs alternately high and the clock input grounded at the time of measurement.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		MIN	MAX	UNIT
			MIN	MAX			
fclock	Clock frequency		0	110	0	100	MHz
A Dulas duration	Pulse duration	CLK high or low	4.5		5		
t <sub>w</sub>	Pulse duration	CLR or PRE low	4.5		5	` `	ns
	Catana tima a data bafana OLKI	High	4		5	5	
t <sub>su</sub>	Setup time, data before CLK↓	Low	3		3.5		ns
t <sub>h</sub> Hold time, data after CLK↓	Held the end of the order of the control of the con	High	0		0		
	Hold time, data aπer CLK↓	Low	0		0		ns
t <sub>su</sub>	Setup time, inactive state, data before CLK↓\$	CLR or PRE high	4		5		ns

<sup>§</sup> Inactive-state state setup time is also referred to as recovery time.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# SN74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SDFS048A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 3)

PARAMETER	R FROM TO (OUTPUT)		C R	CC = 5 V L = 50 p L = 500 9 L = 25°C	F, Ω,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω T <sub>A</sub> = MIN to	,	UNIT
,			MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			.110	130		100		MHz
<sup>t</sup> PLH	CLK	Q or Q	1.2	4.6	6.5	1.2	7.5	200
<sup>t</sup> PHL	CLK	Q or Q	1.2	4.6	6.5	1.2	7.5	ns
<sup>t</sup> PLH	PRE or CLR	Q or $\overline{\mathbb{Q}}$	1.2	4.1	6.5	1.2	7.5	ns
<sup>t</sup> PHL	FRE OI OLK	4014	1.2	4.1	6.5	1.2	7.5	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

# SN74F125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SDFS016A - D3211, JANUARY 1989 - REVISED OCTOBER 1993

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

### description

The SN74F125 features independent line drivers with 3-state outputs. Each output is disabled when the associated output enable  $(\overline{OE})$  input is high.

The SN74F125 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.


#### D OR N PACKAGE (TOP VIEW)

CC DE A Y
)

# FUNCTION TABLE (each buffer)


IŃP	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	X	Z

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)



# SN74F125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SDFS016A - D3211, JANUARY 1989 - REVISED OCTOBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	128 mÅ
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ΊΚ	Input clamp current			-18	mA
ЮН	High-level output current			- 15	mA
loL	Low-level output current			64	mA
TA	Operating free-air temperature	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			TYP‡	MAX	UNIT
V <sub>IK</sub>	$V_{CC} = 4.5 \text{ V},$	l <sub>I</sub> = –18 mA	1		-1.2	٧
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA	2.4	3.3		
VOH	VCC = 4.5 V	$I_{OH} = -15 \text{ mA}$	2	3.1		٧
	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -3 mA	2.7			
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 64 mA		0.4	0.55	٧
lį	$V_{CC} = 0$ ,	V <sub>I</sub> = 7 V			0.1	mA
ίн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
ИL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			-20	μΑ
<sup>I</sup> OZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V	l l		50	μА
lozL	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-50	μΑ
l <sub>OS</sub> §	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-100		-225	mA
Іссн	V <sub>CC</sub> = 5.5 V,	Outputs open		17	24	mA
ICCL	V <sub>CC</sub> = 5.5 V,	Outputs open		28	40	mA
Iccz	V <sub>CC</sub> = 5.5 V,	Outputs open		25	35	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>9</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (оитрит)	VC CL RL TA		F, Ω,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R <sub>L</sub> = 500 Ω T <sub>A</sub> = MIN t	; ), o MAX†	UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub>	A		1.2	3.6	6	1.2	6.5	ns
tPHL.		T	2.2	5.1	7.5	2.2	8	115
<sup>t</sup> PZH	ŌĒ	V	2.7	5.1	7.5	2.7	8.5	ns
t <sub>PZL</sub>	T OE		3.2	5.6	8	3.2	9	115
t <sub>PHZ</sub>	ŌĒ	V	1	3.1	5.	1	6	ns
<sup>t</sup> PLZ	OE .	<b>'</b>	1	3.1	5.5	1	6	1115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

# SN74F126 QUADRUPLE BUS BUFFER GATE WITH 3-STATE QUTPUTS

SDFS017A - D3212, JANUARY 1989 - REVISED OCTOBER 1993

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

#### description

The SN74F126 bus buffer features independent line drivers with 3-state outputs. Each output is disabled when the associated output enable (OE) input is low.

The SN74F126 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.


#### D OR N PACKAGE (TOP VIEW)

10E[		U	14	vcc
1A [	2		13	] V <sub>CC</sub> ] 40E
1Y[				] 4A
20E[			11	] 4Y
2A [	5		10	30E
2Y [	6		9	] 3A
GND[	7		8	] 3Y

# FUNCTION TABLE (each buffer)


	·					
INP	JTS	ОИТРИТ				
OE	Α	Y				
Н	Н	Н				
Н	L	L				
ıL.	X	Z				

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)





# SN74F126 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SDFS017A - D3212, JANUARY 1989 - REVISED OCTOBER 1993

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	128 mA
Operating free-air temperature range	
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
V <sub>C</sub> C	Supply voltage		4.5	5	5.5	>
$V_{IH}$	High-level input voltage		2			٧
VIL	Low-level input voltage				0.8	٧
lK	Input clamp current				-18	mA
ЮН	High-level output current				- 15	mA
lOL	Low-level output current	·			64	mA
TA	Operating free-air temperature		0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	ARAMETER TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2	٧
	. V 45V	I <sub>OH</sub> = -3 mA	2.4	3.3		
VOH	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 15 mA	2	3.1		V
	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 3 mA	2.7			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 64 mA		0.4	0.55	V
lj .	$V_{CC} = 0$ ,	V <sub>I</sub> = 7 V			0.1	mA
IIH	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
I <sub>IL</sub> ·	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			-20	μΑ
lozh	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50	μΑ
lozL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50	μΑ
I <sub>OS</sub> §	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-100		-225	mA
Іссн	V <sub>CC</sub> = 5.5 V,	Outputs open		20	30	mA
ICCL	V <sub>CC</sub> = 5.5 V,	Outputs open		-32	48	mA
ICCZ	V <sub>CC</sub> = 5.5 V,	Outputs open		26	39	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# **QUADRUPLE BUS BUFFER GATE** WITH 3-STATE OUTPUTS SDFS017A - D3212, JANUARY 1989 - REVISED OCTOBER 1993

# switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				;, 2,	UNIT	
		1	MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Υ	2	4	6.5	2	7	ns
tPHL	^		3	5.5	8	2.8	8.5	
<sup>t</sup> PZH	OE ·		3.8	6	7.5	3.3	8.5	ns
tPZL	OE .	Y	3.8	6	8	3.5	8.5	115
t <sub>PHZ</sub>	OE		2	4.5	6.5	2	7.5	no
<sup>t</sup> PLZ	OE .	r	3	5.5	7.5	3	8	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

SDFS051A - D2932, MARCH 1987 - REVISED OCTOBER 1993


- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### description

The 'F138 is designed to be used in high-performance memory-decoding or datarouting applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight input lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be

SN54F138 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN54F138 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74F138 is characterized for operation from 0°C to 70°C.


#### **FUNCTION TABLE**

ENA	BLE INF	PUTS	SEL	ECT INP	UTS	OUTPUTS							
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	<b>Y3</b>	Y4	Y5	Y6.	<b>Y</b> 7
Х	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	X	H	Х	Χ	X	н	Н	н	Н	H	Н	н	н
L	X	. X	χ -	Χ	Χ	н	Н	Н	H	Н	Н	н	н
Н	L	L	. L	L	L	L	Н	Н	Н	Н	Н	н	н
Н	L	L	L	L	Н	Н	L	Н	Н	Н	Н	н	н
Н	L	L	L	Н	L	н	. <b>H</b>	L	Н	Н	Н	Н	н
н	L	L	L	Н	н	Н	Н	Н	L	Н	Н	н	н
Н	L	L	Н	L	L	Н	Н	Н	Н	L	. <b>H</b>	н	н
Н	L	L	Η.	L	Н	Н	Н	H	Н	Н	L	н	н
Н -	L	L	Н	Н	L	н	Н	Н	Н	Н	Н	L	н
н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

# SN54F138, SN74F138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS


SDFS051A - D2932, MARCH 1987 - REVISED OCTOBER 1993

## logic symbols (alternatives)†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

# SN54F138, SN74F138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SDFS051A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	30 mA to 5 mA
Voltage range applied to any output in the high state	
Current into any output in the low state	40 mĀ
Operating free-air temperature range: SN54F138	55°C to 125°C
SN74F138	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		SN54F138		SN74F138			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	ONLI
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	٧
ΊΚ	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	. 0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		S	SN54F138			SN74F138		
PARAMETER	163	TEST CONDITIONS		TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	V
Vou	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		V
VOH	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 1 mA				2.7			V
VOL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧
lj	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA
ΊΗ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μА
liL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	- 0.6			- 0.6	mA
los§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
lcc	V <sub>CC</sub> = 5.5 V,	See Note 2		13	20		13	20	mA

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 2: ICC is measured with outputs enabled and open.

# SN54F138, SN74F138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SDFS051A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 3)

PARAMETER FROM (INPUT)		ТО (ОИТРИТ)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25^{\circ}\text{C}$			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX $^{\dagger}$				UNIT
	1	`	′F138		SN54	F138	SN74F138			
		·	MIN	TYP	MAX	MIN	MAX	MIN	MAX	}
t <sub>PLH</sub>	A D 200	A, B, or C	2.7	5.2	7.5	2.7	12	2.7	8.5	ns
tPHL	A, B, 01 C		3.2	5.7	8	3.2	9.5	3.2	9	] "
t <sub>PLH</sub>	G2A or G2B		2.7	5	. 7	2.7	11	2.7	8	
t <sub>PHL</sub>	G2A OF G2B	Y	2.2	4.9	7	2.2	8	2.2	7.5	ns
t <sub>PLH</sub>	G1	Υ	3.2	5.8	8	3.2	12.5	3.2	9	no
tPHL	GI	Y	2.7	5.2	7.5	2.7	8.5	2.7	8.5	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



# SN54F151B, SN74F151B 1-OF-8 DATA SELECTORS/MULTIPLEXERS

SDFS023A - D2932, MARCH 1987 - REVISED OCTOBER 1993

8-Line to 1-Line Multiplexers Can Perform as:

Boolean Function Generators Parallel-to-Serial Converters Data Source Selectors


 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These monolithic data selectors/multiplexers provide full binary decoding to select one of eight data sources. The strobe  $(\overline{G})$  input must be at a low logic level to enable the data selection/multiplexing function. A high level at the strobe terminal forces the W output high and the Y output low.

The SN54F151B is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F151B is characterized for operation from 0°C to 70°C.

#### SN54F151B . . . J PACKAGE SN74F151B . . . D OR N PACKAGE (TOP VIEW)



# SN54F151B . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **FUNCTION TABLE**


	IN	OUTPUTS			
	SELECT	•	STROBE		
С	В	Α	G	Υ	w
X	Х	Х	Н	L	Н
L	L	L	L	D0	D0
L	L	Н	L	D1	D1
L	Н	L	L	D2	D2
[ L	Н	Н	L	D3	D3
н	L.	L	L	D4	D4
Н	·L	Н	L	D5	D5
Н	H	L	L	D6	D6
Н	Н	Н	L	D7	D7

D0, D1, ... D7 = the level of the respective D input.

# SN54F151B, SN74F151B 1-OF-8 DATA SELECTORS/MULTIPLEXERS

SDFS023A - D2932, MARCH 1987 - REVISED OCTOBER 1993


## logic symbol†



 $\mbox{$^{+}$}$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

SDFS023A - D2932, MARCH 1987 - REVISED OCTOBER 1993

## logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input voltage range (see Note 1)		1.2 V to 7 V
Input current range		-30 mA to 5 mA
Voltage range applied to any output in the high	gh state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: SN5	54F151B	40 mA
	74F151B	
Operating free-air temperature range: SN5	54F151B	-55°C to 125°C
	74F151B	
Storage temperature range		-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage rating may be exceeded provided that the input current rating is observed.



# SN54F151B, SN74F151B 1-OF-8 DATA SELECTORS/MULTIPLEXERS

SDFS023A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

		SN54F151B				SN74F151B			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧	
VIH	High-level input voltage	2			2			٧	
VIL	Low-level input voltage			0.8			0.8	٧	
lik	Input clamp current			-18			-18	mA	
Іон	High-level output current			-1			- 1	mA	
loL .	Low-level output current			20			24	mA	
TA	Operating free-air temperature	-55		125	0	<del>-</del>	70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TE6	TEST CONDITIONS		N54F151	В	SI	UNIT		
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2			-1.2	٧
VOH	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		<b>&gt;</b>
VOH	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = - 1 mA				2.7			٧
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧
ΙΙ	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 7 V			0.1			0.1	mA
ЧH	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
ΙΙL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
Icc	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 4.5 V		13.5	21		13.5	21	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### switching characteristics (see Note 2)

PARAMETER	FROM TO (OUTPUT)		l		C <sub>I</sub>	CC = 5 V L = 50 pl L = 500 s L = 25°C	F, Ω,	C R	L = 50 p L = 500 9			UNIT
				′F151B		SN54F	151B	SN74F	151B			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX			
<sup>t</sup> PLH	A, B, or C	w	3.8	5.2	9	2	11.5	3.5	9.5	no		
tpHL	A, B, UI C	VV	2.9	4.3	7.5	2.6	8	2.7	7.5	ns		
t <sub>PLH</sub>	A B *** O	A, B, or C	4.5	6	10.5	4	13.5	4	12			
tPHL	A, B, or C		. 4	5.6	9	3.6	9.5	3.6	9	ns		
<sup>t</sup> PLH	Ğ	í W	3	4.1	6.1	- 3	7.5	3	7			
tPHL	G	"	2.8	3.5	6	2.5	6.5	2.5	6	ns		
<sup>t</sup> PLH	G	Υ	4.4	5.3	9.5	3.8	. 12	3.8	10.5			
tPHL	G	· •	3.5	4.5	7	3	8	3	7.5	ns		
<sup>t</sup> PLH	Data	w	2.7	3.6	6.5	1.8	7.5	2.3	7			
t <sub>PHL</sub>	(any D)	Į vv	1.2	1.9	4	1	6	1	5	ns		
t <sub>PLH</sub>	Data	Y	2.9	3.7	6.5	2.4	8.5	2.5	7.5	no		
t <sub>PHL</sub>	(any D)		3.3	4.2	7	2.1	9	2.6	7.5	ns		

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# SN54F153, SN74F153 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS

SDFS052A - D2932, MARCH 1987 - REVISED OCTOBER 1993


- Permits Multiplexing From N Lines to One Line
- Performs Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N Lines to N Lines)
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These data selectors/multiplexers contain inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate strobe  $(\overline{G})$  inputs are provided for each of the two 4-line sections.

The SN54F153 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74F153 is characterized for operation from 0°C to 70°C.

#### SN54F153...J PACKAGE SN74F153...D OR N PACKAGE (TOP VIEW)



#### SN54F153 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **FUNCTION TABLE**


		INP					
SEL	ECT		DA	TA		STROBE	OUTPUT
В	. А	C0	C1	C2	СЗ		
Х	Х	Х	Х	X	Х	Н	L
L	L	L	Χ	X	Χ	L	L
L	L	Н	Χ	Χ	Χ	L	н
L	Н	Х	L	X	X	) L	L
L	Н	Х	Н	Χ	Χ	L	н
Н	L	х	Χ	L	Χ	L	L
Н	L	х	X	Н	Χ	L	н
Н	Η.	х	Χ	Χ	Ľ	L	L
Н	Н	х	Χ	Χ	Н	L	н

Select inputs A and B are common to both sections.

# SN54F153, SN74F153 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS


SDFS052A - D2932, MARCH 1987 - REVISED OCTOBER 1993

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

# logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

# SN54F153, SN74F153 **DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS**

SDFS052A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range (see Note 1)	1.2 V to 7 V
Input current range	. −30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F153	. −55°C to 125°C
SN74F153	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### NOTE 1: The input voltage rating may be exceeded provided that the input current rating is observed.

#### recommended operating conditions

		SN54F153			S	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		,	2			V
VIL	Low-level input voltage			0.8			0.8	٧
ΙK	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
loL	Low-level output current			20			20	mA <sub>′</sub>
TA	Operating free-air temperature	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		ST CONDITIONS	`	SN54F15	3	S	N74F15	3	UNIT
PARAMETER	I ES	SI CONDITIONS	MIN	I TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2			-1.2	٧
V	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		V
Voн	$V_{CC} = 4.75 V$	I <sub>OH</sub> = – 1 mA				2.7			· V
VOL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	V
l <sub>l</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
ΊΗ	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V			20			20	μА
IΙL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	60	)	-150	-60		-150	mA
lcc	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		12	20		12	20	mA

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# SN54F153, SN74F153 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS

SDFS052A - D2932, MARCH 1987 - REVISED OCTOBER 1993

# switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>i</sub>	CC = 5 V L = 50 p L = 500 s A = 25°C	F, Ω,	C R T	L = 50 pl L = 500 s L = MIN	ે, to MAX†		UNIT					
			MIN	′F153	MAX	SN54	F153 MAX	SN74	F153 MAX						
tout	A or B		3.7	7.7	10.5	3.7	14	3.7	12	<u> </u>					
tPLH		В Ү					14			ns					
<sup>t</sup> PHL				2.7	6.6	9	2.7	11	2.7	10.5					
tPLH	G	Υ	3.7	6.7	9	3.7	11.5	3.7	10.5	ns					
<sup>t</sup> PHL	G .	ľ	2.2	5.3	7	1.7	9	1.7	8	115					
<sup>t</sup> PLH	С		V	V	V			2.2	4.9	7	1.7	9	2.2	8	ns
tPHL	C Y	2.2	4.7	6.5	1.7	8	1.7	7.5	115						

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

# SN54F157A, SN74F157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SDFS053A - MARCH 1987 - REVISED OCTOBER 1993

- Buffered Inputs and Outputs
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### description


The 'F157A is a quadruple 2-input data selector/multiplexer featuring a common strobe  $(\overline{G})$  input. When the strobe is high, all outputs are low. When the strobe is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. The 'F157A provides true data.

The SN54F157A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F157A is characterized for operation from 0°C to 70°C.


#### **FUNCTION TABLE**

	INPL	JTS		OUTPUT
G	A/B	Α	В	Y
Н	Х	Х	Х	L
L	L	L	X	L
L	L	Н	X	н .
L	Н	Х	L	L
L	Н	X	Н	Н

#### SN54F157A . . . J PACKAGE SN74F157A . . . D OR N PACKAGE (TOP VIEW)



# SN54F157A . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

# SN54F157A, SN74F157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SDFS053A - MARCH 1987 - REVISED OCTOBER 1993


### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

## logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range (see Note 1)	1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F157A	-55°C to 125°C
SN74F157A	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SI	N54F157	Α ,	SI	SN74F157A		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
V <sub>IH</sub>	High-level input voltage	2			2			٧
V <sub>IL</sub>	Low-level input voltage		-	0.8			0.8	V
lıĸ	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 1: The input voltage rating may be exceeded provided that the input current rating is observed.

# SN54F157A, SN74F157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SDFS053A - MARCH 1987 - REVISED OCTOBER 1993

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		ST CONDITIONS	SI	N54F157	A	SI	N74F157	A	UNIT
PARAMETER	153	SI CONDITIONS	MIN	TYPT	MAX	MIN	TYP	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>j</sub> = – 18 mA			-1.2			-1.2	V
V	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		٧.
VOH	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = – 1 mA				2.7			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	V
lj	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
hH.	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
IIL	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
lcc	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		15	23		15.5	23	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (оитрит)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX\$ SN54F157A SN74F157A				UNIT
			MIN	F157A TYP	MAX	SN54F MIN	MAX	SN/4F MIN	MAX	1
tPLH	Ā/B	Y	3.2	6.6	10	3.2	12	3.2	11	ns
t <sub>PHL</sub>			2.2	4.6	7	2.2	9	2.2	8	
tPLH	G	Υ	4.2	6.6	9.5	4.2	13	4.2	11	ns
<sup>t</sup> PHL			1.7	4.1	6.5	1.7	7.5	1.7	7	
t <sub>PLH</sub>	A or B	Y	1.7	4.1	6	1.7	7.5	1.7	6.5	–l ns l
t <sub>PHL</sub>			1.7	3.6	5.5	1	7.5	1.2	7	

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# SN54F158A, SN74F158A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SDFS054A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Buffered Inputs and Outputs
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


The 'F158A is a quadruple 2-input data selector/multiplexer featuring a direct strobe  $(\overline{G})$  input. When the strobe is high, all outputs are high. When the strobe is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. The 'F158A provides inverted data.

The SN54F158A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F158A is characterized for operation from 0°C to 70°C.


#### **FUNCTION TABLE**

	INPL		OUTPUT	
G	A/B	A	В	Υ
Н	Χ.	Х	Х	H
L	L	L	Х	Н
L	L	Н	x	L
L	Н	Х	L	н
L	Н	Χ	н	L

#### SN54F158A . . . J PACKAGE SN74F158A . . . D OR N PACKAGE (TOP VIEW)



#### SN54F158A . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

### SN54F158A, SN74F158A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SDFS054A - D2932, MARCH 1987 - REVISED OCTOBER 1993


### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range (see Note 1)	–1.2 V to 7 V
Input current range	–30 mA to 5 mA
Voltage range applied to any output in the high st	tate0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mÅ
Operating free-air temperature range: SN54F158	3A –55°C to 125°C
SN74F158	3A 0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage rating may be exceeded provided that the input current rating is observed.

# SN54F158A, SN74F158A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SDFS054A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### recommended operating conditions

		SI	N54F158	Α	SI	174F158	A	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	ONL
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	V
ΙΚ	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		S	SN54F158A			SN74F158A			
PARAMETER	les	EST CONDITIONS		TYPT	MAX	MIN	TYP	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2			-1.2	٧	
Voн	$V_{CC} = 4.5 \text{ V},$	. I <sub>OH</sub> = − 1 mA	2.5	3.4		2.5	3.4		V	
<b>УОН</b>	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 1 mA				2.7			<b>V</b>	
VOL	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧	
ΙĮ	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA	
ΊΗ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μА	
Ι <sub>Ι</sub> Γ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA	
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA	
lcc	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		10	15		10	15	mA	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### switching characteristics (see Note 2)

PARAMÉTER	FROM (INPUT)	TO (OUTPUT)	C <sub>I</sub>	CC = 5 V L = 50 p L = 500 ! L = 25°C	F, Ω,	C	L = 50 p L = 500			UNIT
	4	(====,		F158A		SN54F	158A	SN74F	158A	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	Ā/B	Y	2.2	5.1	8.5	2.2	10.5	2.2	9.5	200
tpHL	A/B	A/B T	1.7	4.1	6.5	1.7	8	1.7	7	ns
<sup>t</sup> PLH	G	· V	1.7	4.1	6	1.7	8	1.7	7	no
t <sub>PHL</sub>	G	Y .	1.2	3.6	6	1.2	7	1.2	6.5	ns
<sup>t</sup> PLH	tPLH A or B Y	Y	1.7	3.6	5.9	1.7	8.5	1.7	7	ns
t <sub>PHL</sub>	χ οι Β	, , , , , , , , , , , , , , , , , , ,	1	2.1	4	1	5	1	4.5	2

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

### SN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER

D OR N PACKAGE

SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Internal Look-Ahead Circuitry for Fast Counting
- Carry Output for N-Bit Cascading
- Fully Synchronous Operation for Counting
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

#### description

This synchronous, presettable, 4-bit binary counter features an internal carry look-ahead circuitry for application in high-speed counting designs. Synchronous operation is provided by

(TOP VIEW) 16 VCC CLR [ CLK [ 15 RCO  $A \square$ 14 🛛 Q<sub>A</sub> 13 🛛 Q<sub>B</sub> вΓ сI 12 Q<sub>C</sub> 11 🛮 Q<sub>D</sub> оΠ 10 ENT ENP II 7 GND [ 9 LOAD

having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple-clock) counters; however, counting spikes may occur on the ripple-carry (RCO) output. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

This counter is fully programmable; that is, it may be preset to any number between 0 and 15. As presetting is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

The clear function for the SN74F161A is asynchronous and a low level at the clear (CLR) input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable (ENP, ENT) inputs and a ripple-carry (RCO) output. Both ENP and ENT must be high to count, and ENT if fed forward to enable RCO. RCO thus enabled will produce a high-level pulse while the count is 15 (HHHH). The high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed regardless of the level of the clock input.


The SN74F161A features a fully independent clock circuit. Changes at control inputs (ENP, ENT, or  $\overline{\text{LOAD}}$ ) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.

The SN74F161A is characterized for operation from 0°C to 70°C.

# SN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER


SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# state diagram




# logic diagram (positive logic)




### SN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER

SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### logic symbol, each flip-flop



# logic diagram, each flip-flop (positive logic)




SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two
- 4. Inhibit



### SN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER

SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	
Operating free-air temperature range	0°C to 70°C
	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	٧
VιΗ	High-level input voltage	2			٧
VIL	Low-level input voltage			0.8	٧
lik	Input clamp current			-18	mA
ЮН	High-level output current			-1	mA
lOL	Low-level output current	1		20	mA
TA	Operating free-air temperature	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TE	EST CONDITIONS	MIN	TYP‡	MAX	UNIT
٧iK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2	٧
V		$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -1 \text{ mA}$					V
VOH		$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = – 1 mA	2.7			
VOL		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5	٧
η,		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mĄ
ΊΗ		$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V			20	μΑ
	ENP, CLK, A, B, C, D					- 0.6	
Ι <sub>Ι</sub> L	ENT, LOAD	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 1.2	mA
	CLR					- 0.6	
los§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	mA
Icc		V <sub>CC</sub> = 5.5 V			37	55	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

### SN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER

SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V <sub>CC</sub> =		MIN	MAX	UNIT	
				MIN	MAX				
fclock	Clock frequency			0	100	0	90	MHz	
		CLK high or low (loading)		5		5			
١.	TA = 25°C   MIN   MAX	CLK (counting)	High	4		4		20	
l w		7		ns					
		CLR low		5		5			
teu		Data before CLK↑	High or low	5		5			
		LOAD before OLIC	High	11		11.5	-		
t <sub>su</sub>	Setup time	LOAD before CLK	Low	8.5		9.5		ns	
1		END and ENT before CLKT	High	11		11.5			
		ENP and ENT before CERT	Low	5		5			
		Data after CLK↑	High or low	2		2			
	Liald time	1000 - Mary 01 KA	High	2		2			
<sup>t</sup> h	noid lime	LOAD after CLK	Low	0		0		ns	
		ENP and ENT after CLK↑	High or low	0		0			
t <sub>su</sub>	Inactive-state setup time, CL	R high before CLK↑†		6		6		ns	

<sup>†</sup> Inactive-state state setup time is also referred to as recovery time.

### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>I</sub>	CC = 5 V = 50 pl = 500 s = 25°C	F, Ω,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R <sub>L</sub> = 500 Ω T <sub>A</sub> = MIN t	<del>,</del> 2,	UNIT
			MIN	TYP	MAX	MIN	MAX	
fmax			100	120	2	90		MHz
tPLH	OLK (LOAD birt)	A O	2.7	5.1	7.5	2.7	8.5	ns
<sup>†</sup> PHL	CLK (LOAD high)	Any Q	2.7	7.1	10	2.7	11	HS
tPLH	CLK (LOAD low)	A=0	3.2	5.6	8.5	3.2	9.5	no
t <sub>PHL</sub>	CLK (LOAD low)	Any Q	3.2	5.6	8.5	3.2	9.5	ns
tPLH	CLK	DOO	4.2	9.6	14	4.2	15	ns
<sup>t</sup> PHL .	OLK	RCO	4.2	9.6	14	4.2	15	115
t <sub>PLH</sub>	FNIT	POO	1.7	4.1	7.5	1.7	8.5	no
t <sub>PHL</sub>	ENT	RCO	1.7	4.1	7.5	1.7	8.5	ns
	01.5	Any Q	4.7	8.6	12	4.7	13	
<sup>t</sup> PHL	CLR	RCO	3.7	7.6	10.5	3.7	11.5	ns

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

### SN74F163A SYNCHRONOUS 4-BIT BINARY COUNTER


SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

- Internal Look-Ahead Circuitry for Fast Counting
- Carry Output for N-Bit Cascading
- Fully Synchronous Operation for Counting
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

#### description

This synchronous, presettable, 4-bit binary counter features an internal carry look-ahead circuitry for application in high-speed counting designs. Synchronous operation is provided by

D OR N PACKAGE (TOP VIEW)



having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple-clock) counters; however, counting spikes may occur on the ripple carry (RCO) output. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

This counter is fully programmable; that is, it may be preset to any number between 0 and 15. As presetting is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

The clear function for the SN74F163A is synchronous and a low level at the clear ( $\overline{\text{CLR}}$ ) input sets all four of the flip-flop outputs low after the next low-to-high transition of the clock regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to the clear input to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable (ENP, ENT) inputs and a ripple-carry (RCO) output. Both ENP and ENT must be high to count, and ENT if fed forward to enable RCO. RCO thus enabled will produce a high-level pulse while the count is 15 (HHHH). The high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed regardless of the level of the clock input.


The SN74F163A features a fully independent clock circuit. Changes at control inputs (ENP, ENT, or  $\overline{\text{LOAD}}$ ) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.

The SN74F163A is characterized for operation from 0°C to 70°C.

### SN74F163A SYNCHRONOUS 4-BIT BINARY COUNTER


SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### state diagram



SDFS088 - MARCH 1987 - REVISED OCTOBER 1993


# logic diagram (positive logic)




# SN74F163A SYNCHRONOUS 4-BIT BINARY COUNTER

SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

### logic symbol, each flip-flop



# logic diagram, each flip-flop (positive logic)




SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

### typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two
- 4. Inhibit



### SN74F163A SYNCHRONOUS 4-BIT BINARY COUNTER

SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	
Voltage range applied to any output in the high state	
Current into any output in the low state	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			٧
V <sub>IL</sub>	Low-level input voltage			8.0	٧
lк	Input clamp current			-18	mA
ЮН	High-level output current			-1	mA
lOL	Low-level output current			20	mA
TA	Operating free-air temperature	. 0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	. TE	TEST CONDITIONS			MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$ $I_{I} = -18 \text{ mA}$				-1.2	٧	
VOH		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		V	
		V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 1 mA	2.7			٧	
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5	٧	
l <sub>l</sub>		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA	
ΙΗ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ	
	ENP, CLK, A, B, C, D .					- 0.6		
ΊL	ENT, LOAD	V <sub>CC</sub> = 5.5 V,	$V_{ } = 0.5 V$			- 1.2	mA	
	CLR					- 1.2		
los§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	mA	
Icc		V <sub>CC</sub> = 5.5 V			37	55	mA	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>9</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# SYNCHRONOUS 4-BIT BINARY COUNTER

SDFS088 - MARCH 1987 - REVISED OCTOBER 1993

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V <sub>CC</sub> =		MIN	MAX	UNIT	
				MIN	MAX				
fclock	Clock frequency			0	100	0	90	MHz	
		CLK high or low (loading)		5		5			
t <sub>w</sub>	Pulse duration	CLK (counting)	High	4		4		ns	
		CER (counting)	Low	6		7			
	Setup time	Data before CLK↑	High or low	5		5			
		LOAD and CLR before CLK↑	High	11		11.5			
t <sub>su</sub>		LOAD and CLR before CLR	Low	8.5		9.5		ns	
		ENP and ENT before CLK↑	High	11		11.5			
		ENF and ENT before CLRT	Low	5		5			
		Data after CLK↑	High or low	2		2			
•.	Hold time	104B 101B - # 014C	High	2		2			
<sup>t</sup> h	noid time	LOAD and CLR after CLK↑	Low	0		0		ns	
		ENP and ENT after CLK↑	ENP and ENT after CLK↑ High or low			0			

### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (оитрит)	C <sub>i</sub>	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25^{\circ}\text{C}$			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX†		
			MIN	TYP	MAX	MIN	MAX		
<sup>f</sup> max			100	120		90		MHz	
<sup>t</sup> PLH	OLIK (TOAD birb)	A O	2.7	5.1	7.5	2.7	8.5	ns	
<sup>t</sup> PHL	CLK (LOAD high)	Any Q	2.7	7.1	10	2.7	11		
<sup>t</sup> PLH	CLK (LOAD low)	IK (TOAD I)	3.2	5.6	8.5	3.2	9.5	ns	
<sup>t</sup> PHL	CLK (LOAD low)	Any Q	3.2	5.6	8.5	3.2	9.5	lis	
t <sub>PLH</sub>	CLK	BOO	4.2	9.6	14	4.2	15	no	
<sup>t</sup> PHL	CLK	RCO	4.2	9.6	14	4.2	15	ns	
t <sub>PLH</sub>	ENT	RCO	1.7	4.1	7.5	1.7	8.5		
<sup>t</sup> PHL	LINI	l nco	1.7	4.1	7.5	1.7	8.5	ns	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and waveforms are shown in Section 1.

SDFS032A - D3213, JANUARY 1989 - REVISED OCTOBER 1993

- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


#### description

The 'F166A parallel-in or serial-in, serial-out registers feature gated clock (CLK INH and CLK) inputs and an overriding clear (CLR) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD) input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited.


Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive OR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free-running, and the register can be stopped on command with the other clock input. The clock inhibit input should be changed to the high level only when the clock input is high. The direct clear (CLR) overrides all other inputs, including the clock, and resets all flip-flops to zero.

The SN54F166A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F166A is characterized for operation from 0°C to 70°C.

#### SN54F166A . . . J PACKAGE SN74F166A . . . D OR N PACKAGE (TOP VIEW)



# SN54F166A ... FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **FUNCTION TABLE**


		INP	INTE	RNAL	ОИТРИТ			
CLR	SH/LD	CLK INH	CLR	SER	PARALLEL	OUT	PUTS	QH
C.	SH/LD	CLKINH	CLN	SER	A H	QA	QB	□ ≪H
L	Х	X	Х	Х	х	L	L	L
Н	Х	L	L	Χ	×	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>H0</sub>
Н	L	L `	$\uparrow$	Χ	ah	а	b	h
Н	Н	L	$\uparrow$	Н	x	Н	$Q_{An}$	QGn
н	Н	L	1	L	х	L	$Q_{An}$	QGn
н	Х	н†	$\uparrow$	Χ	x	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>H0</sub>

† The CLK INH input was taken to the high level in a prior configuration when CLK was high.




SDFS032A - D3213, JANUARY 1989 - REVISED OCTOBER 1993

# logic symbol†




 $<sup>\ ^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



SDFS032A - D3213, JANUARY 1989 - REVISED OCTOBER 1993

### typical clear, shift, load, inhibit, and shift operations



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	– 1.2 V to 7 V
Input current range	
Voltage applied to any output in the high state, VO	
Current into any output in the low state, IO	
Operating free-air temperature range: SN54F166A	– 55°C to 125°C
SN74F166A	0°C to 70°C
Storage temperature range	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SI	SN54F166A			SN74F166A		
	` .	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vсс	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	٧
lικ	Input clamp current			- 18			- 18	mA
ЮН	High-level output current			-1	*		-1	mA .
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	- 55		125	0		70	°C



NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

SDFS032A - D3213, JANUARY 1989 - REVISED OCTOBER 1993

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SI	N54F166	Α	SI	174F166	A	UNIT
PARAMETER		TEST CONDITIONS			TYPT	MAX	MIN	TYP	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = – 18 mA		,		- 1.2			- 1.2	V
V	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA		2.5	3.4		2.5	3.4		V
VOH	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = - 1 mA					2.7			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA			0.35	0.5		0.35	0.5	٧
lı ·	$V_{CC} = 0$ ,	V <sub>I</sub> = 7 V				0.1			0.1	mA
lu.	V	V- 07V	Control inputs			40			40	
lн	vCC = 5.5 v,	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 2.7 \text{ V}$	Others			20			20	μΑ
1	V	V <sub>I</sub> = 0.5 V	Control inputs			-40			-40	4
lir I	$V_{CC} = 5.5 V$ ,	VI = 0.5 V	Others			-20			-20	μΑ
los <sup>‡</sup>	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 0		- 60		- 150	- 60		- 150	mA
lcc	V <sub>CC</sub> = 5.5 V				43	70		43	70	mA

### timing characteristics

				V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C 'F166A		V <sub>CC</sub> = 4.5 V to 5.5 V, T <sub>A</sub> = MIN to MAX§				
			′F16			SN54F166A		166A	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	135			0	110	MHz	
		CLR low	4		4		4			
t <sub>w</sub>	Pulse duration	CLK high	4		4		4		ns	
		CLK low	4		4		4			
		SH/LD high	2.5		2.5		2.5			
		SER	3.5		3.5		3.5			
tsu	Setup time before CLK↑	CLK INH low	2.5		2.5		2.5		ns	
		AH	4		- 4		4			
		CLR high	2.5		2.5		2.5			
		SH/LD high	1		. 1		1			
_	Hold time after CLK↑	SER	1.5		1.5		1.5			
th	Hold time after OLK	CLK INH low	1.5		1.5		1.5		ns	
		AH	1		1		1			

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SDFS032A - D3213, JANUARY 1989 - REVISED OCTOBER 1993

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (О <b>U</b> ТРUТ)	CL RL T <sub>A</sub>	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 Ω, $T_A$ = MIN to MAX†			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax			135	. 175				110		MHz
<sup>t</sup> PHL	CLR	QH	4.8	- 6	7.1	4.2	13.4	4.4	8.3	ns
<sup>t</sup> PLH	CLK	0	4.6	5.9	7.1	4	9.4	4.2	8.2	no
<sup>†</sup> PHL	] CLK	QH	4.6	5.8	6.9	3.9	9.4	4.1	8	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> Load circuits and waveforms are shown in Section 1.

# SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER

SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993

<ul> <li>Fully Synchronous Operation for Counting and Programming</li> </ul>	D OR N PACKAGE (TOP VIEW)					
<ul> <li>Internal Look-Ahead Circuitry for Fast Counting</li> </ul>	U/D 1 16 V <sub>CC</sub> CLK 2 15 RCO					
Carry Output for N-Bit Cascading	CLK [ 2 15   RCO A [ 3 14 ] Q₄					
Fully Independent Clock Circuit	B 1 4 13 QB					
Package Options Include Plastic	C 🛮 5 12 🗓 QC					
Small-Outline Packages and Standard	D 🛛 6 11 🗍 Q <sub>D</sub>					
Plastic 300-mil DIPs	ENP [ 7 10 ] ENT					
	GND [] 8 9 ] LOAD					

#### description

This synchronous, presettable, 4-bit up/down decade counter features an internal carry look-ahead circuitry for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

This counter is fully programmable; that is, it may be preset to any number between 0 and its maximum count. The load-input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous application without additional gating. Instrumental in accomplishing this function are two count-enable ( $\overline{ENP}$ ,  $\overline{ENT}$ ) inputs and a ripple-carry ( $\overline{RCO}$ ) output. Both  $\overline{ENP}$  and  $\overline{ENT}$  must be low to count. The direction of the count is determined by the level of the up/down ( $\overline{U/D}$ ) input. When  $\overline{U/D}$  is high, the counter counts up; when low, it counts down. Input  $\overline{ENT}$  is fed forward to enable the  $\overline{RCO}$ .  $\overline{RCO}$  thus enabled will produce a low-level pulse while the count is zero (all inputs low) counting down or maximum (9 or 15) counting up. This low-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at  $\overline{ENP}$  or  $\overline{ENT}$  are allowed regardless of the level of the clock input. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.


The SN74F168 features a fully independent clock circuit. Changes at control inputs (ENP, ENT, LOAD or U/D) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.

The SN74F168 is characterized for operation from 0°C to 70°C.

### SN74F168 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER

SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993


### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993


# logic diagram (positive logic)




### SN74F168 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER

SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### logic symbol, each flip-flop



# logic diagram, each flip-flop (positive logic)



FUNCTION TABLE (each flip-flop)


COUN		FL	IP-FLO	OUTPUTS			
LOAD	CLK	LOAD	TE	CLK	DATA	Q	Q
-L	<b>1</b>	Н	L	<b>\</b>	Н	Н	L
L	<b>↑</b>	Н	L	$\downarrow$	L	L	н
Н	1	L	Н	$\downarrow$	Х	$\overline{Q}_0$	$Q_0$
Н	1	L	L	1	х	$Q_0$	$\overline{Q}_0$

SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven



### SN74F168 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER

SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	–30 mA to 5 mA
Voltage range applied to any output in the high state	–0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
٧ <sub>IL</sub>	Low-level input voltage			0.8	٧
lιΚ	Input clamp current			-18	mA
ЮН	High-level output current			-1	mA
loL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	Т.	EST CONDITIONS	MIN	TYP‡	MAX	UNIT
VIK	(	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2	٧
V		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 1 mA	2.5	3.4		٧
Vo	Н	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 1 mA	2.7			
Vo	L	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5	V
lį		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA
· liH		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
1	ENT	V = 55V	V 05V			- 1.2	A
lıL	All others	V <sub>CC</sub> = 5.5 V,	$V_{I} = 0.5 \text{ V}$			~0.6	mA
los	ş§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	mA
lcc	) .	V <sub>CC</sub> = 5.5 V,	See Note 2		38	52	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>9</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with B and ENT inputs high and all other inputs low.

# SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER

SDFS057A - D2932, MARCH 1987 - REVISED OCTOBER 1993

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V <sub>CC</sub> :		MIN	МАХ	UNIT	
				MIN	MAX				
fclock	Clock frequency			0	100	0	90	MHz	
t <sub>W</sub>	Pulse duration	CLK high or low		5		5.5		ns	
	Setup time	Data before CLK↑	High or low	4		4.5		ns	
		LOAD before CLK↑	High or low	8		9			
t <sub>su</sub>		ENP and ENT before CLK↑	High or low	5		6			
		11/5 to 1 = 01/14	High	11		12.5			
		U/D̄ before CLK↑	Low	16.5		18			
	Hold time	Data after CLK↑	High or low	3		3.5			
th		LOAD after CLK↑	High or low	0		0			
		ENP and ENT after CLK↑	High or low	0		0		ns	
		U/D after CLK↑	High or low	0		0			

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> = 50 pF, C <sub>L</sub> = 5 R <sub>L</sub> = 500 Ω, R <sub>L</sub> = 5		V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pl R <sub>L</sub> = 500 Ω T <sub>A</sub> = MIN t	F, ,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
fmax			100	115		90		MHz
<sup>t</sup> PLH	01.14		2.2	6.1	8.5	2.2	9.5	ns
tPHL .	CLK	Q	3.2	8.6	11.5	3.2	13	
<sup>t</sup> PLH	CLK	RCO	4.7	11.6	15.5	4.7	17	ns
<sup>t</sup> PHL		, RCO	3.2	8.1	11	3.2	12.5	115
<sup>t</sup> PLH	ENT	RCO	1.7	4.1	6	1.7	7	no
<sup>t</sup> PHL	ENI	ACO	1.7	5.6	8	1.7	9	ns
<sup>t</sup> PLH	U/D	RCO	2.7	8.1	11	2.7	12.5	ns
<sup>t</sup> PHL		l nco	3.2	12.1	16	3.2	17.5	l iis

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

### SN74F169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER

SDFS089 - MARCH 1987 - REVISED OCTOBER 1993

<ul> <li>Fully Synchronous Operation for Counting and Programming</li> </ul>	D OR N PACKAGE (TOP VIEW)		
<ul> <li>Internal Look-Ahead Circuitry for Fast Counting</li> </ul>	U/\overline{D} \big  1	16 V <sub>CC</sub>	
Carry Output for N-Bit Cascading	CLK U 2 A II 3	15	
Fully Independent Clock Circuit	В 🛚 4	13 Q <sub>B</sub>	
Package Options Include Plastic	C <b>[</b> ] 5	12 Q <sub>C</sub>	
Small-Outline Packages and Standard	D 🗓 6	11 🛛 Q <sub>D</sub>	
Plastic 300-mil DIPs	ENP 🛛 7	10 ENT	
	GND 🛚 8	9 DOAD	

#### description

This synchronous, presettable, 4-bit up/down binary counter features an internal carry look-ahead circuitry for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

This counter is fully programmable; that is, it may be preset to any number between 0 and its maximum count. The load-input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous application without additional gating. Instrumental in accomplishing this function are two count-enable ( $\overline{ENP}$ ,  $\overline{ENT}$ ) inputs and a ripple-carry ( $\overline{RCO}$ ) output. Both  $\overline{ENP}$  and  $\overline{ENT}$  must be low to count. The direction of the count is determined by the level of the up/down ( $U/\overline{D}$ ) input. When  $U/\overline{D}$  is high, the counter counts up; when low, it counts down. Input  $\overline{ENT}$  is fed forward to enable the  $\overline{RCO}$ .  $\overline{RCO}$  thus enabled will produce a low-level pulse while the count is zero (all inputs low) counting down or maximum (9 or 15) counting up. This low-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at  $\overline{ENP}$  or  $\overline{ENT}$  are allowed regardless of the level of the clock input. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.

The SN74F169 features a fully independent clock circuit. Changes at control inputs (ENP, ENT, LOAD or U/D) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.


The SN74F169 is characterized for operation from 0°C to 70°C.



## SN74F169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER


SDFS089 - MARCH 1987 - REVISED OCTOBER 1993

## logic symbol†



 $<sup>\</sup>ensuremath{^{\dagger}}$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


## logic diagram (positive logic)




## SN74F169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER

SDFS089 - MARCH 1987 - REVISED OCTOBER 1993

### logic symbol, each flip-flop



## logic diagram, each flip-flop (positive logic)




FUNCTION TABLE (each flip-flop)

COUNTER INPUTS		FL	IP-FLO	OUTPUTS			
LOAD	ÇLK	LOAD	TE	CLK	DATA	Q	Q
L	1	Н	L	$\downarrow$	Н	Н	٦
L	<b>↑</b>	н	L	$\downarrow$	L	L	• н
Н.	1	L	Н	$\downarrow$	Х	. Q <sub>0</sub>	$Q_0$
Н	1	L	L	1	Х	$Q_0$	` Q <sub>0</sub>

#### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen



## SN74F169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER

SDFS089 - MARCH 1987 - REVISED OCTOBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2			. V
VIL	Low-level input voltage			0.8	V
lik ·	Input clamp current			-18	mA
ЮН	High-level output current			.– 1	mA
lOL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	ô

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP‡	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>j</sub> = –18 mA			-1.2	V
Vall		$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.5	3.4		V
VOH		$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = - 1, mA	2.7			<b>V</b>
VOL		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5	٧
l <sub>l</sub>	,	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA
Ιн		$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V			20	μΑ
1	ENT	V00 - 5 5 V	V <sub>I</sub> = 0.5 V			- 1.2	mA
lıL.	All others	V <sub>CC</sub> = 5.5 V,	V  = 0.5 V			- 0.6	IIIA
los§		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-60		-150	mA
Icc		$V_{CC} = 5.5 \text{ V},$	See Note 2		38	52	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with B and ENT inputs high and all other inputs low.

## SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER

SDFS089 - MARCH 1987 - REVISED OCTOBER 1993

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				VCC =		MIN	MAX	UNIT	
			•	MIN	MAX				
fclock	Clock frequency			0	100	0	90	MHz	
t <sub>w</sub>	Pulse duration	CLK high or low		5		5.5		ns	
		Data before CLK↑	High or low	4		4.5			
	Setup time	LOAD before CLK↑	High or low	8		9			
t <sub>su</sub>		ENP and ENT before CLK↑	High or low	5		6		ns	
		U/D before CLK↑	High	11		12.5			
	•	U/D before CLK1	Low	0 5 4 8 5 11 7 3 0		8			
		Data after CLK↑	High or low	3		3.5			
١	Hold time	LOAD after CLK↑	High or low	0		0			
<sup>t</sup> h	Hold liftle	ENP and ENT after CLK↑	High or low	0		0		ns	
		U/D after CLK↑	High or low	0		0		L	

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	то (оитрит)	C <sub>I</sub> R <sub>I</sub>	CC = 5 V L = 50 pl L = 500 9 A = 25°C	F, Ω,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω T <sub>A</sub> = MIN t	2,	UNIT
			MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			100	115		90		MHz
t <sub>PLH</sub>	CLK	0	2.2	6.1	8.5	2.2	9.5	ns
t <sub>PHL</sub>		Q	3.2	8.6	11.5	3.2	13	110
<sup>t</sup> PLH	CLK	RCO	4.7	11.6	15.5	4.7	17	ns
t <sub>PHL</sub>	CLK	HCO HCO	3.2	8.1	11	3.2	12.5	110
<sup>t</sup> PLH	ENT	RCO	1.7	4.1	6	1.7	7	ns
<sup>t</sup> PHL	EINI	nc0	1.7	5.6	8	1.7	9	110
tPLH	U/D̄	RCO	2.7	8.1	11	2.7	12.5	ns
<sup>t</sup> PHL		nco	3.2	7.6	10.5	3.2	12	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

SDFS029B - D2932, MARCH 1987 - REVISED OCTOBER 1993

9 T CLK

GND [

• Contains Six Flip-Flops With Single-Rail D OR N PACKAGE (TOP VIEW) **Outputs**  Buffered Clock and Direct Clear Inputs 16 V<sub>CC</sub> CLR [ **Applications Include:** 15 6Q 1Q [ 2 **Buffer/Storage Registers** 1D [ 3 14 1 6D **Shift Registers** 2D [ 13 5D **Pattern Generators** 2Q ¶ 5 12 1 5Q • Fully Buffered Outputs for Maximum 3D [ 11 4D 6 **Isolation From External Disturbances** 3Q 🛮 7 10 4Q

#### description

Package Options Include Plastic

Plastic 300-mil DIPs

Small-Outline Packages and Standard


This monolithic, positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a direct clear ( $\overline{\text{CLR}}$ ) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN74F174A is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)


	INPUTS		OUTPUT
CLR	CLK	D	Q
Н	L	Х	Q <sub>0</sub>
н	↑ · ·	Н	Н
Н	1	L	L
L	X	X	L

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	–30 mA to 5 mA
Voltage applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mÅ
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2			٧
VIL	Low-level input voltage			0.8	٧
İIK	Input clamp current			-18	mA
ЮН	High-level output current			-1	mA
lOL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C



NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COI	NDITIONS	MIN	TYP	MAX	UNIT
٧ıĸ	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = – 18 mA			- 1.2	٧
Van	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -1$		2.5	3.4		V
<sup>V</sup> ОН .	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = - 1 mA	2.7			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5	٧
lj	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mΑ
liн	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20	μΑ
I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6	mA
los <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	- 60		- 150	mA
ССН	V <sub>CC</sub> = 5.5 V,	See Note 2		30	45	mA
ICCL	V <sub>CC</sub> = 5.5 V,	See Note 3		39	55	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### timing requirements

			V <sub>CC</sub> =	= 5 V, 25°C	V <sub>CC</sub> = 4.5 V to 5.5 V, T <sub>A</sub> = MIN to MAX§		UNIT
	·		MIN MAX MIN MAX				
fclock	Clock frequency		0	100	0	80	MHz
	w Pulse duration	CLK high	4		4		
t <sub>w</sub>		CLK low	6		6		ns
	•	CLR low	5		5		
		Data high or low	4.5		4.5		
t <sub>su</sub> Setup t	Setup time before CLK↑	CLR high¶	5		5		ns
th	Hold time after CLK↑	Data high or low	0.5		1		ns

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics (see Note 4)

•	•	•						
PARAMETER	PARAMETER FROM TO (OUTPUT)		C <sub>L</sub> R <sub>L</sub>	C = 5 V, = 50 pF = 500 Ω = 25°C	,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R <sub>L</sub> = 500 Ω T <sub>A</sub> = MIN t	=, ),	UNIT
		,	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			100	140		80		MHz
t <sub>PLH</sub>	CLK	Any Q	2.7	4.5	8	2.7	9	ns
tPHL	, OLK	Ally Q	3.4	4.2	10	3.3	11	115
<sup>t</sup> PHL	CLR	Any Q	4.2	6.3	14	4.2	15	ns

NOTE 4: Load circuits and waveforms are shown in Section 1.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTES: 2. I<sub>CCH</sub> is measured with all outputs open, all data inputs and enable input at 4.5 V, and the clock input at 4.5 V after being momentarily grounded.

<sup>3.</sup> I<sub>CCL</sub> is measured with all outputs open, all data inputs and enable input at 0 V, and the clock input at 4.5 V after being momentarily grounded.

<sup>¶</sup> Inactive-state setup time is also referred to as recovery time.

## SN54F175, SN74F175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDFS058A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Contain Four Flip-Flops With Double-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Applications Include:

   Buffer/Storage Registers
   Shift Registers

   Pattern Generators
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear ( $\overline{\text{CLR}}$ ) input. Information at the data (D) inputs meeting setup time requirements is transferred to outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN54F175 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F175 is characterized for operation from 0°C to 70°C.

#### SN54F175 . . . J PACKAGE SN74F175 . . . D OR N PACKAGE (TOP VIEW)

CLR [	1	U	16	v <sub>cc</sub>
1Q [	2		15	4Q
1Q [	3		14	4Q
1D [	4			] 4D
2D [	5			] 3D
2Q [	6			] 3 <u>Q</u>
2Q [	7		10	] 3Q
GND [	8		9	] CLK

## SN54F175 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

#### **FUNCTION TABLE**


	INPUTS		OUTPUTS				
CLR	CLK	D	Q	Q			
L	Х	Х	L	Н			
н	1	Н	Н	L			
- н	1	L	L	Н			
н	L	Х	$Q_0$	$\overline{Q}_{0}$			

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

## SN54F175, SN74F175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDFS058A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input current range	
Voltage range applied to any output in the high state	
Current into any output in the low state	
Operating free-air temperature range: SN54F175	55°C to 125°C
SN74F175	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		SN54F175 SN74F175			UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	٧
lK.	Input clamp current			-18		-	-18	mA
ЮН	High-level output current			-1			-1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		S	SN54F175			SN74F175		
PARAMETER	153	OI CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2			-1.2	٧
Vari	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		V
VOH .	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = - 1 mA				2.7			٧
VOL	$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	V
lj lj	V <sub>CC</sub> = 5.5 V,	V <sub>i</sub> = 7 V			0.1			0.1	mA
lін	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V			20			20	μΑ
IιL	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
lcc	V <sub>CC</sub> = 5.5 V,	See Note 2		22.5	34		22.5	34	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 2: ICC is measured with outputs open with 4.5 V applied to all data inputs after a momentary ground followed by 4.5 V applied to CLK.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## SN54F175, SN74F175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDFS058A - D2932, MARCH 1987 - REVISED OCTOBER 1993

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> = T <sub>A</sub> = 7	25°C	SN54F175		SN74F175		UNIT
			MIN	MAX	MIN	MAX	MIN MAX		
fclock	Clock frequency		0	100	0	100	0	100	MHz
		CLK high	4		4		4		
t <sub>W</sub>	Pulse duration	CLK low	5		5	·	5	,	ns
		CLR low	5		. 5		5		
	Setup time, data before CLK↑	High or low	3		3		3		
t <sub>su</sub>	Setup time, inactive state, data before CLK↑†	CLR high	5		5		5		ns
th	Hold time, data after CLK↑	High or low	1		1		1		ns

<sup>†</sup> Inactive-state setup time is also referred to as recovery time.

### switching characteristics (see Note 3)


PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX <sup>‡</sup> SN54F175 SN74F175				UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax	-		100	140		100		100		MHz
<sup>†</sup> PLH	OLK	0 =	3.2	4.6	6.5	2.7	8.5	3.2	7.5	
t <sub>PHL</sub>	CLK	Q or Q	3.2	6.1	8.5	3.2	10.5	3.2	9.5	ns
t <sub>PLH</sub>	CLR	Q .	3.2	6.1	8.5	3.2	10	3.2	9	
t <sub>PHL</sub>	CLR	Q	3.7	8.6	11.5	3.7	15	3.7	13	ns

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

## SN74F190A SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER WITH RESET AND RIPPLE CLOCK

SDFS026B - D3690, JULY 1990 - REVISED OCTOBER 1993

- High-Speed f<sub>max</sub> of 125 MHz Typical
- Single Down/Up Count Control Line
- Look-Ahead Circuitry Enhances Speed of Cascaded Counters
- Fully Synchronous in Count Modes
- Asynchronously Presettable With Load Control
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs



#### description

The SN74F190A is a synchronous, 4-bit decade reversible up/down counter. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock (CLK) input if the enable ( $\overline{CTEN}$ ) input is low. A high at  $\overline{CTEN}$  inhibits counting. The direction of the count is determined by the level of the down/up ( $D/\overline{U}$ ) input. When  $D/\overline{U}$  is low, the counter counts up, and when  $D/\overline{U}$  is high, it counts down.


This counter features a fully independent clock circuit. Changes at the control  $(\overline{\text{CTEN}})$  and  $\overline{\text{D/U}}$  inputs that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter is dictated solely by the condition meeting the stable setup and hold times. This counter is fully programmable; that is, it may be preset to any number between 0 and 9 by placing a low on the load input and entering the desired data at the data inputs. The output changes to agree with the data inputs independent of the level of the clock input. This feature allows the counter to be used as a modulo-N divider by simply modifying the count length with the preset inputs.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is minimum (0) counting down or maximum (9) counting up. The ripple-clock (RCO) output produces a low-level output pulse under those same conditions, but only while the clock input is low. The counter can easily be cascaded by feeding the ripple-clock output to the enable input of the succeeding counter if parallel clocking is used or to the clock input if parallel enabling is used. The maximum/minimum count (MAX/MIN) output can be used to accomplish look-ahead for high speed operation.

The SN74F190A is characterized for operation from 0°C to 70°C.

## SN74F190A SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER WITH RESET AND RIPPLE CLOCK SDFS026B - D3690, JULY 1990 - REVISED OCTOBER 1993


## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SDES026B - D3690 ...JULY 1990 - REVISED OCTOBER 1993


## logic diagram (positive logic)



### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven



# SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER WITH RESET AND RIPPLE CLOCK

SDFS026B - D3690, JULY 1990 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	– 0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	– 30 mA to 5 mA
Voltage applied to any output in the high state	– 0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mÅ
Operating free-air temperature range	0 °C to 70 °C
Storage temperature range	– 55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input-voltage ratings may be exceeded if the input-current ratings are observed.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	٧
٧ <sub>IH</sub>	High-level input voltage	2			٧
VIL	Low-level input voltage			0.8	V
lik	Input clamp current			18	mA
ЮН	High-level output current			-1	mA
lOL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	-	TEST CONDITIONS			MIN	TYP‡	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = – 18 mA					- 1.2	V	
Vou	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = – 1 mA	٠,		2.5	3.4		V	
Voн	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = - 1 mA			2.7			V	
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA				0.3	0.5	٧	
lj	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V					0.1	mA	
ΙΗ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V					20	μА	
1	V FFV	V- 05 V		CTEN			- 1.8	mA	
IIL	$V_{CC} = 5.5 V$	V <sub>I</sub> = 0.5 V		Others			- 0.6	IIIA	
los§	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0			- 60		- 150	mA	
lcc	V <sub>CC</sub> = 5.5 V,	Outputs open				40	55	mA	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## SN74F190A SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTER WITH RESET AND RIPPLE CLOCK SDFS026B - D3690, JULY 1990 - REVISED OCTOBER 1993

### timing requirements

		•	V <sub>CC</sub> :		V <sub>CC</sub> = 4.5 T <sub>A</sub> = MIN	UNIT	
	<u> </u>		MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	90	0	90	MHz
		LOAD low	6		6		
t <sub>W</sub> Pulse dur	Pulse duration	CLK high	4		4		ns
		CLK low	7		7.		1 .
	,	Data before LOAD↑	4		4		
	Oak water	CTEN before CLK↑	6.5		6.5		1
tsu	Setup time	D/Ū before CLK↑	15		15		ns
		LOAD inactive before CLK↑	10		10		1.
		Data after LOAD↑	2		2		
th	Hold time	CTEN after CLK↑	1		1		ns
		D/Ū after CLK↑	0		0		

## switching characteristics (see Note )


PARAMETER	FROM (INPUT)	то (ОИТРИТ)	C <sub>L</sub>	$V_{CC} = 5 \text{ V},$ $C_{L} = 50 \text{ pF},$ $R_{L} = 500 \Omega,$ $T_{A} = 25^{\circ}\text{C}$			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX†		
			MIN	TYP	MAX	MIN	MAX		
f <sub>max</sub>	·		90			90		MHz	
t <sub>PLH</sub>	CLK	Any Q	2.5	4.8	8	2	8.5	ns	
<sup>t</sup> PHL	OLK	Ally Q	5	7	11.5	5	12	115	
<sup>t</sup> PLH	· CLK	MAX/MIN	6.5	9.4	12.5	6	13	ns	
<sup>t</sup> PHL	OLK	WAXWIIN	6	8.9	11	6	12	115	
tPLH	CLK	RCO	2.5	5.2	7.5	2	8	ns	
<sup>t</sup> PHL	OLIX	1100	3	4.8	7.5	2.5	8	113	
tPLH t	CTEN	RCO	2	5.7	7	2	7.8	ns	
<sup>t</sup> PHL	OTEN	1100	3	5	7.5	3	8	110	
<sup>t</sup> PLH	D/Ū	RCO	8	13	16	8	17.8	ns	
<sup>t</sup> PHL		1100	4.5	8.1	10.5	4	11	110	
<sup>t</sup> PLH	D/Ū	MAX/MIN	4	7.9	9.8	3	11.3	ns	
<sup>t</sup> PHL	D/O	WAXWIIN	3	7.5	9.5	3	10	113	
t <sub>PLH</sub>	A, B, C, or D	Any Q	2	4.7	7	1.5	7.5	ns	
<sup>t</sup> PHL	A, B, O, O B	Ally Q	6.5	8.9	12	6.5	13	115	
tPLH	A, B, C, or D	MAX/MIN	5.5	10.5	13.6	. 5	15.4	ns	
tPHL	A, B, O, O B	W/ OV WIN	6.5	10	13	6	14	113	
tPLH	A, B, C, or D	RCO	6	15	18.6	6	21.1	ns	
tPHL	A, B, O, Ol B	1100	6	9.5	13.5	6	15	110	
t <sub>PLH</sub>	LOAD	Any Q	4.5	7.7	,9.8	4	11.4	ns	
<sup>t</sup> PHL	LOAD	Ally G	5.5	9.9	12.1	5	13.1	113	
<sup>t</sup> PLH	LOAD	MAX/MIN	5.5	12.3	15.2	5.5	17	ns	
t <sub>PHL</sub>	LOAD	IVICAZVIVIIIN	6	11.7	14	6	15.6	115	
<sup>t</sup> PLH	LOAD	RCO	8.5	16.8	19.9	8.5	23.2	ns	
tPHL	LOAD	1100	7.5	11.6	14	7	15.2	110	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



# SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER WITH DUAL CLOCK AND CLEAR

SDFS031A - D3693, JANUARY 1991 - REVISED OCTOBER 1993



#### description

The SN74F193A is a synchronous, 4-bit binary up/down counter. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of either count/clock (UP or DOWN) input. The direction of the count is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by placing a low on the  $\overline{\text{LOAD}}$  input and entering the desired data at the data (D) inputs. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.


A high level applied to the clear (CLR) input forces all outputs to the low level. The clear function is independent of the count and load inputs.

These counters were designed to be cascaded without the need for external circuitry. The borrow ( $\overline{BO}$ ) output produces a low-level pulse while the count is zero (all Q outputs low) and the DOWN input is low. Similarly, the carry ( $\overline{CO}$ ) output produces a low-level pulse while the count is 15 (all Q outputs high) and the UP input is low. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs, respectively, of the succeeding counter.

The SN74F193A is characterized for operation from 0°C to 70°C.


## SN74F193A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER WITH DUAL CLOCK AND CLEAR SDFS031A - D3693, JANUARY 1991 - REVISED OCTOBER 1993

## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## state diagram



Count up Count down —→



## logic diagram (positive logic) CLR 14 12 CO 13 BO LOAD 11 UP \_\_\_\_ DOWN s R A -15 s 3 Q<sub>A</sub> >C1 1D R s 2 QB 1D R c 10 s \_6 QC > C1 1D R s 7 QD > C1 1D


## SN74F193A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER WITH DUAL CLOCK AND CLEAR

SDFS031A - D3693, JANUARY 1991 - REVISED OCTOBER 1993

### typical clear, load, and count sequence

Illustrated below is the following sequence:

- 1. Clear outputs to zero
- 2. Load (preset) to binary thirteen
- 3. Count up to fourteen, fifteen (carry), zero, one, and two
- 1. Count down to one, zero (borrow), fifteen, fourteen, and thirteen





## SN74F193A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER WITH DUAL CLOCK AND CLEAR

SDFS031A - D3693, JANUARY 1991 - REVISED OCTOBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	– 0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	$\dots$ – 30 mA to 5 mA
Voltage applied to any output in the high state	$\dots$ – 0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mÅ
Operating free-air temperature range	0 °C to 70 °C
Storage temperature range	– 55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage ·	4.5	5	5.5	٧
V <sub>IH</sub>	High-level input voltage	2			٧
V <sub>IL</sub>	Low-level input voltage			0.8	٧
liK	Input clamp current			18	mA
ЮН	High-level output current			-1	mA
lOL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	Т	EST CONDITIONS		MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = – 18 mA				- 1.2	٧
Van	$V_{CC} = 4.5 V,$	I <sub>OH</sub> = – 1 mA		2.5	3.4		V
Voн	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 1 mA to 3	3 mA	2.7			V
V <sub>OL</sub>	$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 20 mA		-	0.3	0.5	٧
Ι <sub>Ι</sub>	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 7 V				0.1	mA
IIH	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V				20	μА
1	V	V <sub>I</sub> = 0.5 V	UP			- 1.8	mA
ΊL	$V_{CC} = 5.5 \text{ V},$	V  = 0.5 V	Others			- 0.6	IIIA
l <sub>OS</sub> §	$V_{CC} = 5.5 V$ ,	VO = 0		- 60	,	- 150	mA
Icc	$V_{CC} = 5.5 V$ ,	Outputs open			34	54	mA

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 1: The input-voltage ratings may be exceeded if the input-current ratings are observed.

<sup>9</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## SN74F193A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER WITH DUAL CLOCK AND CLEAR SDFS031A - D3693, JANUARY 1991 - REVISED OCTOBER 1993

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		V <sub>CC</sub> = 4.5 T <sub>A</sub> = MIN 1	UNIT	
			MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	85	0	85	MHz
		CLR high	4		4		
	Pulse duration	LOAD low	5.5		5.5		
t <sub>w</sub>	Pulse duration	UP or DOWN high	4		4		ns
		UP or DOWN low	6		. 6		`
		Data before LOAD inactive	3.5	٠,	3.5		
t <sub>su</sub>	Setup time	CLR inactive before UP↑ or DOWN↑	5		. 5		ns
		LOAD inactive before UP↑ or DOWN↑	7.5		7.5		
th	Hold time	Data after LOAD inactive	2.5		2.5		ns

## switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub>	C = 5 V, = 50 pF, = 500 Ω = 25°C		V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 p R <sub>L</sub> = 500 T <sub>A</sub> = MIN	Ω,	UNIT
			MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			85	100		85		MHz
<sup>t</sup> PLH	UP or DOWN	CO or BO	2.5		8.5	2.5	9	ns
tPHL	OP OF DOWN	COOLPO	3		8	3	9	115
tPLH	LID - DOWN	Any Q	2.5		8.5	2.5	9	ns
<sup>t</sup> PHL	UP or DOWN	Arry Q	5		12	5	13	115
<sup>t</sup> PLH	A, B, C, or D	Any Q	2		7	1.5	8	ns
<sup>t</sup> PHL	A, B, C, OI D	Ally C	6		13.5	5	15	1115
tpLH	LOAD	Any	4.5		10	4	11	ns
<sup>t</sup> PHL	LOAD	Any Q	5.5		12	5	13	lis
t <sub>PHL</sub>	OL D	Any Q	5		11	5	12	
<sup>t</sup> PLH	CLR	CO	6		12	5.5	13,	ņs
<sup>t</sup> PHL	CLR	BO	5		11	5	. 12	ns
t <sub>PLH</sub>	. 1015	700 700	6		13.5	6	15	
<sup>t</sup> PHL	LOAD	, CO or BO	6		12.6	6	13.8	ns
<sup>t</sup> PLH .	A B C or D	CO or BO	5.5		13	5	14	
t <sub>PHL</sub>	A, B, C, or D	COOLPO	4.5		12.5	4.5	13.5	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



## SN54F240, SN74F240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SDFS061A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs

#### description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'F241 and 'F244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical  $\overline{OE}$  (active-low output-enable) inputs, and complementary OE and  $\overline{OE}$  inputs.

The 'F240 is organized as two 4-bit buffers/line drivers with separate output enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.


The SN74F240 is available in Tl's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54F240 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F240 is characterized for operation from 0°C to 70°C.

#### SN54F240 . . . J PACKAGE SN74F240 . . . DB, DW, OR N PACKAGE (TOP VIEW)



## SN54F240 . . . FK PACKAGE (TOP VIEW)



## FUNCTION TABLE (each buffer)


INPL	JTS	OUTPUT
OE	Α	Y
L	Н	L
L	L	н
Н	Х	Z

## SN54F240, SN74F240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SDFS061A - D2932, MARCH 1987 - REVISED OCTOBER 1993


### logic symbol†

#### 10E ΕN 18 D 1A1 1Y1 4 16 1A2 1Y2 6 14 1A3 1Y3 8 12 1A4 **1Y4**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	–30 mA to 5 mA
Voltage range applied to any output in the disabled or power	
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: SN54F240	
SN74F240	
Operating free-air temperature range: SN54F240	–55°C to 125°C
SN74F240	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

## SN54F240, SN74F240 **OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS**

SDFS061A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

		s	SN54F240		S	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	٧
ΊΚ	Inpût clamp current			-18			-18	mA
ЮН	High-level output current			- 12			- 15	mA
lOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	750	T CONDITIONS	S	N54F24	0	S	N74F240	)	UNIT
PARAMETER	153	T CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	lj = – 18 mA			-1.2			-1.2	٧
		$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		
\ \v	V <sub>CC</sub> = 4.5 V	$I_{OH} = -12 \text{ mA}$	2	3.2					V
VOH		I <sub>OH</sub> = - 15 mA				2	3.1		V
	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 3 mA				2.7			
V	15.1	I <sub>OL</sub> = 48 mA		0.38	0.55				V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	i <sub>OL</sub> = 64 mA					0.42	0.55	٧
lozh	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			- 50	μA
l <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50			-50	μΑ
Ч	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1		1	0.1	mA
<sup>{</sup> IH	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V	,		20			20	μΑ
İIL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			-1			- 1	mA
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-100		-225	-100		-225	mA
		Outputs high		19	29		19	29	
Icc	V <sub>CC</sub> = 5.5 V	Outputs low		50	75		50	75	5 mA
		Outputs disabled		42	63		42	63	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## SN54F240, SN74F240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SDFS061A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>I</sub>	CC = 5 V L = 50 p L = 500 s L = 25°C	F, Ω,	C <sub>L</sub> R <sub>L</sub>	= 50 pF = 500Ω		V,	UNIT
		, ,		′F240		SN54	F240	SN74	F240	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Any A	_	2.2	4.7	7	2.2	9	2.2	8	ns
tPHL		Y .	1.2	3.1	4.7	1.2	6	1.2	5.7	115
tPZH .	OE OE	<b>v</b>	1.2	3.1	5.3	1.2	6.7	1.2	6.1	ns
t <sub>PZL</sub>		Y .	3.2	6.5	9	3.2	10.5	3.2	10	110
t <sub>PHZ</sub>		· ·	1.2	3.6	5.3	1.2	6.5	1.2	6.3	ns
<sup>t</sup> PLZ	JE .	1	1.2	5.6	8	1.2	12.5	1.2	9.5	118

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

SDFS090 - MARCH 1987 - REVISED OCTOBER 1993

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs

#### description


These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'F240 and 'F244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical  $\overline{OE}$  (active-low output-enable) inputs, and complementary OE and  $\overline{OE}$  inputs.

The SN54F241 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F241 is characterized for operation from 0°C to 70°C.

#### SN54F241 . . . J PACKAGE SN74F241 . . . DW OR N PACKAGE (TOP VIEW)



## SN54F241 ... FK PACKAGE (TOP VIEW)



#### **FUNCTION TABLES**


INPL	JTS	OUTPUT
1OE	1A	1Y
Н	Х	Z
L	Н	н
L	L	L

INP	JTS	OUTPUT
20E	2A	2Y
Н	Н	Н
н	L	L.
L	X	Z

## SN54F241, SN74F241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SDFS090 - MARCH 1987 - REVISED OCTOBER 1993

#### logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	·	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		–1.2 V to 7 V
Input current range		30 mA to 5 mA
Voltage range applied to any output in t	he disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in t	he high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state:	SN54F241	96 mĀ
	SN74F241	128 mA
Operating free-air temperature range:	SN54F241	–55°C to 125°C
	SN74F241	0°C to 70°C
Storage temperature range		65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

## SN54F241, SN74F241 OCTAL BUFFERS/DRIVERS **WITH 3-STATE OUTPUTS**

SDFS090 - MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

		SN54F241			SN74F241			UNIT
	•	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	. 2			2			٧
VIL	Low-level input voltage			0.8			0.8	V
ΊΚ	Input clamp current			-18			-18	. mA
IOH High-level output current				- 12			- 15	mA
lOL	Low-level output current			48		1.	64	mA
TA	Operating free-air temperature	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		750	T CONDITIONS	S	SN54F241		SN74F241			LIMIT
		TEST CONDITIONS		MIN	TYP	MAX	MIN	TYPT	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = −18 mA			-1.2			-1.2	٧
v <sub>OH</sub>		I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		v	
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 12 mA	2	3.2						
		I <sub>OH</sub> = - 15 mA				2	3.1			
	•	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = -3 mA				2.7			
V <sub>OL</sub>	V 45V	I <sub>OL</sub> = 48 mA		0.38	0.55				v	
	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA					0.42	0.55		
lozh		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μΑ
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50			-50	μА
lį		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
ΊΗ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μА
1	OE or OE	V 55V	V. 05.V			- 1			-1	A
ΊL	Any A	$V_{CC} = 5.5 \text{ V},$	$V_{  } = 0.5 V$		- 1.6			- 1.6	mA	
los‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-100		-225	-100		-225	mA
lcc	V <sub>CC</sub> = 5.5 V	Outputs high		40	60		. 40	60		
		Outputs low		60	90		60	90	-	
		Outputs disabled	,	60	90		60	90		

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## SN54F241, SN74F241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SDFS090 - MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C		$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX $^{\dagger}$				UNIT	
			′F241			SN54F241		SN74F241		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH .	A A	Any A Y	1.7	3.6	5.2	1.2	6.5	1.7	6.2	ns
tPHL	Ally A		1.7	3.6	5.2	1.2	7	1.7	6.5	
tPZH	OE or OE	Υ	1.2	3.9	5.7	1.2	7	1.2	6.7	
tPZL	OE OF OE	Y	1.2	5	7	1.2	8.5	1.2	8	ns
<sup>t</sup> PHZ	OE or OE	· V	1.2	4.1	6	1.2	7	1.2	7	ns
tPLZ	OL OI OE		1.2	4.1	6	1.2	7.5	1.2	7	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

## SN54F242, SN74F242 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDFS062A - D2932, MARCH 1987 - REVISED OCTOBER 1993


- Asynchronous Communication Between Data Buses
- Local Bus-Latch Capability
- Inverting Logic
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These quadruple bus transceivers are designed for asynchronous communications between data buses. The control function implementation allows for maximum flexibility in timing. These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output-enable (OEBA and OEAB) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the quadruple bus transceivers the capability to store data by simultaneous enabling of OEBA and OEAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (eight in all) remain at their states. The 4-bit codes appearing on the two sets of buses will be complementary for the 'F242.

SN54F242 . . . J PACKAGE SN74F242 . . . D OR N PACKAGE (TOP VIEW)



SN54F242 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


The SN54F242 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74F242 is characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE**

INP	UTS	FUNCTION				
OEAB	OEBA	FUNCTION				
L	L	Ā to B				
Н	Н	B̄ to A				
н	L	Isolation				
L	Н	Latch A and B (A = B)				


SDFS062A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

### SN54F242, SN74F242 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDFS062A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: SN54F242	96 mA
SN74F242	
Operating free-air temperature range: SN54F242	55°C to 125°C
SN74F242	0°C to 70°C
Storage temperature range	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

### recommended operating conditions

		SN54F242			S	UNIT		
	·	MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	٧
ΊΚ	Input clamp current			-18			-18	mA .
ЮН	High-level output current			- 12			- 15	mA
lOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C

### SN54F242, SN74F242 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDFS062A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEC	CONDITIONS	S	N54F24	2	S	N74F242	2	LIMIT
FARAWEIER		TEST CONDITIONS		MIN	TYPT	MAX	MIN	TYP	MAX	UNIT
Vik		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	٧
			I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		
VOH	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 12 mA	2	3.2					,	
		I <sub>OH</sub> = - 15 mA				· 2	3.1			
		$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 3 mA				2.7			
V	V 45V		I <sub>OL</sub> = 48 mA		0.38	0.55				V
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA					0.42	0.55	V	
ı.	A or B port	V 55V	V <sub>I</sub> = 5.5 V			1			1	A
lį	Control inputs	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	mA
1	A or B port‡	V 55V				70			70	4
ΊΗ	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
I <sub>IL</sub> ‡		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 1			-1	mA
los§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-100		-225	-100		-225	mA
			Outputs high		30	46		30	46	
Icc	V <sub>CC</sub> = 5.5 V, See Note 2	Outputs low		46	69		46	69	mA	
	,	See Note 2	Outputs disabled		42	63		42	63	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 2: I<sub>CC</sub> is measured either with all transceivers enabled in only one direction or all transceivers disabled.

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>i</sub> R <sub>i</sub>	CC = 5 V _ = 50 pl _ = 500 s _ = 25°C	F, Ω,	CL RL	C = 4.5 = 50 pF = 500 Ω = MIN t	,	V,	UNIT	
				′F242		SN54	F242	SN74	F242		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	A or B	A or B B or A	2.2	4.1	6.5	2.2	9	2.2	7.5	ns	
t <sub>PHL</sub>		BOIA	1	2.6	4.5	0.5	5	1	4.5	110	
†PZL	Enoble	A or B	2.7	5.6	7.5	2.2	10	2.7	8.5	no	
<sup>t</sup> PZH	Enable	A or B	2.7	6.1	9	2.2	12	2.7	10.5	ns	
<sup>t</sup> PHZ	Disable	, Disable Asyp	A or B	1.8	6.6	9	1.8	11	1.8	9.5	ns
t <sub>PLZ</sub>	Disable	AUID	2.7	5.6	9.5	2.3	13.5	2.7	11	HS	

<sup>¶</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: Load circuits and waveforms are shown in Section 1.

<sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

### SN54F243, SN74F243 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDFS086 - MARCH 1987 - REVISED OCTOBER 1993

- Asynchronous Communication Between Data Buses
- Local Bus-Latch Capability
- True Logic
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


### description

These quadruple bus transceivers are designed for asynchronous communications between data buses. The control function implementation allows for maximum flexibility in timing. These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output-enable (OEBA and OEAB) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated.


The dual-enable configuration gives the quadruple bus transceivers the capability to store data by simultaneous enabling of OEBA and OEAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (eight in all) remain at their states. The 4-bit codes appearing on the two sets of buses will be identical for the 'F243.

The SN54F243 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F243 is characterized for operation from 0°C to 70°C.

#### SN54F243 . . . J PACKAGE SN74F243 . . . D OR N PACKAGE (TOP VIEW)



### SN54F243 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


#### **FUNCTION TABLE**

INP	INPUTS FUNCTION				
OEAB	OEBA	FUNCTION			
L	L	A to B			
Н	Н	B to A			
н	L	Isolation			
	н	Latch A and B (A = B)			

### SN54F243, SN74F243 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPLITS


SDFS086 - MARCH 1987 - REVISED OCTOBER 1993

### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

### SN54F243, SN74F243 QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDFS086 - MARCH 1987 - REVISED OCTOBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		–1.2 V to 7 V
Voltage range applied to any output in t		
Voltage range applied to any output in t	·	
Current into any output in the low state:	SN54F243	96 mA
	SN74F243	128 mA
Operating free-air temperature range:	SN54F243	–55°C to 125°C
	SN74F243	0°C to 70°C
Storage temperature range		65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

### recommended operating conditions

			SN54F243			S	LINUT		
		MI	N	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.	5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage		2			2	,		V
VIL	Low-level input voltage				0.8			0.8	٧
ΙΚ	Input clamp current				-18			-18	mA
ЮН	High-level output current				- 12			- 15	mA
lOL	Low-level output current				48			64	mA
TA	Operating free-air temperature	-5	5		125	0		70	°C

### SN54F243, SN74F243 **QUADRUPLE BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SDFS086 - MARCH 1987 - REVISED OCTOBER 1993

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	* D & METED	TEO	T CONDITIONS	S	N54F24	3	S	N74F24	3	UNIT
P	ARAMETER	, 159	TEST COMPITIONS		TYP	MAX	MIN	TYPT	MAX	UNII
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = – 18 mA			-1.2			-1.2	٧
			I <sub>OH</sub> = – 3 mA	2.4	3.3		2.4	3.3		
V	Vou	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 12 mA	2	3.2					v
VOH			I <sub>OH</sub> = - 15 mA				2	3.1		٧
	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -3 mA	.			2.7				
V	V 45V		I <sub>OL</sub> = 48 mA		0.38	0.55				V
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA				0.42	0.55	V		
1.	A or B port	, 55V V	V <sub>I</sub> = 5.5 V			1			1	mA
l)	Control inputs	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	mA
	A or B port‡	V 55V	V 07V			70			70	4
ЧН .	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μА
I <sub>IL</sub> ‡		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			-1			- 1.6	mA
los§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-100		-225	-100		-225	mA
	· ·		Outputs high		64	80		64	80	
ICC	CC V <sub>CC</sub> = 5.5 V, See Note 2	Outputs low		64	90		64	90	mA	
		See Note 2 Output			71	90		71	90	

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C	CC = 5 V L = 50 p L = 500 : A = 25°C	F, Ω,	C <sub>L</sub> R <sub>L</sub>	C = 4.5 = 50 pF = 500 Ω = MIN to	,	<b>V</b> ,	UNIT	
				′F243		SN54	F243	SN74	F243		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
tPLH'	A or B	A or B	B or A	1.7	3.6	5.2	1.2	6.5	1.2	6.2	ns
t <sub>PHL</sub>		A OI B	1.7	3.6	5.2	1.2	8.5	1.2	6.5	lis	
<sup>t</sup> PZH	Enable	A == D	1.2	3.9	5.7	1.2	8	1.2	6.7		
<sup>t</sup> PZL	Enable	A or B	1.2	5.4	7.5	1.2	10.5	1.2	8.5	ns	
t <sub>PHZ</sub>	Disable	+Z Birth A B	1.2	4.1	6	1	7.5	1	7		
<sup>†</sup> PLZ		A or B	2	4.5	6	2	8.5	2	7	ns	

<sup>¶</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: ICC is measured either with all transceivers enabled in only one direction or all transceivers disabled.

### SN54F244, SN74F244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SDFS063A - D2932, MARCH 1987 - REVISED OCTOBER 1993

20 VCC

19 20E

18 1Y1

11 2A1

SN54F244 . . . J PACKAGE

SN74F244 . . . DB, DW, OR N PACKAGE

(TOP VIEW)

10E [

1A1 🛮

2Y4 🛛 3

GND 10

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs

### description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'F240 and 'F241, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical  $\overline{OE}$  (active-low output-enable) inputs, and complementary OE and  $\overline{OE}$  inputs.


The 'F244 is organized as two 4-bit buffers/line drivers with separate output enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

The SN74F244 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54F244 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74F244 is characterized for operation from 0°C to 70°C.

### 1A2 [] 4 17 [] 2A4 2Y3 [] 5 16 [] 1Y2 1A3 [] 6 15 [] 2A3 2Y2 [] 7 14 [] 1Y3 1A4 [] 8 13 [] 2A2 2Y1 [] 9 12 [] 1Y4


### SN54F244 . . . FK PACKAGE (TOP VIEW)



### FUNCTION TABLE (each buffer)


INP	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
н	Χ	Z

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1) .		–1.2 V to 7 V
Input current range		–30 mA to 5 mA
Voltage range applied to any output in	the disabled or power-off state	–0.5 V to 5.5 V
Voltage range applied to any output in	the high state	–0.5 V to V <sub>CC</sub>
Current into any output in the low state	: SN54F244	96 mA
	SN74F244	128 mA
Operating free-air temperature range:	SN54F244	–55°C to 125°C
	SN74F244	0°C to 70°C
Storage temperature range		65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

### recommended operating conditions

			SN54F244			SN74F244			
		MIM	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧	
VIH	High-level input voltage	2			2			٧	
VIL	Low-level input voltage			0.8			0.8	٧	
lik	Input clamp current			-18			-18	mA	
ЮН	High-level output current			- 12			- 15	mA	
loL	Low-level output current			48			64	mA	
TA	Operating free-air temperature	-58		125	0		70	°C	

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		T CONDITIONS	S	N54F24	4	S	N74F24	4	LINIT
PARAMETER	TES	ST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2			-1.2	٧
		I <sub>OH</sub> = − 3 mA	2.4	3.3		2.4	3.3		
V	V <sub>CC</sub> = 4.5 V	$I_{OH} = -12 \text{ mA}$	2	3.2					V
Voн		$I_{OH} = -15 \text{ mA}$				2	3.1		·
	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = -3 mA				2.7			
V	V AEV	I <sub>OL</sub> = 48 mA		0.38	0.55				V
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA					0.42	0.55	٧.
<sup>l</sup> OZH	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V			50			50	μΑ
<sup>l</sup> OZL	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-50			-50	μΑ
l <sub>l</sub>	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA
lін	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
OE OE	V 55V	V: 05.V			<b>– 1</b>			-1	^
IIL Any A	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 1.6			- 1.6	mA
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-100		-225	-100		-225	mA
		Outputs high		40	60		40	60	
lcc	V <sub>CC</sub> = 5.5 V, Outputs open	Outputs low		60	- 90		60	90	mA
		Outputs disabled		60	90		60	90	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

### SN54F244, SN74F244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SDFS063A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### switching characteristics (see Note 2)

PARAMETER	FROM TO (INPUT)		$V_{CC}$ = 5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = 25°C			V <sub>C</sub> C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>	UNIT			
	, ,	, ,		′F244		SN54	F244	SN74F244		
		,	MIN	TYP	MAX	MIN	MAX	MiN	MAX	
<sup>t</sup> PLH	Α	V	1.7	3.6	5.2	2	6.5	1.7	6.2	ns
<sup>t</sup> PHL	^	1	1.7	3.6	5.2	2	7	1.7	6.5	115
<sup>t</sup> PZH	ŌĒ	V	1.2	3.9	5.7	2	7	1.2	6.7	ns
<sup>t</sup> PZL	OE.	, <b>Y</b>	1.2	5	7	2	8.5	1.2	8	115
t <sub>PHZ</sub>	ŌĒ	<b>V</b>	1.2	4.1	6	2	7	1.2	7	ns
t <sub>PLZ</sub>	OE .	· '	1.2	4.1	6	2	7.5	1.2	7	118

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

### SN54F245, SN74F245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDFS010A - MARCH 1987 - REVISED OCTOBER 1993

- 3-State Outputs Drive Bus Lines Directly
- Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs


### description

These octal bus transceivers are designed for asynchronous communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output enable  $(\overline{OE})$  input can be used to disable the device so the buses are effectively isolated.


The SN74F245 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54F245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F245 is characterized for operation from 0°C to 70°C.

### SN54F245 . . . J PACKAGE SN74F245 . . . DB, DW, OR N PACKAGE (TOP VIEW)



### SN54F245 . . . FK PACKAGE (TOP VIEW)




#### **FUNCTION TABLE**

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Х	Isolation

### logic symbol†

#### ŌĒ DIR 3EN1[BA] 3EN2[AB] 18 В1 2♡ 17 **B2** 16 АЗ вз 15 В4 Α4 14 **B**5 **A5** 7 13 В6 Α6 12 8 **B7** 11 В8

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (se	Note 1)1.2 V to 7 V
	–30 mA to 5 mA
Voltage range applied to any output in the dis	bled or power-off state0.5 V to 5.5 V
Voltage range applied to any output in the high	state0.5 V to V <sub>CC</sub>
Current into any output in the low state: SN5-	F245 (A1 thru A8) 40 mA
SN5-	F245 (B1 thru B8) 96 mA
SN7	F245 (A1 thru A8) 48 mA
	F245 (B1 thru B8) 128 mA
Operating free-air temperature range: SN5-	F245 –55°C to 125°C
SN7	F245 0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### SN54F245, SN74F245 **OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

SDFS010A - MARCH 1987 - REVISED OCTOBER 1993

### recommended operating conditions

			S	N54F24	5	S	N74F245	5	UNIT
l			MIN	NOM	MAX	MIN	NOM	MAX	ONIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.8			0.8	٧
lικ	Input clamp current .				-18			-18	mA
1	High-level output current	A1 thru A8			-3			-3	mA
ЮН	nigh-level output current	B1 thru B8	1		- 12			15	IIIA
Ī	Low lovel output ourrent	A1 thru A8			20			24	mA
lOL	Low-level output current	B1 thru B8			48			64	IIIA
TA	Operating free-air temperature		-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

D4	RAMETER	TECT	CONDITIONS	S	N54F24	5	S	N74F24	5	UNIT
P#	KAWEIEK	IE51	CONDITIONS	MIN	TYP†	MAX	MIN	TYP	MAX	UNII
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
	A1 thru A8	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		
	AT tillu A6	ACC = 4.9 A	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		
Vон	B1 thru B8	V <sub>CC</sub> = 4.5 V	$I_{OH} = -12 \text{ mA}$	2	3.2					٧
	Di tiliu be	VCC = 4.5 V	I <sub>OH</sub> = - 15 mA				2	3.1		
	Any output	V <sub>CC</sub> = 4.75 V,	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
	A1 thru A8	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5				
VOL	AT UIIU AO	VCC = 4.5 V	I <sub>OL</sub> = 24 mA	-				0.35	0.5	V
VOL	B1 thru B8	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.38	0.55				•
	Di tillu Do	VCC = 4.5 V	I <sub>OL</sub> = 64 mA					0.42	0.55	
l <sub>l</sub>	A and B	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5.5 V			1			1	mA
1	DIR, OE	VCC = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	IIIA
. +	A and B	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			70			70	μА
ин‡	DIR, ŌĒ	VCC = 5.5 V,	V  = 2.7 V			20			20	μΑ
. +	A and B	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			-0.65			-0.65	mA
I <sub>IL</sub> ‡	DIR, ŌĒ	VCC = 5.5 V,	V  = 0.5 V			- 1.2			- 1.2	ш
los®	A1 thru A8	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
1089	B1 thru B8	VCC = 3.5 V,	. •0-0	-100		-225	-100		-225	ША
			Outputs high		70	90		70	90	
Icc		V <sub>CC</sub> = 5.5 V	Outputs low		95	120		95	120	mA
			Outputs disabled		85	110		85	110	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# SN54F245, SN74F245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SDFS010A-MARCH 1987 - REVISED OCTOBER 1993

### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>I</sub>	CC = 5 V L = 50 p L = 500 s L = 25°C	F, Ω,	C <sub>L</sub> R <sub>L</sub>	C = 4.5 = 50 pF = 500 Ω = MIN t	,	V,	UNIT
	, ,	,,		′F245		SN54	F245	SN74	F245	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	Á or B	B or A	1.7	3.8	6	1.2	7.5	1.7	7	
<sup>†</sup> PHL	AOIB		1.7	4.2	6	1.2	7.5	1.7	. 7	ns
<sup>t</sup> PZH	ŌĒ	A or B	2.2	4.9	7	1.7	9	2.2	8	ns
t <sub>PZL</sub>	OE .	A or B	2.7	5.6	8	2.2	10	2.7	9	115
<sup>†</sup> PHZ	ŌĒ	A or B	2.2	4.6	6.5	1.7	9	2.2	7.5	no
t <sub>PLZ</sub>	]	A or B	1.2	4.6	6.5	1.2	10	1.2	7.5	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

### SN54F251B, SN74F251B 1-OF-8 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDFS066A - MARCH 1987 - REVISED OCTOBER 1993


- 3-State Versions of SN54F151B and SN74F151B
- 3-State Outputs Interface Directly With System Bus
- Performs Parallel-to-Serial Conversion
- Complementary Outputs Provide True and Inverted Data
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### description


These data selectors/multiplexers contain full binary decoding to select one of eight data sources and feature strobe-controlled complementary outputs. The 3-state outputs can interface with and drive data lines of busorganized systems. When the strobe  $(\overline{G})$  input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem-pole output are off, and the output neither drives nor loads the bus significantly.

The SN54F251B is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F251B is characterized for operation from 0°C to 70°C.

#### SN54F251B ... J PACKAGE SN74F251B ... D OR N PACKAGE (TOP VIEW)



### SN54F251B . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


#### **FUNCTION TABLE**

	IN	PUTS		OUT	PUTS
	SELECT	-	STROBE	0011	-013
С	В	Α	G	Υ	w
Х	Χ	X	Н	Z	Z
L	L	L	L	D0	D0
L	L	Н	L	D1.	D1
L	Н	L	, L	D2	D2
L	Н	Н	L	D3	D3
, н	L	L	L	D4	D4
н	L	Н	L	D5 -	D5
Н	Н	L	L	D6	D6
Н	Н	Н	L.	D7	D7

D0, D1, ... D7 = the level of the respective D input.

### SN54F251B, SN74F251B 1-OF-8 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SDFS066A - MARCH 1987 - REVISED OCTOBER 1993


### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

SDFS066A - MARCH 1987 - REVISED OCTOBER 1993

### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range (see Note 1)	1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: SN54F251B	40 mA
SN74F251B	48 mA
Operating free-air temperature range: SN54F251B	-55°C to 125°C
SN74F251B	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



### SN54F251B, SN74F251B 1-OF-8 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDFS066A - MARCH 1987 - REVISED OCTOBER 1993

### recommended operating conditions

		SN	I54F251	В	SN74F251B			LINUT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	٧
liK	Input clamp current			-18			-18	mA
ЮН	High-level output current			-3			-3	mA
loL	Low-level output current			20			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEC	TEST CONDITIONS		N54F251	В	SI	174F251	В	UNIT
PARAMETER	158	I CONDITIONS	MIN	TYP†	MAX	MIN	TYPT	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	∫ <sub>I</sub> = −18 mA			-1.2			-1.2	٧
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		
VOH	vCC = 4.5 v	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		٧
	V <sub>CC</sub> = 4.75 V,	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
V	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5				V
VOL	VCC = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	V
lozн	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μΑ
lozL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50			-50	μΑ
l <sub>l</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
lін	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	,		20	μΑ
ΙΙL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V		····	- 0.6			- 0.6	mA
los‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mΑ
la a	V <sub>CC</sub> = 5.5 V,	Condition A		15	22		15	22	m A
lcc .	See Note 2	Condition B		16	24		16	24	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: ICC is measured with the outputs open under the following conditions:

A. Select input and data input at 4.5 V, output control grounded

B. All inputs at 4.5 V

### SN54F251B, SN74F251B 1-OF-8 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SDFS066A - MARCH 1987 - REVISED OCTOBER 1993

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>l</sub> R	CC = 5 V L = 50 p I = 500 9 2 = 500 9 A = 25°C	F, Ω, Ω,	C R R	L = 50 p 1 = 500 s 2 = 500 s	2,		UNIT
				F251B		SN54F	251B	SN74F	251B	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A, B, or C	w	3.5	5.4	9	3.5	11.5	3.5	9.5	ns
<sup>t</sup> PHL	A, B, 01 C	**	2.5	4.4	7.5	2.5	8	2.5	7.5	110
<sup>t</sup> PLH	A, B, or C	Y	4.5	6.2	10.5	3.5	14	4	12.5	ns
t <sub>PHL</sub>	A, B, 01 C	Ť	4	6	8.5	3	10.9	3.5	9	115
t <sub>PLH</sub>	Any D	w	2.5	3.7	6.5	1.8	8	2	7	ns
t <sub>PHL</sub>	Ariy D	v	1	1.9	4	1	6	1	5	115
<sup>t</sup> PLH	Anu D	Y	3	3.8	7	2.3	9	2.3	8	
<sup>t</sup> PHL	Any D	Ť	3	4.5	7	2.3	9	2.5	8	ns
<sup>t</sup> PZH	_	w	2.5	3.6	6	2	7	2	7	
†PZL	G	l vv	2.5	3.8	6	2.5	7.5	2.5	6.5	ns
<sup>t</sup> PHZ	_	14/	1.9	2.5	5.5	1.4	6	1.5	6	
tPLZ	G	W	1	2.4	4.5	1	5	1	4.5	ns
<sup>t</sup> PZH	G	v	3.4	4.8	7	2.7	8.5	2.9	8.5	
t <sub>PZL</sub>	G	Y	2.9	4	7.5	2.6	9	2.6	8	ns
<sup>t</sup> PHZ	G	Υ	1.9	2.5	5.5	1.7	5.5	1.8	5.5	
tPLZ t	J G	<b>Y</b>	1	2.3	4.5	1	5.5	. 1	4.5	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



## SN54F253, SN74F253 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDFS064A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- 3-State Versions of SN54F153 and SN74F153
- Permits Multiplexing From N Lines to One Line
- Performs Parallel-to-Serial Conversion
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


### description

These data selectors/multiplexers contain inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate output-control inputs are provided for each of the two 4-line sections.


The 3-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state), the low impedance of the single enabled output will drive the bus line to a high or low logic level. Each output has its own strobe  $(\overline{G})$  inputs. The output is disabled when its strobe is high.

The SN54F253 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F253 is characterized for operation from 0°C to 70°C.

#### SN54F253 . . . J PACKAGE SN74F253 . . . D OR N PACKAGE (TOP VIEW)



### SN54F253 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


### **FUNCTION TABLE**

		INP							
SEL	ECT		DA	\TA		STROBE	OUTPUT		
В	Α	C0	C1	C2	СЗ				
Х	Х	Х	Χ	Х	Χ	Н	Z ·		
L	L	L	Χ	Х	Χ	L	L		
L	L	Н	Χ	Х	Χ	L	н		
L	Н	х	L	X	X	L	L		
L	Н	X	Н.	Х	Χ	Ł	н		
н	L	X	Χ	L	Χ	L	L		
н	L	х	Х	Н	Χ	L	ŀН		
н	Н	х	Χ	Χ	L	L	L		
н	Н	х	Χ	X	Н	L	н		

Select inputs A and B are common to both sections.


### SN54F253, SN74F253 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SDFS064A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

### SN54F253, SN74F253 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDFS064A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range (see Note 1)	1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: SN54F253	40 mA
SN74F253	
Operating free-air temperature range: SN54F253	55°C to 125°C
SN74F253	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

### recommended operating conditions

			SN54F253		SN74F253			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2		,	2			٧
VIL	Low-level input voltage			0.8			0.8	٧
١ĸ	Input clamp current			-18			-18	mA
<sup>І</sup> ОН	High-level output current			-3		*	-3	mA
loL	Low-level output current			20			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

## SN54F253, SN74F253 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDFS064A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		s	N54F25	3	S	N74F25	3	UNIT
PARAMETER			MIN	TYP	MAX	MIN	TYP	MAX	ONII
VIK	$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = –18 mA			-1.2			-1.2	V
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		
Voн	VCC = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V
	V <sub>CC</sub> = 4.75 V,	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
Va.	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5				٧
V <sub>OL</sub>		I <sub>OL</sub> = 24 mA					0.35	0.5	
IOZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μА
IOZL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50	-		-50	μΑ
· IĮ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
lін	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μА
IIL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
ГССН	J	Condition A		11.5	16		11.5	16	mA
ICCL	V <sub>CC</sub> = 5.5 V, See Note 2	Condition B		16	23		16	23	
Iccz		Condition C		16	23		16	23	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	то (оитрит)	$V_{CC}$ = 5 V, $C_L$ = 50 pF, R1 = 500 Ω, R2 = 500 Ω, $T_A$ = 25°C		$\begin{array}{cccccccccccccccccccccccccccccccccccc$				F, Ω, Ω,	·	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
tPLH t	A or B	Any Y	3.7	8.1	11.5	2.7	15	3.7	13	-Ins I	
tPHL			2.2	6.1	9	1.7	11	2.2	10		
t <sub>PLH</sub>	Any C	Any Y	2.2	5.1	7	1.7	9	2.2	8	no	
t <sub>PHL</sub>	Ally C		1.7	4.1	6	1.7	8	1.7	7	ns	
tPZH		Any	2.2	5.6	8	1.7	10	2.2	9	no	
<sup>t</sup> PZL	G	Any Y	2.2	5.6	8	1.7	10	2.2	9	ns	
<sup>t</sup> PHZ	G	Any Y	1.2	3.3	5	1.2	6.5	1.2	6	ns	
t <sub>PLZ</sub>			1.2	4	6	1.2	8	1.2	7		

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: Load circuit and waveforms are shown in Section 1.

<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: I<sub>CC</sub> is measured with the outputs open under the following conditions:

A. Inputs A, B, 1C3, and 2C3 at 4.5 V, other inputs grounded

B. All inputs grounded

C. Inputs 1G and 2G at 4.5 V, other inputs grounded

SDFS065A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- 3-State Outputs Interface Directly With System Bus
- Provides Bus Interface From Multiple Sources in High-Performance Systems
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### description


The 'F257 is designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs will not load the data lines when the output enable  $(\overline{OE})$  input is at a high logic level.

The SN54F257 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F257 is characterized for operation from 0°C to 70°C.


#### **FUNCTION TABLE**

	INPUTS						
OE	A/B	Α	В	Υ			
Н	Х	Х	X	Z			
L	L	L	Х	L			
L	L	Н	X	Н ,			
L	·H	Χ	L	L			
L	Н	Χ	Н	Н			

#### SN54F257 . . . J PACKAGE SN74F257 . . . D OR N PACKAGE (TOP VIEW)




#### SN54F257 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

### logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



SDFS065A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range (see Note 1)	1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: SN54F257	40 mA
SN74F257	48 mA
Operating free-air temperature range: SN54F257	-55°C to 125°C
SN74F257	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



SDFS065A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### recommended operating conditions

		SN54F257			SN74F257			UNIT
		MIN	MOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	V
lк	Input clamp current			-18			-18	mA
ЮН	High-level output current			-3			-3	mA
lOL	Low-level output current			20			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		s	N54F25	7	SN74F257			UNIT
PARAMETER	/ / / / / / / / / / / / / / / / / / /			TYP†	MAX	MIN	TYP	MAX	UNIT
VIK /	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2			-1.2	V
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 1 mA	2.5	3.4		2.5	3.4		
Voн		$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V
·	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$		-		2.7			
	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5				V
VOL		I <sub>OL</sub> = 24 mA					0.35	0.5	V
lozh	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μΑ
lozL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50			-50	μΑ
lı lı	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V		-	0.1			0.1	mA
lін	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μА
IIL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mĄ
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
ІССН	V 55V	Condition A		9	15		9	15	
ICCL	V <sub>CC</sub> = 5.5 V, See Note 2	Condition B		14.5	22		14.5	22	mA
lccz	]	Condition C		. 15	23		15	23	

 $<sup>\</sup>overline{\dagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: ICC is measured with the outputs open under the following conditions:

A. A/B and all B inputs at 4.5 V, other inputs grounded

B. All B inputs at 4.5 V, other inputs grounded

C. OE and all B data inputs at 4.5 V, other inputs grounded

SDFS065A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)		C R R	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25^{\circ}C$			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, R1 = 500 Ω, R2 = 500 Ω, $T_A$ = MIN to MAX†			
*				′F257			SN54F257		SN74F257	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	Any Y	2.2	4.1	6	2.2	8	2.2	7	ns
<sup>t</sup> PHL			1.2	3.8	5.5	1	8	1.2	6.5	
<sup>t</sup> PLH	A/B	Any Y	3.7	9.7	13	3.7	15.5	3.7	15	ns
<sup>t</sup> PHL	AVB		2.7	6.1	8.5	2.7	10.5	2.7	9.5	
<sup>t</sup> PZH	5	Amus V	2.2	5.5	7.5	2.2	9.5	2.2	8.5	
t <sub>PZL</sub>	G	Any Y	2.2	5.1	7.5	2.2	10	2.2	8.5	ns
<sup>t</sup> PHZ	G	Any Y	1.2	3.9	6	1.2	7	1.2	7	
<sup>t</sup> PLZ	G .		1.2	4.1	6	1.2	9.5	1.2	7	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

SDFS067A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- 3-State Outputs Interface Directly With System Bus
- Provides Bus Interface From Multiple Sources in High-Performance Systems
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### description


The 'F258 is designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs will not load the data lines when the output-enable  $(\overline{OE})$  input is at a high logic level.

The SN54F258 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74F258 is characterized for operation from 0°C to 70°C.


#### **FUNCTION TABLE**

	OUTPUT				
OE	A/B	Α	В	Υ	
Н	Х	Х	Х	Z	
L	L	L	Х	Н	
L	L	Н	, X	L '	
L	н	Χ	L	Н	
L	Н	X	Н	L	

#### SN54F258 . . . J PACKAGE SN74F258 . . . D OR N PACKAGE (TOP VIEW)




SN54F258 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



SDFS067A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range (see Note 1)	–1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	$\dots$ -0.5 V to 5.5 V
Voltage range applied to any output in the high state	$\dots$ -0.5 V to V <sub>CC</sub>
Current into any output in the low state: SN54F258	40 mA
SN74F258	48 mA
Operating free-air temperature range: SN54F258	55°C to 125°C
SN74F258	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



SDFS067A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### recommended operating conditions

		SN54F258			SN74F258			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			8.0	>
lк	Input clamp current			-18			-18	mA
ЮН	High-level output current			-3			-3	mA
lOL	Low-level output current			20			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		SN54F258			SN74F258			UNIT
PARAMETER			MIN	TYP <sup>†</sup>	MAX	MIN	TYPT	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$ $I_{I} = -18 \text{ mA}$				-1.2			-1.2	V
	V 45V	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		
VOH	V <sub>CC</sub> = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V
	V <sub>CC</sub> = 4.75 V,	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
V	V 45V	I <sub>OL</sub> = 20 mA		0.3	0.5				٧
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	
lozh	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μА
lozL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50			-50	μΑ
· 4	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 7$				0.1			0.1	mA
lін	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
ΊL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
Іссн	V 55V	Condition A		6.2	9.5	-	6.2	9.5	
<sup>I</sup> CCL	V <sub>CC</sub> = 5.5 V, See Note 2	Condition B		15.1	23		15.1	23	mA
Iccz		Condition C		11.3	. 17		11.3	17	

 $<sup>\</sup>dagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

- A. All B inputs at 4.5 V, other inputs grounded
- B. A/B and all B inputs at 4.5 V, other inputs grounded
- C.  $\overline{\text{OE}}$  and all B inputs at 4.5 V, other inputs grounded

<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: I<sub>CC</sub> is measured with the outputs open under the following conditions:

### SN54F258, SN74F258 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SDFS067A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	то (оитрит)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25^{\circ}\text{C}$			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, R1 = 500 Ω, R2 = 500 Ω, $T_A$ = MIN to MAX†				UNIT
				′F258		SN54	F258	SN74	F258	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Data	Amy V	1	3.6	5.3	1	7.5	1	6	— Ins I
tpHL	(A or B)	Any Y	1	3.1	4.7	1	6	1	5.5	
t <sub>PLH</sub>	A/B	Any Y	3.2	6.1	8.5	3.2	12	3.2	9.5	ns
t <sub>PHL</sub>	AVD		3.2	6.9	9.5	3.2	11.5	3.2	11	118
<sup>t</sup> PZH	G	Any Y	2.2	5.5	7.5	2.2	11	2.2	8.5	ns
<sup>t</sup> PZL	G ,		2.2	5.1	7.5	2.2	9.5	2.2	8.5	115
<sup>t</sup> PHZ	G	Amy V	1.2	3.9	6	. 1	. 7	1.2	7	no
t <sub>PLZ</sub>	G	Any Y	1.2	4.1	6	1.2	9	1.2	7	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

### SN74F260 DUAL 5-INPUT POSITIVE-NOR GATE

SDFS012A - D3214, JANUARY 1989 - REVISED OCTOBER 1993

 Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

### description

The SN74F260 contains two independent 5-input positive-NOR gates. It performs the Boolean functions Y = A + B + C + D + E in positive logic.

The SN74F260 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.


#### D OR N PACKAGE (TOP VIEW)

1A [	1	U	14	6	٧c	С
1B [	2		13	•	1E	
1C [	3		12		1D	
2A [	4		11		2E	
1Y [	5		10	1	2D	
2Y [	6		9	0	2C	
GND [	7		8		2B	

### logic symbol†

#### 1B 3 5 1C 12 1D 13 1E 2A 8 2B 9 2C 10 2D 11 2E

### logic diagram, each gate (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## SN74F260 DUAL 5-INPUT POSITIVE-NOR GATE

SDFS012A - D3214, JANUARY 1989 - REVISED OCTOBER 1993

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	٧
$V_{IH}$	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
lik ·	Input clamp current			-18	mA
ЮН	High-level output current			-1	mA
lOL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	7	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	l <sub>l</sub> = – 18 mA			-1.2	٧
V	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		V
Voн	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.7			V
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5	V
lį lį	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1	mA
ЧΗ	V <sub>CC</sub> = 5.5 V,	V <sub>J.</sub> = 2.7 V			20	μΑ
։ կլ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6	mA
los <sup>‡</sup>	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 0	-60		-150	mA
Іссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		4.6	6.5	mA
lccr	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 4.5 V		7.3	9.5	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	$V_{CC}$ = 5 V, $C_L$ = 50 pF, $R_L$ = 500 Ω, $T_A$ = 25°C			V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R <sub>L</sub> = 500 Ω T <sub>A</sub> = MIN t	UNIT	
			MIN	TYP	MAX	MIN	MAX	·
<sup>t</sup> PLH	ARCDE		1.7	4	5.5	1.2	6.5	
<sup>t</sup> PHL	A, B, C, D, E	<b>T</b>	1	2.5	4	1	4.5	ns

 $<sup>\</sup>S$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and waveforms are shown in Section 1.

<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

### SN54F280B, SN74F280B 9-BIT PARITY GENERATORS/CHECKERS

SDFS008A - D2932, APRIL 1986 - REVISED OCTOBER 1993

- Generates Either Odd or Even Parity for Nine Data Lines
- Cascadable for N-Bits Parity
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These universal, monolithic, 9-bit parity generators/checkers feature odd and even outputs to facilitate operation of either odd or even parity application. The word-length capability is easily expanded by cascading.

The SN54F280B is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F280B is characterized for operation from 0°C to 70°C.


#### **FUNCTION TABLE**

NO. OF INPUTS A THRU I	OUTPUTS					
THAT ARE HIGH	Σ ΕΥΕΝ	$\Sigma$ ODD				
0, 2, 4, 6, 8	Н	L				
1, 3, 5, 7, 9	L	Н				

#### SN54F280B . . . J PACKAGE SN74F280B . . . D OR N PACKAGE (TOP VIEW)




## SN54F280B . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

SDFS008A -- D2932, APRIL 1986 -- REVISED OCTOBER 1993

## logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

### SN54F280B, SN74F280B 9-BIT PARITY GENERATORS/CHECKERS

SDFS008A - D2932, APRIL 1986 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range (see Note 1)	1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mÅ
Operating free-air temperature range: SN54F280B	-55°C to 125°C
SN74F280B	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

			N54F280	В	12	174F280	В	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX `	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
٧ <sub>IH</sub>	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	V
lκ	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	. 0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPLETIONS		SI	SN54F280B				SN74F280B			
PARAMETER	I ES	ST CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT		
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			<i>,</i> –1.2	٧		
V	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4				
VOH	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = - 1 mA				2.7			٧		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧		
lį .	V <sub>CC</sub> = 0,	V <sub>I</sub> = 7 V			0.1			0.1	mA		
ΊΗ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ		
ЦL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 20			- 20	μΑ		
los§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA		
lcc	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		26	35		26	35	mA		

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## SN54F280B, SN74F280B 9-BIT PARITY GENERATORS/CHECKERS

SDFS008A - D2932, APRIL 1986 - REVISED OCTOBER 1993

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>I</sub> R <sub>I</sub> T <sub>A</sub>	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25^{\circ}\text{C}$			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX $^{\dagger}$				
			MIN	F280B TYP	MAX	SN54F MIN	280B MAX	SN74F MIN	280B MAX		
tPLH t		Any input Σ EVEN	3.2	6.1	9	2.7	13	2.7	10		
t <sub>PHL</sub>	Any input		3.2	6.6	10	2.7	15	2.7	11	ns	
<sup>†</sup> PLH	Ameliament	2.000	3.2	6.1	9	2.7	14	2.7	10		
t <sub>PHL</sub>	Any input	ΣODD	3.2	6.6	10	2.7	14	2.7	11	ns	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.

SDFS069A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Full-Carry Look-Ahead Across the Four Bits
- Systems Achieve Partial Look-Ahead Performance With the Economy of Ripple Carry
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

The 'F283 is a full adder that performs the addition of two 4-bit binary words. The sum  $(\Sigma)$  outputs are provided for each bit and the resultant carry (C4) output is obtained from the fourth bit.


The device features full internal look-ahead across all four bits generating the carry term C4 in typically 5.7 ns. This capability provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form. End-around carry can be accomplished without the need for logic or level inversion.


The 'F283 can be used with either all-active-high (positive logic) or all-active-low (negative logic) operands.

The SN54F283 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F283 is characterized for operation from 0°C to 70°C.

#### SN54F283 . . . J PACKAGE SN74F283 . . . D OR N PACKAGE (TOP VIEW)




## SN54F283 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



## logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

#### **FUNCTION TABLE**

			***************************************			OUT	PUTS	,		
	INP	UTS		Wi	IEN CO	= L	WHEN C0 = H			
L				WHEN C2 = L			WH	IEN C2 :	= H	
A1	B1	A2	B2	Σ1	Σ2	C2	Σ1	Σ2	C2	
,АЗ	<b>B</b> 3	A4	84	Σ3	Σ4	C4	Σ3	Σ4	C4	
L	L	L	L	L	L	L	Н	L	L	
н	L	L	L	Н	L	L	L	н	L	
L	н	L	L	Н	L	L	L	н	L	
Н	н	L	L	· L	н	L	Н	н	L	
L	L	Н	L	L	Н	L	Н	н	L	
Н	L	н	L	н	Н	L	L	L	Н	
L	н	Н	L	Н	Н	L	L	L	Н	
Н	H	Н	L	L	L	H ·	Н	L	Н	
L	L	L	Н	L	Н	L	Н	н	L	
H	L.	L	Н	н	Н	L	L	L	Н	
L	н	L	Н	Н	н	L	L	L	н	
Н	н	L	Н	L	L	н	Н	L	Н	
L	L	н	н	L	L	н	н	L	н	
Н	L .	Н	н	н	L	н	L	Н	н	
L	н	н	Н	н	L	н	L	н	н	
.H	Н	Н	Н	L	Н	Н	Н	н	н	

NOTE: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ1 and Σ2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ3, Σ4, and C4.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range (see Note 1)	
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	$\dots$ -0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F283	-55°C to 125°C
SN74F283	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



## SN54F283, SN74F283 4-BIT BINARY FULL ADDERS WITH FAST CARRY

SDFS069A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

		SN54F283			S	N74F283	3	LINUT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	٧
lік	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER		ST CONDITIONS	S	N54F283	3	、S	N74F283	3	UNIT
PAR	AIVICIEK	l les	SI CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
ViK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	٧
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 1 mA	2.5	3.4		2.5	3.4		V
VOH		$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = - 1 mA				2.7			<b>V</b>
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧
Ц .		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7· V			0.1			0.1	mA
ΊΗ		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
l	Any A or B	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 1.2			- 1.2	mA
I <sub>I</sub> L	C0	vCC = 5.5 v,	V  = 0.5 V			- 0.6			0.6	ША
los‡		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
Icc		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		36	55		36	55	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (оитрит)	C R	CC = 5 V L = 50 p L = 500 : A = 25°C	F, Ω,	C R	լ = 50 p լ = 500 s			UNIT	
	, ,		′F283			SN54	F283	SN74			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	<u></u>		2.7	6.6	9.5	2.7	14	2.7	10.5	ns	
<sup>‡</sup> PHL	C0	Σ	3.2	6.6	9.5	3.2	14	3.2	10.5	115	
tPLH	A or B	Σ	3.2	6.6	9.5	3.2	14	3.2	10.5	ns	
t <sub>PHL</sub>	AOIB	2	2.7	6.6	9.5	2.7	14	2.7	10.5	110	
tpLH	CO	C4	2.7	5.3	7.5	2.7	10.5	2.7	8.5	ns	
tPHL	C0	04	2.2	5	7	2.2	10	2.2	8	115	
<sup>t</sup> PLH	A or B	C4	2.7	5.3	7.5	2.7	10.5	2.7	8.5	ne	
t <sub>PHL</sub>	AUB	C4	2.2	4.9	7	2.2	10	2.2	8	ns 3	

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and waveforms are shown in Section 1.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## SN54F299, SN74F299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

Four Modes of Operation:

Hold (Store) **Shift Right** Shift Left

- **Load Data**
- **Operates With Outputs Enabled or at High Impedance**
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- **Direct Overriding Clear**
- **Applications:**

Stacked or Push-Down Registers **Buffer Storage** 

**Accumulator Registers** 

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

These 8-bit universal shift/storage registers feature multiplexed I/O ports to achieve full 8-bit data handling in a single 20-pin package. Two function-select (S0, S1) inputs and two output-enable (OE1, OE2) inputs can be used to choose the modes of operation listed in the function table.


Synchronous parallel loading is accomplished by

taking both S0 and S1 high. This places the 3-state outputs in a high-impedance state and permits


data that is applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs when the clear (CLR) input is low. Taking either  $\overline{OE1}$  or  $\overline{OE2}$  high disables the outputs but has no effect on clearing, shifting, or storage of data.

The SN54F299 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F299 is characterized for operation from 0°C to 70°C.

#### SN54F299 . . . J PACKAGE SN74F299 . . . DW OR N PACKAGE (TOP VIEW)



#### SN54F299 . . . FK PACKAGE (TOP VIEW)



## SN54F299, SN74F299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS


SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

#### **FUNCTION TABLE**

MODE				INP	JTS				VO PORTS								OUTPUTS	
MODE	CLR	S1	S0	OE1†	OE2†	CLK	SL	SR	A/Q <sub>A</sub>	B/QB	C/QC	D/QD	E/QE	F/Q <sub>F</sub>	G/QG	H/Q <sub>H</sub>	$Q_{\mathbf{A}'}$	$Q_{H'}$
	L	Х	L	L	L	Х	Х	Х	L	L	L	L	L	L	L	L	L	L
Clear	L	L	Х	L	L	Х	Х	Χ	L	L	L	L	L	L	L	L	L	L
	L	Н	Н	Х	Х	Χ	Х	Χ	Х	Х	X	Х	Х	Χ	Х	Х	L	L
Hold	Н	L	L	L	L	Х	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
Holu	Н	X	Х	L	L	L	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	$Q_{D0}$	Q <sub>E0</sub>	Q <sub>F0</sub>	$Q_{G0}$	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
Shift	Н	L	Н	L	L	1	Х	Н	H	Q <sub>An</sub>	Q <sub>Bn</sub>	QCn	QDn	QEn	Q <sub>Fn</sub>	QGn	Н	QGn
Right	Н	L	Н	L	L	1	Х	L.	L.	$Q_{An}$	Q <sub>Bn</sub>	$Q_{Cn}$	$Q_{Dn}$	$Q_{En}$	QFn	$Q_{Gn}$	L	QGn
Shift	Н	Н	L.	L	L	1	Н	Х	Q <sub>Bn</sub>	QCn	Q <sub>Dn</sub>	QEn	QFn	Q <sub>Gn</sub>	Q <sub>Hn</sub>	Н	Q <sub>Bn</sub>	Н
Left	Н	Н	L	L	L	↑ ·	L	Х	Q <sub>Bn</sub>	$Q_{Cn}$	Q <sub>Dn</sub>	QEn	QFn	$Q_{Gn}$	Q <sub>Hn</sub>	L	Q <sub>Bn</sub>	Lj
Load	Н	Н	Н	Х	Х	, 1	Х	Х	а	b	С	d	е	f	g	h	а	h

NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.


#### logic symbol‡



<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

<sup>†</sup> When one or both output-enable inputs are high the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

SDFS071A - MARCH 1987 - REVISED OCTOBER 1993



† I/O ports not shown: B/QB (13), C/QC (6), D/QD (14), E/QE (5), F/QF (15), and G/QG (4).

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		–1.2 V to 7 V
Input current range		
Voltage range applied to any output in the	ne disabled or power-off state .	0.5 V to 5.5 V
Voltage range applied to any output in the	ne high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state:	Q <sub>A'</sub> or Q <sub>H'</sub>	40 mA
	SN54F299 (Q <sub>A</sub> thru Q <sub>H</sub> )	40 mA
	SN74F299 (QA thru QH)	48 mA
Operating free-air temperature range:	SN54F299	–55°C to 125°C
	SN74F299	0°C to 70°C
Storage temperature range		

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

## SN54F299, SN74F299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS **WITH 3-STATE OUTPUTS**

SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

·			s	N54F29	9	S	UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage		2			2			٧
V <sub>IL</sub>	Low-level input voltage				0.8			0.8	٧
ΙK	Input clamp current				-18			-18	mA
1	High level cuttout current	Q <sub>A</sub> ' or Q <sub>H</sub> '			-1			-1	A
ЮН	High-level output current	Q <sub>A</sub> thru Q <sub>H</sub>			-3			-3	mA
1	Law level autout august	Q <sub>A</sub> ' or Q <sub>H</sub> '			20			20	- m A
lOL	Low-level output current	Q <sub>A</sub> thru Q <sub>H</sub>			20			24	mA
TA	Operating free-air temperature		-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETED	TEST	CONDITIONS	s	N54F29	•	s	N74F299	•	LINUT
PA	RAMETER	IESI	CONDITIONS	MIN	TYP	MAX	MIN	TYP†	MAX	UNIT
VIK	,	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	V
	Q <sub>A</sub> , or Q <sub>H</sub> ,		I <sub>OH</sub> = - 1 mA	2.5	3.4		2.5	3.4		
	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -1 mA	2.5	3.4		2.5	3.4		V
Vон	QA IIIIU QH		$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V
	Any output	V <sub>CC</sub> = 4.75 V,	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
	Q <sub>A</sub> ' or Q <sub>H</sub> '		I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	
VOL	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5			,	٧
	I QA IIIIU QH		I <sub>OL</sub> = 24 mA					0.35	0.5	
1.	A thru H	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5.5 V			1			1	mA
14	Any other	J vCC = 2.2 v	V <sub>I</sub> = 7 V			0.1			0.1	IIIA
. +	A thru H	V	V <sub>I</sub> = 2.7 V			70			70	
I <sub>IH</sub> ‡	Any other	V <sub>CC</sub> = 5.5 V,	v  = 2.7 v			20			20	μА
	A thru H					-0.65			-0.65	
111_#	S0 or S1	V <sub>CC</sub> = 5.5 V,	$V_{  } = 0.5 V$			-1.2			-1.2	mA
	Any other					-0.6			-0.6	
los§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
Icc		V <sub>CC</sub> = 5.5 V,	See Note 2		68	95		68	95	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
‡ For I/O ports (O<sub>A</sub> thru O<sub>H</sub>), the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
NOTE 2: I<sub>CC</sub> is measured with OE1, OE2, and CLK at 4.5 V.

## SN54F299, SN74F299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C SN54F299				F299	SN74	UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			0	70	0	65	0	70	MHz
	Pulso duration	Pulse duration CLK high or low						7		
tw	Puise duration	CLR low		7		8		7		ns
	Setup time before	S0 or S1	High or low	8.5		9.5		8.5		
	CLK↑	A/Q <sub>A</sub> thru H/Q <sub>H</sub> , SR, or SL	High or low	5.5		6.5		5.5		ns
t <sub>su</sub>	Inactive-state setup time before CLK↑†	CLR	High	7		13		7		115
	11.11.11.11.11.11.11.11.11.11.11.11.11.	S0 or S1	High or low	0		0		. 0		
th	Hold time after CLK↑ -	A/Q <sub>A</sub> thru H/Q <sub>H</sub> , SR, or SL	High or low	2		2		2		ns

<sup>†</sup> Inactive-state setup time is also referred to as recovery time.

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT).	C <sub>i</sub>	CC = 5 \ L = 50 p L = 500 : \L = 25°C	<b>F</b> , Ω,	C <sub>L</sub> R <sub>L</sub>	= 50 pF = 500Ω		V,	UNIT
	( 5.)	(66.1.61)		′F299		SN54	F299	SN74		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			70	100		65		70		MHz
<sup>t</sup> PLH	OUK	Q <sub>A</sub> ′ or Q <sub>H</sub> ′	3.2	6.6	9	2.7	10.5	3.2	10	
<sup>t</sup> PHL	CLK		2.7	6.1	8.5	2.2	10	2.7	9.5	ns
<sup>t</sup> PLH	CLK	Q <sub>A</sub> thru Q <sub>H</sub>	3.2	6.6	9	2.7	11	3.2	10	ns
tPHL	] CLK		4.2	8.1	11	3.7	12.5	4.2	12	115
		Q <sub>A</sub> ' or Q <sub>H</sub> '	3.7	7.1	9.5	3.2	11.5	3.7	10.5	
<sup>t</sup> PHL	CLR	Q <sub>A</sub> thru Q <sub>H</sub>	5.7	10.6	14	5	15.5	5.7	15	ns
t <sub>PZH</sub>	7057 050		2.7	5.6	8	2.2	10.5	- 2.7	9	
tPZL	OE1 or OE2	Q <sub>A</sub> thru Q <sub>H</sub>	3.2	6.6	10	2.7	12	3.2	11	ns
t <sub>PHZ</sub>	OE1 or OE2	Q <sub>A</sub> thru Q <sub>H</sub>	1.7	4.1	6	1.7	9	1.7	7	
<sup>t</sup> PLZ	]OETOTOE2	QA IIII QH	1.2	3.6	5.5	1.2	7.5	1.2	6.5	ns

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

### SN74F323 8-BIT UNIVERSAL SHIFT-STORAGE REGISTER WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

SDFS072A - D2932, MARCH 1987 - REVISED OCTOBER 1993

<ul> <li>Four Modes of Operation: Hold (Store)</li> </ul>	DW OR N PACKAGE (TOP VIEW)
Shift Right Shift Left	S0 1 1 20 V <sub>CC</sub>
Load Data	OE1
<ul> <li>Operates With Outputs Enabled or at High Impedance</li> </ul>	G/Q <sub>G</sub>
3-State Outputs Drive Bus Lines Directly	E/Q <sub>E</sub> [ 5 16 ] H/Q <sub>H</sub> C/Q <sub>C</sub> [ 6 15 ] F/Q <sub>E</sub>
<ul> <li>Can Be Cascaded for N-Bit Word Lengths</li> </ul>	A/Q <sub>A</sub> 7 14 D/Q <sub>D</sub>
Synchronous Clear	Q <sub>A'</sub>
<ul> <li>Applications:</li> <li>Stacked or Push-Down Registers</li> </ul>	CLR [ 9 12 ] CLK GND [ 10 11 ] SR
Buffer Storage Accumulator Registers	·

## description

 Package Options Include Plastic Small-Outline Packages and Standard

Plastic 300-mil DIPs

This 8-bit universal register features multiplexed I/O ports to achieve full 8-bit data handling in a single 20-pin package. Two function-select (S0, S1) and two output-enable (OE1, OE2) inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in a high-impedance state and permits data that is applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs synchronously when the clear (CLR) input is low. Taking either OE1 or OE2 high disables the outputs but this has no effect on clearing, shifting, or storage of data.

The SN74F323 is characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE**

MODE				INP	UTS				I/O PORTS									OUTPUTS	
MODE	CLR	S1	S0	OE1†	OE2†	CLK	SL	SR	A/Q <sub>A</sub>	B/Q <sub>B</sub>	C/QC	D/QD	E/Q <sub>E</sub>	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	$Q_{\mathbf{A}'}$	$Q_{H'}$	
	L	Х	L	L	L	1	Х	Х	L	L	L	L	L	L	L	·L	L	L	
Clear	L	L	Χ	L	L	1	X	Х	L	L	L	L	L	L	L	L	L	L	
	L	н	Н	Х	X	1	х	X	Х	Χ	Χ	Χ	Χ	X	х	Χ	L	L	
Hold	Н	L	L	L	L	Х	Х	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>	
Hold	Н	х	Х	L	L	L	Х	Х	Q <sub>A0</sub>	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$	$Q_{E0}$	$Q_{F0}$	$Q_{G0}$	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>	
Shift	Н	L	Н	L	L	1	х	Н	Н	Q <sub>An</sub>	Q <sub>Bn</sub>	QCn	Q <sub>Dn</sub>	QEn	Q <sub>Fn</sub>	Q <sub>Gn</sub>	Н	Q <sub>Gn</sub>	
Right	Н	L	Н	L	L	1	х	L	L	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$	$Q_{Dn}$	$Q_{En}$	$Q_{Fn}$	QGn	L	Q <sub>Gn</sub>	
Shift	Н	Н	L	L	L	1	Н	Х	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	QGn	Q <sub>Hn</sub>	Н	Q <sub>Bn</sub>	Н	
Left	Н	Н	L	L	L	1	L	Х	Q <sub>Bn</sub>	Q <sub>Cn</sub>	$Q_{Dn}$	$Q_{En}$	$Q_{Fn}$	$Q_{Gn}$	$Q_{Hn}$	L	QBn	L	
Load	Н	Н	Н	Х	Х	1	X	Х	а	b	С	d	е	f	g	h	а	h	


NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. These data inputs are loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.



<sup>†</sup> When one or both output-enable inputs are high the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

SDFS072A - D2932, MARCH 1987 - REVISED OCTOBER 1993


#### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SDFS072A - D2932, MARCH 1987 - REVISED OCTOBER 1993

## logic diagram (positive logic)



<sup>†</sup> I/O ports not shown: B/Q<sub>B</sub> (13), C/Q<sub>C</sub> (6), D/Q<sub>D</sub> (14), E/Q<sub>E</sub> (5), F/Q<sub>F</sub> (15), and G/Q<sub>G</sub> (4).

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: $Q_{A'}$ or $Q_{H'}$	40 mÅ
Q <sub>A</sub> thru Q <sub>H</sub>	48 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

## SN74F323 8-BIT UNIVERSAL SHIFT-STORAGE REGISTER WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

SDFS072A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			٧
VIL	Low-level input voltage				0.8	٧
liK	Input clamp current				-18	mA
1	High level output output	Q <sub>A</sub> ' or Q <sub>H</sub> '			-1	A
ЮН	High-level output current	Q <sub>A</sub> thru Q <sub>H</sub>			-3	mA
	Laveland authorit ausward	Q <sub>A</sub> ′ or Q <sub>H</sub> ′			20	А
lOL	Low-level output current	Q <sub>A</sub> thru Q <sub>H</sub>			24	mA
TA	Operating free-air temperature		0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	1	TEST CONDITIONS	MIN	TYP	MAX	UNIT
٧ıĸ		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2	٧
	Q <sub>A</sub> ' or Q <sub>H</sub> '		I <sub>OH</sub> = - 1 mA	2.5	3.4		
V	O . thru O .	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 1 mA	2.5	3.4		V
VOH	Q <sub>A</sub> thru Q <sub>H</sub>		I <sub>OH</sub> = -3 mA	2.4	3.3		<b>V</b>
	Any output	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -1 mA to -3 mA	2.7			
	Q <sub>A</sub> ' or Q <sub>H</sub> '	V 45V	I <sub>OL</sub> = 20 mA		0.3	0.5	V
VOL	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA		0.35	0.5	V
1.	A thru H	V FFV	V <sub>I</sub> = 5.5 V			1	mA
.11	Any other	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1	IIIA
. +	A thru H		V: 07V			- 70	^
lн‡	Any other	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20	μΑ
	A thru H					-0.65	
111.	S0 or S1	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V		,	-1.2	mA
	Any other					-0.6	
los§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	mA
lcc		V <sub>CC</sub> = 5.5 V,	See Note 2	,	68	95	mA

NOTE 2: I<sub>CC</sub> is measured with  $\overline{\text{OE1}}$ ,  $\overline{\text{OE2}}$ , and CLK at 4.5 V.

 $<sup>\</sup>bar{\text{T}}$  All typical values are at VCC = 5 V, TA = 25°C.  $\bar{\text{F}}$  For I/O ports (QA thru QH), the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## 8-BIT UNIVERSAL SHIFT-STORAGE REGISTER WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS SDF5072A - D2932, MARCH 1987 - REVISED OCTOBER 1993

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		,		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		MIN	MAX	UNIT	
				MIN	MAX				
fclock	Clock frequency		CLK high or low			0	70	MHz	
t <sub>W</sub>	Pulse duration	CLK high or low	CLK high or low			7		ns	
	7	S0 or S1	High or low	8.5		8.5			
t <sub>su</sub>	Setup time before CLK↑	A/QA thru H/QH, SR, or SL	High or low	5		5		ns	
		CLR	High or low	10		10			
		S0 or S1	High or low	0		0			
th	Hold time after CLK↑	A/QA thru H/QH, SR, or SL	High or low	2		2		ns	
		CLR	High or low	0		0			

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	то (оитрит)		$V_{CC}$ = 5 V, $C_{L}$ = 50 pF, $R_{L}$ = 500 Ω, $T_{A}$ = 25°C			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX <sup>†</sup>		
			MIN	TYP	MAX	MIN	MAX		
f <sub>max</sub>			70	100		70		MHz	
tPLH	CLK	00.0	3.2	6.6	9	3.2	10	ns	
t <sub>PHL</sub>	OLK	Q <sub>A</sub> , or Q <sub>H</sub> ,	2.7	6.1	8.5	2.7	9.5	115	
t <sub>PLH</sub>	CLK	O . thru O .	3.2	6.6	9	3.2	10	ns	
<sup>t</sup> PHL	OLK	Q <sub>A</sub> thru Q <sub>H</sub>	4.2	8.1	11	4.2	12	2	
<sup>t</sup> PZH	OE1 or OE2	O	2.7	5.6	8	2.7	9	no	
tPZL	OET OF OE2	Q <sub>A</sub> thru Q <sub>H</sub>	3.2	6.6	10	3.2	11	ns	
t <sub>PHZ</sub>	OE1 or OE2	O thru Ou	1.7	4.1	6	1.7	7	ns	
tPLZ	OLI OI OE2	Q <sub>A</sub> thru Q <sub>H</sub>	1.2	3.6	5.5	1.2	6.5	115	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

## SN54F373, SN74F373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDFS076A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Eight Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs


#### description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'F373 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs will follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

SN54F373 . . . J PACKAGE SN74F373 . . . DB, DW, OR N PACKAGE (TOP VIEW)



SN54F373 . . . FK PACKAGE (TOP VIEW)



The output-enable  $(\overline{OE})$  input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74F373 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54F373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74F373 is characterized for operation from 0°C to 70°C.

## FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	н
L	Н	L	L
L	L	Χ	$Q_0$
Н	X	Χ	z

TEXAS


NSTRUMENTS

## SN54F373, SN74F373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SDFS076A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### logic symbol†

and IEC Publication 617-12.



### logic diagram (positive logic)



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	–30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: SN54F373	40 mA
SN74F373	48 mA
Operating free-air temperature range: SN54F373	–55°C to 125°C
SN74F373	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		SN54F373			SN74F373			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	V
lικ	Input clamp current			-18			-18	mA
ЮН	High-level output current			-3			-3	mA
lOL	Low-level output current			20			24	mA
TA	Operating free-air temperature	-55		125	0		70	Č

SDFS076A - D2932, MARCH 1987 - REVISED OCTOBER 1993

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	T	TEST CONDITIONS		SN54F373			SN74F373			
PARAMETER	163	SI CONDITIONS	MIN	TYP	MAX	MIN	TYP†	MAX	UNIT	
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = – 18 mA			-1.2			-1.2	V	
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 1 mA	2.5	3.4		2.5	3.4			
VOH	VCC = 4.5 V	I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		V	
	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7				
Voi	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5				V	
VOL	VCC = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	٧	
<sup>I</sup> OZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μΑ	
lozL	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V	1		-50			-50	μΑ	
lį	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA	
lн	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μA	
կլ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA	
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mΑ	
lccz	V <sub>CC</sub> = 5.5 V,	See Note 2		38	55		38	55	mA	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 2: I<sub>CC7</sub> is measured with  $\overline{OE}$  at 4.5 V and all other inputs grounded.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V <sub>CC</sub> = 5 T <sub>A</sub> = 25° 'F373	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C 'F373					SN74	UNIT
		MIN N	MAX	MIN	MAX	MIN	MAX		
t <sub>W</sub>	Pulse duration, LE high	6		6		6		ns	
t <sub>su</sub>	Setup time, data before LE↓	2		2		2		ns	
th	Hold time, data after LE↓	. 3		3		3		ns	

#### switching characteristics (see Note 3)

PARAMETER	ARAMETER (INPUT) (OUTPUT)		$V_{CC}$ = 5 V, $C_{L}$ = 50 pF, $R_{L}$ = 500 $\Omega$ , $T_{A}$ = 25°C			VC C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>	UNIT			
				′F373		SN54	F373	SN74	F373	
·	,		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	D	0	2.2	4.9	7	2.2	8.5	2.2	8	ns
t <sub>PHL</sub>	D	Q	1.2	3.3	5	1.2	7	1.2	6	115
t <sub>PLH</sub>	LE	0	4.2	8.6	11.5	4.2	15	4.2	13	ns
<sup>t</sup> PHL	LL.	Q	2.2	4.8	7	2.2	8.5	2.2	8	10
<sup>t</sup> PZH	ŌĒ		1.2	4.6	- 11	1.2	13.5	1.2	12	ns
<sup>t</sup> PZL	OE	Q	1.2	5.2	7.5	1.2	10	1.2	8.5	115
<sup>t</sup> PHZ	t <sub>PHZ</sub> OE	Q	1.2	4.1	6.5	1.2	10	1.2	7.5	ns
<sup>t</sup> PLZ	J.		1.2	3.4	6	1.2	7	1.2	6	10

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## SN54F374, SN74F374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SDFS077A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs


#### description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the 'F374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

SN54F374 ... J PACKAGE SN74F374 ... DB, DW, OR N PACKAGE (TOP VIEW)



## SN54F374 . . . FK PACKAGE (TOP VIEW)



The output enable  $(\overline{OE})$  input does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74F374 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54F374 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74F374 is characterized for operation from 0°C to 70°C.

## FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	1	Н	Н
L	$\uparrow$	L	L
L.	H or L	Х	Q <sub>0</sub>
Н	Х	Х	Z


## SN54F374, SN74F374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SDES077A - D2932 MARCH 1987 - REVISED OCTOBER 1993

#### logic symbol†

#### ΟE CLK 3 2 1D 1Q 1D 4 5 2Q 2D 7 6 3D 3Q 8 9 4D 4Q 12 13 5D 5Q 15 6D 17 16 7Q 7D 18 19 8Q

#### logic diagram (positive logic)



To Seven Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	$\ldots$ $-1.2\ V$ to 7 $V$
Input current range	30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: SN54F374	40 mA
SN74F374	48 mA
Operating free-air temperature range: SN54F374	55°C to 125°C
SN74F374	
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		SN54F374			SN74F374			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	٧
lik	Input clamp current			-18			-18	mA
ЮН	High-level output current			-3			-3	. mA
IOL	Low-level output current			20			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## SN54F374, SN74F374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SDFS077A - D2932, MARCH 1987 - REVISED OCTOBER 1993

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		T CONDITIONS	S	N54F37	4	S	N74F37	4	UNIT
PARAMETER	IES	ST CONDITIONS	MIN	TYP	MAX	MIN	TYPT	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = -18 mA			-1.2			-1.2	V
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		
Voн	VCC = 4.5 V	I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		V
	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
, V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5				· v
VOL	VCC = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	V
IOZH	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 2.7 V			50			50	μΑ
IOZL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50			-50	μΑ
Ц	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA
lн	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
İL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
ICCZ	V <sub>CC</sub> = 5.5 V,	See Note 2		55	86		55	86	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 2: ICC7 is measured with  $\overline{OE}$  at 4.5 V and all other inputs grounded.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			T <sub>A</sub> =	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C 'F374 MIN MAX		T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C SN54F374		SN74	F374	UNIT
			MIN			MAX	MIN	MAX				
fclock	Clock frequency		0	100	0	60	0	70	MHz			
	Pulse duration	CLK high	7		7		7					
t <sub>W</sub>		CLK low	6		6		6		ns			
	Out of the state of the COLICA	High	2		. 2.5		2					
t <sub>su</sub> Set	Setup time, data before CLK1 Low	Low	2		2	,	2		ns			
th	Hold time, data after CLK↑	High	2		. 2		2					
	Hold time, data after CLK1	Low	2		2.5		2		ns			

<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# SN54F374, SN74F374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SDFS077A - D2932, MARCH 1987 - REVISED OCTOBER 1993

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>i</sub>	CC = 5 V L = 50 pl L = 500 s L = 25°C	F, Ω,	C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>	= 50 pF = 500 Ω = MIN to	o MAX†		UNIT
1			′F374		SN54F374		SN74F374		1	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			100			60		70		MHz
<sup>t</sup> PLH	CLK	_	3.2	6.1	8.5	3.2	10.5	3.2	10	ns
<sup>t</sup> PHL	OLK	Q .	3.2	6.1	8.5	3.2	11	3.2	10	115
<sup>t</sup> PZH	ŌĒ		1.2	8.6	11.5	1.2	14	1.2	12.5	
<sup>t</sup> PZL	OE .	Q	1.2	5.4	7.5	1.2	10	1.2	8.5	ns
tPHZ	ŌĒ	Q	1.2	4.9	7	1.2	8	1.2	8	
t <sub>PLZ</sub>	OE.		1.2	3.9	5.5	1.2	7.5	1.2	6.5	ns

T For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

## SN74F377A OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE

SDFS018D - D2932, MARCH 1987 - REVISED OCTOBER 1993

<ul> <li>Contains Eight D-Type Flip-Flops</li> <li>With Single-Rail Outputs</li> </ul>	DW OR N PACKAGE (TOP VIEW)		
<ul> <li>Clock Enable Latched to Avoid False Clocking</li> </ul>	7	v <sub>cc</sub>	
<ul> <li>Applications Include:         Buffer/Storage Registers         Shift Registers         Pattern Generators</li> </ul>	1D	6 <b>[</b> ] 7Q	
Buffered Common Enable Input	2	5 🛮 6Q 4 🖟 6D	
Package Options Include Plastic	4D 🛮 8 1:	3 <b>[</b> ] 5D	
Small-Outline Packages and Standard  Plastic 300-mil DIPs	4Q [] 9 1: GND [] 10 1:	2	

#### description

The SN74F377A is a monolithic, positive-edge-triggered, octal, D-type flip-flop with clock enable inputs. The SN74F377A features a latched clock enable  $(\overline{CE})$  input.


Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if  $\overline{\text{CE}}$  is low. Clock triggering occurs at a particular voltage level and is not directly related to the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the  $\overline{\text{CE}}$  input.

The SN74F377A is characterized for operation from 0°C to 70°C.

## FUNCTION TABLE (each flip-flop)


ı		INPUTS	OUTPUT	
ı	CE	CLK	D	Q
	Н	X	Х	Q <sub>0</sub>
1	L	$\uparrow$	Н	н
	L	$\uparrow$	L	L
	Х	L	Х	Q <sub>0</sub>

#### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mÅ
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.



### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			٧
VIL	Low-level input voltage			0.8	٧
lικ	Input clamp current			- 18	mA
ЮН	High-level output current			-1	mA
lOL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
Varia	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = - 1 mA	2.5	3.4		٧
Voн	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = – 1 mA	2.7			٧
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 20 mA		0.3	0.5	٧
lj	$V_{CC} = 0$ ,	V <sub>I</sub> = 7 V			0.1	mA
lih .	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
1 <sub>IL</sub>	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.5 V			- 0.6	mA
los <sup>‡</sup>	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 0	- 60		- 150	mA
Іссн	$V_{CC} = 5.5 V$ ,	See Note 2		55	72	mA
ICCL	V <sub>CC</sub> = 5.5 V,	See Note 3		70	90	mA

 $<sup>\</sup>overline{\dagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### timing requirements

	,		V <sub>CC</sub> :		V <sub>CC</sub> = 4.5 V to 5.5 V, T <sub>A</sub> = MIN to MAX§		UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	110	0	110	MHz
t <sub>w</sub>	Pulse duration		4		5		ns
,		Data high or low	2		2		
t <sub>su</sub>	Setup time before CLK↑	CE high	2.5		2.5		ns
	•	CE low	4		4.5		
		Data high or low	1		1		
th	Hold time after CLK↑	CE high or low	0		0		ns

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTES: 2. I<sub>CCH</sub> is measured after applying a momentary ground, then 4.5 V, to the clock input with all data inputs at 4.5 V and the enable input at CND.

<sup>3.</sup> I<sub>CCL</sub> is measured after applying a momentary ground, then 4.5 V, to the clock input with all data and enable inputs at GND.

## SN74F377A OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE

SDFS018D - D2932, MARCH 1987 - REVISED OCTOBER 1993

### switching characteristics (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25^{\circ}\text{C}$		V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pl R <sub>L</sub> = 500 C T <sub>A</sub> = MIN 1	),	UNIT	
			MIN	TYP	MAX	MIN	MAX	1
fmax			110	125		110		MHz
tPLH	CLK	Any Q	4	6.5	8.5	4	10	no
t <sub>PHL</sub>	OLK	Any Q	4	7	9	4	10.5	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 4: Load circuit and waveforms are shown in Section 1.

SDFS030B - D2932, MARCH 1987 - REVISED OCTOBER 1993

<ul> <li>Contains Six D-Type Flip-Flops</li> <li>With Single-Rail Outputs</li> </ul>	D OR N PACKAGE (TOP VIEW)				
<ul> <li>Applications Include:         Buffer/Storage Registers         Shift Registers         Pattern Generators</li> </ul>	CLKEN [ 1 1Q [ 2 1D [ 3		V <sub>CC</sub> 6Q 6D		
Buffered Common Enable Input	2D [] 4 2Q [] 5	1	] 5D		
<ul> <li>Package Options Include Plastic</li> <li>Small-Outline Packages and Standard</li> <li>Plastic 300-mil DIPs</li> </ul>	2Q [] 5 3D [] 6 3Q [] 7 GND [] 8	5 11 7 10	] 5Q ] 4D ] 4Q ] CLK		

### description

The SN74F378 is a positive-edge-triggered D-type flip-flop with a clock enable (CLKEN) input. The SN74F378 is similar to the SN74F174 but features a common clock enable instead of a common clear.


Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if  $\overline{\text{CLKEN}}$  is low. Clock triggering occurs at a particular voltage level and is not directly related to the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN74F378 is characterized for operation from 0°C to 70°C.

## FUNCTION TABLE (each flip-flop)


l l	OUTPUT		
CLKEN	CLK	D	Q
Н	Х	Х	$Q_0$
L	1	Н	H
L	$\uparrow$	L	L
Х	L	Χ	Q <sub>0</sub>

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
lικ	Input clamp current			-18	mA
ЮН	High-level output current			-1	mA
loL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C



NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

SDFS030B - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	Т	TEST CONDITIONS		TYP	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = - 18 mA	1		- 1.2	٧
VOH	$V_{CC} = 4.5 V$ ,	I <sub>OH</sub> = – 1 mA	2.5	3.4		٧
VOH VOH	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = - 1 mA	2.7			
VOL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5	V
iį	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA
lін	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
IIL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6	mA
los <sup>‡</sup>	$V_{CC} = 5.5 V$ ,	. V <sub>O</sub> = 0	- 60		- 150	mA
lcc	V <sub>CC</sub> = 5.5 V,	See Note 2		30	45	mA

 $<sup>\</sup>dagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### timing requirements

				V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		V <sub>CC</sub> = 4.5 V to 5.5 V, T <sub>A</sub> = MIN to MAX§	
				MAX	MIN	MAX	
fclock	Clock frequency		0	110	0	110	MHz
	Pulse duration	CLK high	4		4		
t <sub>W</sub>		CLK low	6		6		ns
		Data high or low	5		5		
t <sub>su</sub>	Setup time before CLK↑	CLKEN high	3.5		3.5		ns
	•	CLKEN low	5		5		
th		Data high or low	1		1		
	Hold time after CLK↑	CLKEN high or low	0		0		ns

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C		$C_L = 50 \text{ pF},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $R_L = 500 \Omega,$		$C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$	
			MIN	TYP	MAX	MIN	MAX	
fmax	·		110	125		110		MHz
<sup>t</sup> PLH	- CLK	Any Q	3.3	4.5	6.1	3.1	6.7	ns
t <sub>PHL</sub>		Ally Q	3	4.2	. 6	2.9	6.1	115

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: I<sub>CC</sub> is measured with all outputs open, all data inputs and the enable input grounded, and the clock input at 4.5 V after being momentarily grounded.

SDFS079A - D2932, MARCH 1987 - REVISED OCTOBER 1993


- Fully Parallel 4-Bit ALU in 20-Pin Package
- Ideally Suited for High-Density Economical Processors
- Ripple-Carry (C<sub>n+4</sub>) and Overflow (OVR) Outputs
- Arithmetic and Logic Operations Selected Specifically to Simplify System Implementation:

A Minus B B Minus A A Plus B

Five Other Functions

Package Options Include Plastic
Small-Outline Packages and Standard

Plastic 300-mil DIPs



#### description

The SN74F382 is an arithmetic logic unit (ALU)/function generator that performs eight binary arithmetic/logic operations on two 4-bit words as shown in the function table. The exclusive-OR, AND, and OR functions of the two Boolean variables are provided without the use of external circuits. In addition, the outputs can be cleared (low) or preset (high) as desired. The device provides a ripple-carry ( $C_{n+4}$ ) output to ripple the carry to the  $C_n$  input of the next stage. It detects and indicates the two's complement overflow condition via the overflow (OVR) output. OVR is logically equivalent to  $C_{n+3} \oplus C_{n+4}$ . When the SN74F382 is cascaded to handle word lengths longer than four bits in length, only the most significant OVR is used.

The SN74F382 is characterized for operation from 0°C to 70°C.

**FUNCTION TABLE** 


SI	ELECTIO	)N	ARITHMETIC/LOGIC
S2	S1	S0	OPERATION
L	L.	L	Clear
L	L	Н	B minus A
L	H	L	A minus B
L	Н	Н	A plus B
н	L	L	A⊕B
н	L	H	A + B
Н	Н	L	AB
Н	Н	Н	Preset

SDFS079A - D2932, MARCH 1987 - REVISED OCTOBER 1993

PIN	DESIGNATIO	NS
-----	------------	----

DESIGNATION	PIN NO.	FUNCTION
A3, A2, A1, A0	17, 19, 1, 3	Word A inputs
B3, B2, B1, B0	16, 18, 2, 4	Word B inputs
S2, S1, S0	7, 6, 5	Function-select inputs
Cn	15	Carry input for addition, inverted carry input for subtraction
F3, F2, F1, F0	12, 11, 9, 8	Function outputs
C <sub>n+4</sub>	14	Ripple-carry output
OVR	13	Overflow output
VCC	20	Supply voltage
GND	10	Ground

#### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### function table

Certain differences exist in the OVR and  $C_{n+4}$  function table compared with similar parts from other technologies and other vendors. No differences exist in the arithmetic modes (B minus A, A minus B, and A plus B) where these outputs perform valuable cascade functions. There are slight differences in the other modes (clear, A + B,  $A \oplus B$ , AB, and preset), in which these outputs strictly *don't care*.

The following function table is a condensed version and assumes for  $A_n$  that A0, A1, A2, and A3 inputs all agree, and for  $B_n$  that B0, B1, B2, and B3 inputs all agree. This table is intended to point out the response of these OVR and  $C_{n+4}$  outputs in all modes of operation to facilitate incoming inspection.




SDFS079A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### **FUNCTION TABLE**

FUNCTION TABLE												
ARITHMETIC/LOGIC			INP	UTS				OUTI	PUTS		OVR	· ·
OPERATION	S2	S1	S0	Cn	An	Вn	F3	F2	F1	F0	OVA	C <sub>n+4</sub>
Clear	L	L	L	Х	Х	Х	L	L	L	L	Н	Н
				L	L	L	Н	Н	Н	Н	L	L.
				L	L	Н	Н	Н	Н	L	L	Н
	ļ			L	Н	L	L	L	L	L	L	L
B minus A	L	L	н	<u> </u>	) H	Н	H	Н	H L	Н	L	L H
	ļ			H	L	L H	L	L H	Н	L H		Н
				Н	ЬĦ	Ë	"	Ë	Ľ	. Н	Ĺ	L
				Н	Н	H	L	Ĺ	Ĺ	Ĺ	L	H.
,				L	L	L	Н	Н	Н	Н	L	L.
				L	L	Н	L	L	L	L	L	L
				L	Н	L	Н	Н	Н	L	L	Н
A minus B	L	Н	L	<u>L</u>	H	Н	l H	H	H	H	L	L
				Н	L	L H	L	L L	L L	L	L	Н
	Į			H	Н	L	Н	Н	H	H H	L	L H
				Н	H	H	"	Ë	Ë	Ľ	Ĺ	H
				L	L	L	L	L	L	L	L	L
	Į			L	L	Н	н	Н	Н	Н	L	L
	L H			L	Н	L	Н	Н	Н	Н	L	, L
A plus B		н	L	H	H	H	H	H	L	L	Н	
,			H	L	L H	L	L L	L L	H L	L	L H	
				H	Ь	L	ן ב	L	L	L	Ŀ	Н
				н	H	H	H	Н	H	Н	Ĺ	H
-				Х	L	L	L	L	L	L	L	L
	}			X	L	Н	Н	Н	Н	Н	. L	L
A ⊕ B	H	L	L	L	Н	L	Н	Н	Н	Н	L	L
				H	H	L	Н	H	H	H	Н	Н
				X	H L	H L	L	L	L L	<u>L</u>	H L	H L
				x	ונ	Н	Н	Н	H	Н	[	L
A + B	Н	L	н	x	Ìн	L	l∺	H	H	Н.	[	Ĺ
				L	н	Н	н	Н	Н	Н	<u> </u>	L
	İ			Н	Н	Н	Н	Н	Н	Н	Н	Н
				Х	L	L	L	L	L	L	Н	Н
АВ	l			X		Н	L	L	L	L	L	L
	Н	Н	L	X L	H	L H	L H	L H	L H	L H	H	H L
	}			Н	Н	Н	H	Н	Н	Н	H	Н
				Х	ī	L	Н	H	Н	Н	L	L
				х	L	Н	Н	Н	Н	Н	L	L
Preset	н	н	Н	х	н	L	н	Н	Н	Н	L	L
				L	H	Н	H	Н	Н	Н	L	L
				Н	Н	Н	Н	Н	Н	Н	Н	Н

### logic diagram (positive logic)





SDFS079A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mÅ
Operating free-air temperature range	0°C to 70°C
Storage temperature range	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2			٧
V <sub>IL</sub>	Low-level input voltage			0.8	٧
<sup>I</sup> IK	Input clamp current			-18	mA
ЮН	High-level output current			-1	mA
lOL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	Т	TEST CONDITIONS			MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	. I <sub>I</sub> = –18 mA			-1.2	٧	
Vari		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		V	
VOH		$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 1 mA	2.7			V	
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5	٧	
lį		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA	
ΙΗ		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μА	
	Any A or B					- 2.4		
١ <sub>١L</sub>	Any S	V <sub>CC</sub> = 5.5 V,	$V_I = 0.5 V$			- 0.6	mA	
	C <sub>n</sub>					-3		
los§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	mA	
Icc		V <sub>CC</sub> = 5.5 V,	See Note 2		54	81	<sup>*</sup> mA	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 2: ICC is measured with all outputs open, S0 and Cn inputs at 4.5 V, and all other inputs grounded.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SDFS079A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pl R <sub>L</sub> = 500 C T <sub>A</sub> = MIN t	UNIT	
			MIN	TYP	MAX	MIN	MAX	
<sup>t</sup> PLH	^	A-1.4 F	2.3	5.3	11	2.3	12	ns
<sup>t</sup> PHL	C <sub>n</sub>	Any F	2.2	4.6	7.5	2.2	8.5	110
<sup>t</sup> PLH		. A	2.7	6.9	12	2.4	13	
t <sub>PHL</sub>	Any A or B	Any F	2.5	6.1	10	2.3	11	ns
<sup>t</sup> PLH	S0, S1, S2		4.7	8.3	15	4.3	17	
<sup>t</sup> PHL		Any F	3.3	7.5	- 14	3.3	15	ns
<sup>t</sup> PLH	A A B		3.3	6.6	10	3.3	11	
<sup>t</sup> PHL	Any A or B	C <sub>n+4</sub>	3.4	6.3	10	3	10.5	ns
<sup>t</sup> PLH	20.01.00	0.40 0	3.6	9.8	16.5	3	17.5	
<sup>†</sup> PHL	S0, S1, S2	OVR or C <sub>n+4</sub>	5	8.6	13	4.6	14	ns
<sup>t</sup> PLH		T .	2.2	3.9	5.5	2	6.5	
<sup>†</sup> PHL	, C <sub>n</sub>	C <sub>n+4</sub>	3	4.8	6.5	2.6	7.5	ns
<sup>t</sup> PLH		0.45	3.3	7	11	3	12.5	
<sup>t</sup> PHL	C <sub>n</sub>	OVR	3	5	6.5	3	8	ns
t <sub>PLH</sub>	Amy A or D	OVE	5.1	8.8	13	4.7	15	
t <sub>PHL</sub>	Any A or B	OVR	3.3	6.9	10.5	3.3	11.5	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

#### SN54F520, SN74F520 8-BIT IDENTITY COMPARATORS

SDFS081A - MARCH 1987 - REVISED OCTOBER 1993

- Compares Two 8-Bit Words
- 20-kΩ Pullup Resistors on Q Inputs
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

These identity comparators perform comparisons on two 8-bit binary or BCD words. They provide  $\overline{P}=\overline{Q}$  outputs. The 'F520 features 20-k $\Omega$  pullup termination resistors on the Q inputs for analog or switch data.

The SN54F520 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F520 is characterized for operation from 0°C to 70°C.

**FUNCTION TABLE** 


INPL	JTS	ОИТРИТ
P, Q	OE	P = Q
P = Q	L	L
P≠Q	X	н
X	Н	Н


#### logic symbol†

SN54F520 . . . J PACKAGE SN74F520 . . . DW OR N PACKAGE (TOP VIEW)

		$\overline{}$		
ŌE [	1	U	20	] v <sub>cc</sub>
P0 [	2		19	P = Q
Q0 [	3		18	Q7
P1 [	4		17	] P7
Q1 [	5		16	] Q6
P2 [	6		15	] P6
Q2 [	7		14	] Q5
P3 [	8		13	] P5
Q3 [	9		12	] Q4
GND [	10		11	] P4

### SN54F520 . . . FK PACKAGE (TOP VIEW)






<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)



NOTE:  $20-k\Omega$  pullup resistors are on the Q inputs.

#### SN54F520, SN74F520 8-BIT IDENTITY COMPARATORS

SDFS081A - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V 1.2 V to 7 V
,		–30 mA to 5 mA
Voltage range applied to any output in t	the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state		40 mA
Operating free-air temperature range:		
	SN74F520	0°C to 70°C
Storage temperature range		-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		s	SN54F520			SN74F520			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage	4.5	. 5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	- 2			2			٧	
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	٧	
lıĸ	Input'clamp current			-18			-18	mA	
ЮН	High-level output current			-1			-1	mA	
lOL	Low-level output current			20			20	mA	
TA	Operating free-air temperature	-55	٧	125	0	· ·	70	°C	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		7.50	T CONDITIONS	S	N54F52	)	s	UNIT			
	PARAMETER	IES	CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII	
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = –18 mA			-1.2			-1,2	٧	
V		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		٧	
VOH		$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 1 mA				2.7			<b>,</b>	
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	V	
	OE and P inputs	-l ∨oo = 5.5 ∨	V <sub>I</sub> = 7 V			0.1			0.1	mA	
l <sub>l</sub>	Q inputs		V <sub>I</sub> = 5.5 V			0.1			0.1	IIIA	
1	OE and P inputs	V 55V	V. 07V			20			20	μΑ	
lΗ	Q inputs	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			-0.3			-0.3	mA	
	OE and P inputs	.,	V 05V			- 0.6			- 0.6	4	
ΙL	Q inputs	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			- 1			-1	mA	
los§		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-60		-150	-60		-150	mA	
lcc		$V_{CC} = 5.5 \text{ V},$	See Note 2		21	32		21	32	mA	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all inputs at 4.5 V.



<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

### SN54F520, SN74F520 8-BIT IDENTITY COMPARATORS

SDFS081A - MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 3)

PARAMETER	FROM TO (OUTPUT)		V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 Ω, $T_A$ = MIN to MAX <sup>†</sup> SN54F520 SN74F520				UNIT
	*		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	D 0	P = Q	3.9	5.7	7.7	3.7	10.2	3.7	8.7	
tPHL	P or Q		4.7	7	9.3	4.4	11.3	4.4	10.3	ns
, <sup>t</sup> PLH	ŌĒ	P = Q	3.5	4.6	5.8	3.4	7	3.4	6.4	
<sup>t</sup> PHL	]	P=Q	5.2	7.5	9.5	4.9	11.2	4.9	10.4	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

#### SN54F521, SN74F521 8-BIT IDENTITY COMPARATORS

SDFS091 - MARCH 1987 - REVISED OCTOBER 1993

- Compares Two 8-Bit Words
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These identity comparators perform comparisons on two 8-bit binary or BCD words. They provide  $\overline{P}=\overline{Q}$  outputs.

The SN54F521 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F521 is characterized for operation from 0°C to 70°C.

**FUNCTION TABLE** 


INPL	JTS	OUTPUT
P, Q	OE	P = Q
P=Q L		L
P≠Q	Х	н
×	Н	Н

#### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


SN54F521 . . . J PACKAGE SN74F521 . . . DW OR N PACKAGE (TOP VIEW)



### SN54F521 . . . FK PACKAGE (TOP VIEW)



#### logic diagram (positive logic)



#### SN54F521, SN74F521 8-BIT IDENTITY COMPARATORS

SDFS091 - MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	–30 mA to 5 mA
Voltage range applied to any output in the high state	
Current into any output in the low state	
Operating free-air temperature range: SN54F521	–55°C to 125°C
SN74F521	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		SN54F521			SN74F521			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧.
V <sub>IH</sub>	High-level input voltage	2			. 2			,V
VIL	Low-level input voltage			0.8			0.8	٧ .
<sup>I</sup> IK	Input clamp current			-18			-18	mA
ЮН	High-level output current			-1			-1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	"C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		T COMPITIONS	S	N54F52		SN74F521			UNIT
PARAMETER	TEST CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = – 18 mA			-1.2			-1.2	٧
V	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 1 mA	2.5	3.4		2.5	3.4		v
VOH	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = -1 mA				2.7			V
VOL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	٧
Ιι	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			100			100	μΑ
lін	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
l <sub>IL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
lcc	V <sub>CC</sub> = 5.5 V,	See Note 2		21	32		21	32	mA

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 2: ICC is measured with all inputs at 4.5 V.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

### SN54F521, SN74F521 8-BIT IDENTITY COMPARATORS

SDFS091 - MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	то (оитрит)		C = 5 V = 50 pl = 500 s = 25°C	F, Ω,	C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>	= 50 pF = 500 Ω = MIN t	, o MAX†		UNIT
			MIN	′F521 TYP	MAX	SN54 MIN	MAX	SN74	MAX	
tPLH		5 6	2.7	6.6	10	2.7	14	2.7	11	
tPHL	P or Q	P = Q	3.7	6.6	10	3.2	12	3.2	- 11	ns
t <sub>PLH</sub>	ŌĒ	P = Q —	2.2	4.6	6.5	2.2	8.5	2.2	7.5	no
tPHL	J		2.7	6.1	9	2.7	13.5	2.7	10	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

#### SN54F534A, SN74F534A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SDFS028A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- 3-State Bus-Driving Inverting Outputs
- Buffered Control Inputs
- Package Options Incude Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the 'F534A are edge-triggered D-type flip-flops. On the positive transition of the clock, the  $\overline{\mathbb{Q}}$  outputs are set to the complement of the logic states that were set up at the data (D) inputs. The 'F534A is equivalent to the 'F374 except for having inverted outputs.

A buffered output enable  $(\overline{OE})$  control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

SN54F534A . . . J PACKAGE SN74F534A . . . DW OR N PACKAGE (TOP VIEW)

ŌĒ [	1	U 20	v <sub>cc</sub>
1Q [	2	19	] 8Q
1D [	3	18	] 8D
2D [	4	17	7D
2Q [	5		] 7Q
3Q [	6	15	] 6Q
3D [	7	14	] 6D
4D [	8		5D
4Q [	9	12	] 5Q
GND [	10	11	] CLK

SN54F534A . . . FK PACKAGE (TOP VIEW)



The output enable  $(\overline{OE})$  does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The SN54F534A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74F534A is characterized for operation from 0°C to 70°C.


### FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
ŌE	CLK	D	Q
L	1	Н	L
L	1	L	н
L	L.	Х	$\overline{Q}_0$
н	Х	Х	z

#### SN54F534A, SN74F534A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SDFS028A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>		
Input voltage range (see Note 1)		
Input current		+20 mA
Voltage range applied to any output in the	ne disabled or power-off state	
Voltage range applied to any output in the	ne high state	–0.5 V to V <sub>CC</sub>
Current into any output in the low state:	SN54F534A	
·	SN74F534A	48 mA
Operating free-air temperature range:	SN54F534A	
	SN74F534A	0°C to 70°C
Storage temperature range		–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.



### SN54F534A, SN74F534A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SDFS028A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

		S	SN54F534A			SN74F534A			
		MIN	NOM	MAX	MIN	МОМ	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V	
ΊΚ	Input clamp current			- 18			- 18	mA	
ЮН	High-level output current			-3			-3	mA	
loL	Low-level output current			20			24	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEC	TEST CONDITIONS		N54F534	Α	SI	Α	UNIT	
PARAMETER	IES	I CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	lj = – 18 mA			- 1.2			- 1.2	V
	1 VCC = 4.5 V	I <sub>OH</sub> = - 1 mA	2.5	3.4		2.5	3.4		
Voн		IOH = -3  mA	2.4	3.3		2.4	3.3		V
	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
Voi	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5				V
VOL	VCC = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	<b>V</b>
lozh	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μА
lozl	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50			-50	μΑ
lı	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
lіН	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
١¡L	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	- 60		- 150	- 60		- 150	mA
lccz	V <sub>CC</sub> = 5.5 V,	See Note 2		55	86		55	86	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### timing requirements

			V <sub>CC</sub> =		V <sub>CC</sub> = 4.5 V to 5.5 V, T <sub>A</sub> = MIN to MAX§				UNIT	
		,	′F53	′F534A		SN54F534A		SN74F534A		
			MIN	MIN MAX		MAX	MIN	MAX		
fclock	Clock frequency		0	100	0	60	0	70	MHz	
	Dulas duration	CLK high	7		7		7		no	
t <sub>W</sub>	Pulse duration	CLK low	6		6		6		ns	
	0-t	Data high	2		2.5		2			
<sup>t</sup> su	Setup time before CLK↑	Data low	2		2.5		2		ns	
th	11-1-14: # OLKT	Data high	2		2		2			
	Hold time after CLK↑	Data low	2		2.5		2		ns	

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 2: I<sub>CCZ</sub> is measured with  $\overline{\text{OE}}$  at 4.5 V and all other inputs grounded.

## SN54F534A, SN74F534A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SDFS028A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub>	C = 5 V, = 50 pF = 500 Ω = 25°C	<del>,</del>	C R	լ = 50 p լ = 500 s			UNIT
		,	1	′F534A		SN54F	534A	SN74F	534A	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax			100			60		70		MHz
<sup>t</sup> PLH	CLK	4	3	4.5	7	2.5	10.5	2.5	7.5	
<sup>t</sup> PHL	CLK	· Any Q	3	4.5	7	2.5	11	2.5	7.5	7.5 ns
<sup>t</sup> PZH	ŌĒ	45	1.2	4.5	7.5	1.2	14	1.2	8.5	
<sup>†</sup> PZL	) OE	Any Q	1.2	5	7.5	1.2	10	1.2	8.5	ns
<sup>t</sup> PHZ	ŌĒ	Any Ō	1.2	3.5	6.5	1.2	8	1.2	7.5	
t <sub>PLZ</sub>		Any Q	1.2	3.5	5.5	1.2	7.5	1.2	6.5	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

SDFS021A - D3126, JANUARY 1989 - REVISED OCTOBER 1993

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Data Flow-Through Pinout (All Inputs on Opposite Side From Outputs)
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs


#### description

The 'F541 octal buffer/line driver is ideal for driving bus lines or buffering memory address registers. The device features inputs and outputs on opposite sides of the package to facilitate printed-circuit-board layout.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output enable  $(\overline{OE1} \text{ or } \overline{OE2})$  input is high, all eight outputs are in the high-impedance state.

The SN54F541 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F251 is characterized for operation from 0°C to 70°C.

#### SN54F541 ... J PACKAGE SN74F541 ... DW OR N PACKAGE (TOP VIEW)



### SN54F541 . . . FK PACKAGE (TOP VIEW)




#### **FUNCTION TABLE**

	INPUTS	OUTPUT								
OE1	OE2	Α	Y							
L	L	L ·	L							
L	L	н	Н							
н	X	Х	z							
×	Н	Х	z							

#### logic symbol†

#### OE1 ΕN 19 OE2 18 3 17 16 **Y3** АЗ 5 15 **Y4** 14 **A5** 13 **Y6** A6 8 12 9 11

#### logic diagram (positive logic)



To Seven Other Channels

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: SN54F541	96 mA
SN74F541	128 mA
Operating free-air temperature range: SN54F541	55°C to 125°C
SN74F541	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

		SN54F541		1	SN74F541			UNIT
	·	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
V <sub>IH</sub>	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	V.
lικ	Input clamp current			-18			-18	mA
ЮН	High-level output current			- 12			- 15	mA
lol	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SDFS021A - D3126, JANUARY 1989 - REVISED OCTOBER 1993

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		S	N54F54	1	S	N74F54	1	UNIT
PARAMETER	les les	SI CONDITIONS	MIN	TYPT	MAX	MIN	TYPT	MAX	UNII
VIK	$V_{CC} = 4.5 \text{ V},$	l <sub>l</sub> = –18 mA			-1.2			-1.2	V
		I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		
V	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 12 mA	2	3.2				i	v
VOH		I <sub>OH</sub> = - 15 mA				2	3.1		·
	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 3 mA				2.7			
Va	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.38	0.55		_		٧
VOL		I <sub>OL</sub> = 64 mA					0.42	0.55	
lozн	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V	,		50			50	μΑ
lozL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50			-50	μΑ
lį.	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mΑ
lн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
I <sub>Ι</sub> Γ	$V_{CC} = 5.5 \text{ V},$	V <sub>l</sub> = 0.5 V			- 0.6			- 0.6	mA
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-100		-225	-100		-225	mA
	V <sub>CC</sub> = 5.5 V	Outputs high		28	35		28	35	•
lcc		Outputs low		62	75		62	75	mA
		Outputs disabled		40	55		40	55	

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (оитрит)	C <sub>i</sub>	CC = 5 V = 50 pl = 500 s = 25°C	F, Ω,	C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>	= 50 pF = 500 Ω = MIN t	, o MAX§		UNIT
		0	<u> </u>	′F541	NA V	SN54		SN74		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	Any A	Any A Y	1.5	3.3	5.5	1	6.5	1.5	6	ns
<sup>t</sup> PHL	Ally A	T	1.5	2.7	5.5	1	6.5	1.5	6	115
<sup>†</sup> PZH	ŌĒ		3	5.8	8	1.7	10	2.5	9.5	no
t <sub>PZL</sub>	OE	Y	3.5	6.1	8.5	2.2	10	3	9.5	ns
<sup>†</sup> PHZ	ŌĒ .	Y	1.5	3.4	6	1	7	1.5	6.5	ns
t <sub>PLZ</sub>	OE ·   Y	1.5	2.9	5.5	1	7.5	1.5	6	115	

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

#### SN74F543 OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SDFS025B - D2942, MARCH 1987 - REVISED OCTOBER 1993

- 3-State True Outputs
- Back-to-Back Registers for Storage
- Package Options Include Plastic Small-Outline and Shrink Small-Outline Packages and Standard Plastic 300-mil DIPs

#### description

The SN74F543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (\overline{LEAB}\) or \overline{LEBA}\) and output enable (\overline{OEAB}\) or \overline{OEBA}\) inputs are provided for each register to permit independent control in either direction of data flow. The A outputs are characterized to sink 24 mA while the B outputs are characterized to sink 64 mA.

DB, DW, OR NT PACKAGE (TOP VIEW)

LEBA		1	O	24	$v_{cc}$
OEBA		2		23	CEBA
		3		22	] B1
A2	Ц	4		21	] B2
А3		5		20	] B3
A4	Ц	6		19	] B4
<b>A</b> 5	Ц	7		18	] B5
A6	Ц	8		17	] B6
<b>A</b> 7	Ц	9		16	] B7
A8		10		15	] B8
CEAB	Q	11		14	LEAB
GND	q	12		13	OEAB

The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data from B. Having CEAB low and LEAB low makes the A-to-B latches transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

The SN74F543 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74F543 is characterized for operation from 0°C to 70°C.


#### **FUNCTION TABLET**

	INPUTS						
CEAB	LEAB	OEAB	Α	В			
Н	Х	Х	Х	Z			
X	Х	Н	Χ	Z			
L	Н	L	Х	в <sub>0</sub> ‡			
L	L	L	L	L			
L	L	L	Н	Н			

<sup>†</sup> A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.


<sup>&</sup>lt;sup>‡</sup> Output level before the indicated steady-state input conditions were established.

#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



## **OCTAL REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS SDFS025B - D2942, MARCH 1987 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (excluding I/O ports) (see Note 1)	–1.2 V to 7 V
Input current range, I <sub>IK</sub>	–30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: A1-A8	
B1-B8	128 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	٧
VIH	High-level input voltage		2			٧
VIL	Low-level input voltage			0.8	٧	
ΊΚ	Input clamp current	rrent				. mA
lau	High-level output current	A1-A8			-3	mA
lОН		B1-B8			-15	IIIA
la.	Low-level output current	A1-A8			24	mA
lOL	B1-B8			64	111/5	
TA	Operating free-air temperature	0		70	°C	

#### SN74F543 **OCTAL REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS

SDFS025B - D2942, MARCH 1987 - REVISED OCTOBER 1993

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYPT	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = - 18 mA			-1.2	٧
	A1-A8		I <sub>OH</sub> = - 1 mA	2.5	3.4		
	A1-A0	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 3 mA	2.4	3.3		
Vон	B1-B8	VCC = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3		V
	B1-B8		I <sub>OH</sub> = - 15 mA	2	3.1		
	Any output	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = -1 mA to -3 mA	2.7			
	A1-A8		I <sub>OL</sub> = 24 mA		0.3		v
VOL	B1-B8	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA		0.42	0.55	] ' ]
	OE, LE, and CE	V 55V	V <sub>I</sub> = 7 V			0.1	4
i,	A and B ports	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5.5 V			1	mA
. +	OE, LE, and CE	V 55V	V <sub>I</sub> = 2.7 V			20	4
1н‡	A and B ports	V <sub>CC</sub> = 5.5 V,				70	μΑ
. +	OE, LE, and CE	14 5514	V 05V			-1.2	4
IIL‡	A and B ports	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			-0.65	mA
	A1-A8	V 55V		-60		-150	
los§	B1-B8	$V_{CC} = 5.5 \text{ V},$	$V_{O} = 0$	-100		-225	mA
<sup>1</sup> CCH		V <sub>CC</sub> = 5.5 V			67	100	mA
ICCL	,	V <sub>CC</sub> = 5.5 V	· · · · · · · · · · · · · · · · · · ·		83	125	mA
ICCZ		V <sub>CC</sub> = 5.5 V			83	125	mA

#### timing requirements

				= 5 V, 25°C	V <sub>CC</sub> = 4.5 T <sub>A</sub> = MIN t	UNIT	
·	•		MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration		5		5		ns
t <sub>su</sub>	Setup time, data before latch enable	High or low	3		3.5		ns
t <sub>h</sub>	Hold time, data after latch enable	High or low	.3		3.5		ns

<sup>¶</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## SN74F543 OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS SDFS025B - D2942, MARCH 1987 - REVISED OCTOBER 1993

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R <sub>L</sub>	C = 5 V, = 50 pF = 500 Ω = 25°C	;, <u>)</u> ,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω T <sub>A</sub> = MIN t	=, <u>0</u> ,	UNIT
·			MIN	TYP	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	2.2	5.1	7.5	2.2	8.5	ns
t <sub>PHL</sub>	700	BULA	2.2	4.6	6.5	2.2	7.5	115
t <sub>PLH</sub>	LEBA	Α .	3.7	8.1	11	4.1	12.5	ns
t <sub>PHL</sub>		LEBA	3.7	8.1	11	4.1	12.5	115
t <sub>PLH</sub>	LEAB	В	3.7	8.1	11	4.1	12.5	ns
t <sub>PHL</sub>	LEAD	ь ,	3.7	8.1	. 11	4.1	12.5	115
<sup>t</sup> PZH	OE or CE	A or B	2.2	6.6	9	2.2	10	no
<sup>t</sup> PZL	OE or CE	AOIB	3.2	7.1	10.5	3.2	12	ns
<sup>†</sup> PHZ	OE or CE	A or B	1.7	5.6	8	1.7	9	
t <sub>PLZ</sub>	OE OF CE	AUID	1.7	5.1	7.5	1.7	8.5	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



#### SN54F573, SN74F573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDFS011A - MARCH 1987 - REVISED OCTOBER 1993

- Eight Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


#### description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'F573 are transparent D-type latches. While the latch enable (LE) input is high, the Q outputs follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

SN54F573 . . . J PACKAGE SN74F573 . . . DW OR N PACKAGE (TOP VIEW)



SN54F573 . . . FK PACKAGE (TOP VIEW)



The output enable ( $\overline{OE}$ ) input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54F573 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74F573 is characterized for operation from 0°C to 70°C.


### FUNCTION TABLE (each latch)

	,04	,,, ,a.c.,,	,
	INPUTS		OUTPUT
ŌĒ	LE	D	Q
L	Н	Н	H
L	н	L	L
L	L	Χ	$Q_0$
Н	Χ	Χ	z


#### SN54F573, SN74F573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDFS011A - MARCH 1987 - REVISED OCTOBER 1993

#### logic symbol†



#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	$\dots$ -0.5 V to V <sub>CC</sub>
Current into any output in the low state: SN54F573	40 mA
SN74F573	48 mA
Operating free-air temperature range: SN54F573	-55°C to 125°C
SN74F573	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

#### recommended operating conditions

			N54F57	3	SN74F573			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			0.8	٧
lк	Input clamp current			-18			-18	mA
ЮН	High-level output current			-3			-3	mA
lOL	Low-level output current			20			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### SN54F573, SN74F573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDES011A - MARCH 1987 - REVISED OCTOBER 1993

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TÉC	T CONDITIONS	S	N54F57	3	S	N74F573	3	UNIT
PARAMETER	153	T CONDITIONS	MIN	TYPT	MAX	MIN	TYPT	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = –18 mA			-1.2			-1.2	٧
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 1 mA	2.5	3.4		2.5	3.4		
Voн	VCC = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V
	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
Voi	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5				V
VOL	VCC = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	•
lozh	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μΑ
lozl	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50			-50	μΑ
l <sub>1</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
ΙΗ	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
ljL .	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			- 0.6			- 0.6	mA
los <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
lccz	V <sub>CC</sub> = 5.5 V,	See Note 2		38	55		38	55	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		1.	V <sub>CC</sub> = T <sub>A</sub> = :		SN54	F573	SN74F573 MAX MIN MAX		UNIT
			MIN	MAX	MIN	MAX			
t <sub>W</sub>	Pulse duration, LE high	·	6		6		6		ns
t <sub>su</sub>	Setup time, data before LE↓		. 2		2		2		ns
th	Hold time, data after LE↓		3		3		3		ns

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R	CC = 5 V L = 50 p L = 500 : L = 25°C	F, Ω,	C <sub>L</sub> R <sub>L</sub>	C = 4.5 = 50 pF = 500 Ω = MIN t	<u>.</u>	V,	UNIT
	, ,	` ′		′F573		SN54	F573	SN74	F573	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	D	0	2	4.9	7	1.5	9	2.2	8	ns
<sup>t</sup> PHL		Q	1.2	3.3	5	1	8	1.2	6	115
<sup>t</sup> PLH	LE		4.2	8.6	11.5	3.7	13.5	4.2	13	ne
<sup>t</sup> PHL		Q	2.2	4.8	7	1.5	9	2.2	8	ns
<sup>t</sup> PZH	ŌĒ	0	1.2	4.6	11	1	13	1.2	12	ne
<sup>t</sup> PZL	] OE	Q	1.2	5.2	7.5	1	1 10 1.2	8.5	ns	
<sup>t</sup> PHZ	HZ <u>OE</u>	Q	1.2	4.1	6.5	1	8.5	1.2	7.5	ns
<sup>t</sup> PLZ	) OL	Q .	1.2	3.4	6	1	7	1.2	6	110

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 2: I<sub>CCZ</sub> is measured with OE at 4.5 V and all other inputs grounded.

#### SN74F574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SDFS005A - D3034, SEPTEMBER 1987 - REVISED OCTOBER 1993

- Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

#### description

This 8-bit flip-flop features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

DW OR N PACKAGE (TOP VIEW) ŌĒ 20 🛭 V<sub>CC</sub> 1D 19[] 1Q 2 2D Дз 18 2Q 3D 17 3Q 4D 16 4Q 5 5D ] 5Q 6 15 6D 14 1 60 7D 13 T 7Q 8D 12 8Q gnd  $\Pi$ 11 T CLK

The eight flip-flops of the SN74F574 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs will be set to the logic levels that were set up at the data (D) inputs.

A buffered output enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output enable  $(\overline{OE})$  does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74F574 is characterized for operation from 0°C to 70°C.

### FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	1	Н	Н
L	1	L	L
L	L	Х	$Q_0$
Н	Х	Х	Z .


#### SN74F574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SDFS005A - D3034, SEPTEMBER 1987 - REVISED OCTOBER 1993

#### logic symbol†

#### ΕN CLK > C1 2 19 1D 1Q 1D 3 18 2Q 2D 17 3D 3Q 5 16 4D 4Q 6 15 5Q 14 6D 6Q 13 8 7D 7Q 9 12 8Q

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	
Voltage range applied to any output in the disabled or power-off state	
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state	48 mÅ
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			8.0	٧
ΊΚ	Input clamp current			- 18	mA
Юн	High-level output current			-3	mA
loL	Low-level output current			24	mA
TA	Operating free-air temperature	0		70	°C

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = - 18 mA			- 1.2	٧
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 1 mA	2.5	3.4		
Voн	VCC = 4.5 V	I <sub>OH</sub> = - 3 mA	2.4	3.3		V
<u> </u>	V <sub>CC</sub> = 4.75 V,	IOH = -1  mA to  -3  mA	2.7			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 24 mA		0.35	0.5	٧
lozн	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V			50	μΑ
lozL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50	μΑ
lį	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1	mA
lн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μА
կլ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6	mA
los <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	- 60		- 150	mA
Iccz	V <sub>CC</sub> = 5.5 V,	See Note 2		55	86	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### timing requirements

				V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		V <sub>CC</sub> = 4.5 V to 5.5 V, T <sub>A</sub> = MIN to MAX§	
			MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		0	100	0	100	MHz
t <sub>W</sub>	Pulse duration	CLK high	7		7		ns
		CLK low	6		6		
t <sub>su</sub>	Setup time before CLK↑	Data high	2		2		ns
		Data low	2		2		
th	Hold time after CLK↑	Data high	2		2		ns
		Data low	2		2		

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	то (оитрит)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX§		UNIT
			MIN	TYP	MAX	MIN	MAX	
fmax			100			100		MHz
<sup>t</sup> PLH	CLK	Any Q	3.2	6.1	8.5	3.2	10	ns
<sup>t</sup> PHL	OLK		3.2	6.1	8.5	3.2	10	
<sup>t</sup> PZH	ŌĒ	Any Q	1.2	8.6	11.5	1.2	12.5	
<sup>t</sup> PZL	OE.	Any Q	1.2	4.9	7.5	1.2	8.5	ns .
t <sub>PHZ</sub>	ŌĒ	Anv.O	1.2	4.9	7	1.2	8	ns
t <sub>PLZ</sub>	OE .	Any Q	1.2	3.9	5.5	1.2	6.5	1115

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 2: I<sub>CCZ</sub> is measured with  $\overline{\text{OE}}$  at 4.5 V and all other inputs grounded.

### SN54F621, SN74F621 **OCTAL BUS TRANSCEIVERS** WITH OPEN-COLLECTOR OUTPU

SDFS004B - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Local Bus-Latch Capability
- Noninverting Logic
- **Package Options Include Plastic** Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### description


These octal bus transceivers are designed for asynchronous communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output enable (OEAB and OEBA) inputs.


The output-enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the transceivers the capability of storing data by simultaneously enabling OEAB and OEBA. Each output reinforces its input in this configuration. When both OEAB and OEBA are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

The SN54F621 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F621 is characterized for operation from 0°C to 70°C.

SN54F621 . . . J PACKAGE SN74F621 . . . DW OR N PACKAGE (TOP VIEW)



SN54F621 . . . FK PACKAGE (TOP VIEW)




#### **FUNCTION TABLE**

INP	UTS	OPERATION							
OEBA	OEAB	OPERATION							
L	L	B data to A bus							
L	н	B data to A bus, A data to B bus							
Н	L	Isolation							
Н	Н	A data to B bus							


Copyright © 1993, Texas Instruments Incorporated

### SDFS004B - D2932, MARCH 1987 - REVISED OCTOBER 1993

### logic symbol†



### logic diagram (positive logic)



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input voltage range, VI (excluding I/O p	oorts) (see Note 1)	–1.2 V to 7 V
Input current range, I <sub>IK</sub>		
Voltage range applied to any output in	the high state	0.5 V to 5.5 V
Current into any output in the low state	: SN54F621 (A1-A8)	40 mA
	SN54F621 (B1-B8)	96 mA
	SN74F621 (A1-A8)	48 mA
	SN74F621 (B1-B8)	128 mA
Operating free-air temperature range:	SN54F621	–55°C to 125°C
	SN74F621	0°C to 70°C
Storage temperature range		65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

### recommended operating conditions

				SN54F621			SN74F621		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Şupply voltage		4.5	5	5.5	4.5	5	5.5	٧
٧ <sub>IH</sub>	High-level input voltage		2			2			٧
۷он	High-level output voltage				5.5			5.5	٧
VIL	Low-level input voltage				0.8			0.8	٧
ΊΚ	Input clamp current				- 18			- 18	mA
1	Law law allow to the state of t	A1-A8		,	20			24	A
lOL	Low-level output current	B1-B8		48		64		, mA	
TA	Operating free-air temperature		- 55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEG	T CONDITIONS		SN54F62	ı	S	N74F62	1	UNIT
	ARANETER	159	1 CONDITIONS	MIN	TYP	MAX	MIN	TYPT	MAX	UNII
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = – 18 mA			- 1.2		,	- 1.2	V
ЮН		$V_{CC} = 4.5 \text{ V},$	V <sub>OH</sub> = 5.5 V			250			250	μА
	A1-A8		I <sub>OL</sub> = 20 mA		0.3	0.5				
\ <sub>\\\\\\</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	V
VOL	B1-B8	ACC = 4.2 A	I <sub>OL</sub> = 48 mA		0.38	0.55				V
			IOL = 64 mA					0.42	0.55	
Ī	A and B ports	V 55V	V <sub>I</sub> = 5.5 V			1			1	mA
14	OEAB or OEBA	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	mA
. +	A and B ports	V 55V	V: 07V			70			70	
1 <sub>1H</sub> ‡	OEAB or OEBA	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
	A and B ports	V FFV	V. 05V			- 0.65			- 0.65	A
IIL‡	OEAB or OEBA	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V		-0.6		- 0.6		mA	
ІССН		V <sub>CC</sub> = 5.5 V			105	140		105	140	mA
ICCL		V <sub>CC</sub> = 5.5 V			105	140		105	140	mA

### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)			C <sub>L</sub> R <sub>L</sub>	$V_{CC} = 5 V$ , $C_{L} = 50 pF$ , $R_{L} = 500 Ω$ , $T_{A} = 25 °C$		$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R_L$ = 500 $\Omega$ , $T_A$ = MIN to MAX§				UNIT
				′F621			SN54F621		SN74F621		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	А	В	6	9.5	12	5.5	13	5.5	13	ns	
tPHL		^	;	2.5	3.8	8	2	8.5	2	8.5	115
<sup>t</sup> PLH	LH B A	А	6	9	12	5.5	12.5	5.5	12.5		
t <sub>PHL</sub>		Α,	2.5	4	7.5	2	8	2	8	ns	
t <sub>PLH</sub>		А	6	10	13.5	5.5	14	5.5	14	ns	
<sup>t</sup> PHL	OEBA	^	3.5	6.5	10.5	2.5	11	2.5	11	115	
t <sub>PLH</sub>	OEAB	OF AR	В	7	12	15	6	17	6	17	ns
t <sub>PHL</sub>	OLAB		3.5	6.5	9.5	3	10	3	10	115	

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

### SN54F623, SN74F623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDFS087 - MARCH 1987 - REVISED OCTOBER 1993

- Local Bus-Latch Capability
- Noninverting Logic
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### description


These octal bus transceivers are designed for asynchronous communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output enable (OEAB and OEBA) inputs.


The output-enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the transceivers the capability of storing data by simultaneously enabling OEAB and OEBA. Each output reinforces its input in this configuration. When both OEAB and OEBA are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

The SN54F623 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74F623 is characterized for operation from 0°C to 70°C.

SN54F623 . . . J PACKAGE SN74F623 . . . DW OR N PACKAGE (TOP VIEW)



### SN54F623 . . . FK PACKAGE (TOP VIEW)



#### **FUNCTION TABLE**

INP	UTS	ODEDATION
OEBA	OEAB	OPERATION
L	L	B data to A bus
L	н	B data to A bus, A data to B bus
Н	L	Isolation
Н	Н	A data to B bus


### SN54F623, SN74F623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDFS087 - MARCH 1987 - REVISED OCTOBER 1993

### logic symbol†

#### **OEBA OEAB** EN2 18 **B**1 2∇ 17 **B2** 16 **B3** 15 14 **A5 B**5 13 В6 A6 12 В7 11

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>		
Input voltage range, V <sub>I</sub> (excluding I/O p	orts) (see Note 1)	1.2 V to 7 V
Input current range, I <sub>IK</sub>		
Voltage range applied to any output in t		
Voltage range applied to any output in t	he high state $\dots$	
Current into any output in the low state:	SN54F623 (A1-A8)	
	SN54F623 (B1-B8)	96 mA
	SN74F623 (A1-A8)	48 mA
	SN74F623 (B1-B8)	128 mA
Operating free-air temperature range:	SN54F623	–55°C to 125°C
	SN74F623	0°C to 70°C
Storage temperature range		65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

### recommended operating conditions

		S	SN54F623			SN74F623				
	· ·			NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
ViH	High-level input voltage					2			٧	
VIL	Low-level input voltage				0.8			0.8	٧	
lik	Input clamp current				- 18			- 18	mA	
1	High level cutout coment	A1-A8			-3			-3	4	
ЮН	High-level output current	B1-B8		- 12		- 15	mA			
1	Love lovel authorit assured	A1-A8			20			24	A	
lOL	Low-level output current B1 – B8			,	48			64	mA .	
T <sub>A</sub>	Operating free-air temperature		- 55		125	0		70	°C	

<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### SN54F623, SN74F623 **OCTAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

Γ.	ADAMETED		T CONDITIONS		N54F62	3		N74F62	3		
'	PARAMETER	168	ST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = – 18 mA			- 1.2			- 1.2	٧	
	A1-A8		I <sub>OH</sub> = - 1 mA	2.5	3.4		2.5	3.4			
	AI-AO		I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3			
Vall		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = – 3 mA	2.4	3.3		2.4	3.3		v	
Vон	B1-B8		I <sub>OH</sub> = - 12 mA	2	3.2						
			I <sub>OH</sub> = – 15 mA				2	3.1			
	Any output	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7				
	A1-A8		I <sub>OL</sub> = 20 mA		0.3	0.5					
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	V,	
	B1-B8	VCC = 4.5 V	I <sub>OL</sub> = 48 mA		0.38	0.55					
			I <sub>OL</sub> = 64 mA					0.42	0.55		
1.	A and B ports	V00 - 5 5 V	V <sub>I</sub> = 5.5 V			1			1	mA	
11	OEAB or OEBA	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	IIIA	
. +	A and B ports	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			70			70	μА	
4н‡	OEAB or OEBA	VCC = 5.5 V,	V  = 2.7 V			20			20	μΑ	
. +	A and B ports	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.65			- 0.65	A	
IIL‡	OEAB or OEBA	VCC = 5.5 V,	V  = 0.5 V			- 0.6			- 0.6	mA	
. 8	A1-A8	V 55V	V- 0	- 60		- 150	- 60		- 150	mA	
los§	B1-B8	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	- 100		- 225	- 100		- 225	MA	
Іссн		$V_{CC} = 5.5 V$ ,	Any output = 4.5 V		110	140		110	140	mA	
ICCL		V <sub>CC</sub> = 5.5 V	OEAB or OEBA = 4.5 V, A1 – A8 = GND		110	140		110	140	mA	
Iccz		V <sub>CC</sub> = 5.5 V	OEBA or A1 – A8 = 4.5 V, OEAB = GND		99	130		99	130	mA	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

### SN54F623, SN74F623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SDF5087 – MARCH 1987 – REVISED OCTOBER 1993

### switching characteristics (see Note 2)

PARAMETER	FROM TO (INPUT) (OUTPUT)		$V_{CC} = 5 V$ , $C_{L} = 50 pF$ , $R_{L} = 500 Ω$ , $T_{A} = 25 °C$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_{L} = 50 \text{ pF},$ $R_{L} = 500 \Omega,$ $T_{A} = \text{MIN to MAX}^{\dagger}$				UNIT	
				′F623		SN54F623		SN74	F623		
,			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
tPLH	А	В	1.2	3.6	5.5	1.1	6.8	1.2	6.5	no	
tPHL	^	В	2.2	4.6	7	1.6	8	1.7	7.5	ns	
tPLH	В	. В	Α	1.2	3.6	5.5	1.1	6.8	1.2	6.5	ns
t <sub>PHL</sub>		^	1.7	4.1	6.5	1.6	8	1.7	7.5	115	
<sup>t</sup> PZH		А	3.1	8.1	10.5	2.7	12.4	3.1	12	no	
tPZL	OEBA	^	2.8	7.1	9.5	2.5	10.3	2.8	10	ns	
t <sub>PHZ</sub>	OEBA	А	1.7	4.1	6.5	1.6	8.3	1.7	7.5	ns	
t <sub>PLZ</sub>	UEBA	^	1.7	4.1	6.5	1.5	7.4	1.7	7	115	
tPZH	OFAR		2.8	7.6	10	2.7	12	2.8	11.5	ns	
tPZL	OEAB	В	2.8	6.6	9	2.8	10	2.9	9.5	115	
tPHZ	OEAB	Z OFAR R	В	2.2	5.6	8.5	1.9	10	2.2	10	ns
t <sub>PLZ</sub>	OLAB		3.2	6.6	9	3.1	10.7	3.2	10	115	

T For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



### SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS

SDFS027A - D3217, JANUARY 1989 - REVISED OCTOBER 1993

<ul> <li>Combines 'F245 and 'F280B Functions in One Package</li> </ul>	DW OR NT PACKAGE (TOP VIEW)					
<ul> <li>High-Impedance N-P-N Inputs for Reduced Loading (70 μA in Low and High States)</li> </ul>	T/R [	1 24 OE 2 23 B1				
High Output Drive and Light Bus Loading	A2 []	F				
<ul> <li>3-State B Outputs Sink 64 mA and Source</li> </ul>	A3 []	4 21 B3				
15 mA	A4 [] :	5 20 B4				
<ul> <li>Input Diodes for Termination Effects</li> </ul>	A5 🛚 (					
Package Options Include Plastic	∨ <sub>CC</sub>	7 18 🛛 GND				
Small-Outline Packages and Standard	A6 🛚 t	8 17 🛭 B5				
Plastic 300-mil DIPs	A7 🗓 s	9 16 <b>[]</b> B6				
	A8 🛛 ·	10 15 🛭 B7				
description	ODD/EVEN [	11 14 🛮 B8				
	ERR [	12 13 PARITY				

The SN74F657 contains eight noninverting buffers with 3-state outputs and an 8-bit parity generator/checker. It is intended for bus-oriented applications. The buffers have a specified current sinking capability of 24 mA at the A port and 64 mA at the B port.

The transmit/receive  $(T/\overline{R})$  input determines the direction of the data flow through the bidirectional transceivers. When  $T/\overline{R}$  is high, data is transmitted from the A port to the B port. When  $T/\overline{R}$  is low, data is received at the A port from the B port.

When the output enable  $(\overline{OE})$  input is high, both the A and B ports are placed in a high-impedance state (disabled). The ODD/ $\overline{EVEN}$  input allows the user to select between odd or even parity systems. When transmitting from A port to B port (T/ $\overline{R}$  high), PARITY is an output from the generator/checker. When receiving from B port to A port (T/ $\overline{R}$  low), PARITY is an input.

When transmitting (T/R high), the parity select (ODD/EVEN) input is made high or low as appropriate. The A port is then polled to determine the number of high bits. The PARITY output goes to the logic state determined by ODD/EVEN and the number of high bits on A port. When ODD/EVEN is low (for even parity) and the number of high bits on A port is odd, the PARITY will be high, transmitting even parity. If the number of high bits on A port is even, the PARITY will be low, keeping even parity.

When in the receive mode (T/R low), the B port is polled to determine the number of high bits. If ODD/EVEN is low (for even parity) and the number of highs on B port is:

- 1. Odd and the PARITY input is high, then ERR will be high signifying no error.
- 2. Even and the PARITY input is high, then ERR will be low indicating an error.

The SN74F657 is characterized for operation from 0°C to 70°C.




### SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS

SDFS027A - D3217, JANUARY 1989 - REVISED OCTOBER 1993

		J TA	


TOTOTION TABLE								
NUMBER OF A OR B	INPUTS		INPUT/OUTPUT	OUTPUTS				
INPUTS THAT ARE HIGH	ŌĒ	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE		
	L	Н	Н	Н	· Z	Transmit		
	L	• Н	L	L	Ž	Transmit		
0.04.6.0	L	L	н	. н	Н	Receive		
0, 2, 4, 6, 8	L	L	н	L	L	Receive		
	L	L	L	н	L	Receive		
	L	Ļ	L	L	Н	Receive		
	L	Н	Н	L	Z	Transmit		
•	L	Н	L	. Н	Z	Transmit		
1057	L	L	Н	Н	L	Receive		
1, 3, 5, 7	L.	L	н	L	H	Receive		
	L	L	L	н	Н	Receive		
	L	L.	L	L	L	Receive		
Don't care	Н	Х	Х	Z	Z	Z		

### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS

SDFS027A - D3217, JANUARY 1989 - REVISED OCTOBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (excluding I/O ports) (see Note 1)	
Input current range	30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: A1-A8	48 mA
B1-B8	128 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	٧
VIH	High-level input voltage		2			٧
V <sub>JL</sub>	Low-level input voltage				0.8	٧
	High level output ouwent	A1-A8			-3	A
ЮН	High-level output current	B1-B8, PARITY, ERR			- 12	mA
1	I am lavel autout aurent	A1-A8			24	A
loL !	Low-level output current B1 – B8, PARITY, ERR				64	mA
TA	Operating free-air temperature		0		70	°C

### SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A - D3217, JANUARY 1989 - REVISED OCTOBER 1993

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	,	TEST CONDITIONS		MIN	түрт	MAX	ŲNIT
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = – 18 mA				- 1.2	٧
	Any output	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 3 mA		2.4	3.3		
Vон	B1-B8, PARITY, ERR	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = - 15 mA		2	3.1		V
	Any output	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = - 1 mA to - 3 mA		2.7			
	A1-A8	1,51	I <sub>OL</sub> = 24 mA			0.35	0.5	V
VOL	B1-B8, PARITY, ERR	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA			0.42	0.55	V
	T/R	V <sub>CC</sub> = 0,	V <sub>I</sub> = 7 V,	4.5 V			0.1	
	ŌĒ	V <sub>CC</sub> = 0,	$V_{\parallel} = 7 \text{ V}, \qquad T/\overline{R} = 0$	4.5 V			0.1	
ų ·	ODD/EVEN	V <sub>CC</sub> = 0,	V <sub>I</sub> = 7 V				0.1	mA
	A1-A8	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V				2	
	B1-B8	VCC = 5.5 V,	V  = / V				1	
	A, B, PARITY	V <sub>CC</sub> = 5.5 V,					70	
ηH‡	T/R, ŌE		V <sub>I</sub> = 2.7 V				40	μΑ
	ODD/EVEN						20	
	A, B, PARITY						- 70	
կլ‡	T/R, ŌĒ	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 0.5 \text{ V}$				- 40	μΑ
	ODD/EVEN						- 20	
	A1-A8	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0		- 60		- 150	mA
los§	B1-B8	7 VCC = 5.5 V,	ΛO = 0		- 100		- 225	IIIA
lozh	ERR	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V	. 1			50	μΑ
lozL	ERR	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V	,			-50	μА
ICCH		V <sub>CC</sub> = 5.5 V				90	125	mA
ICCL		V <sub>CC</sub> = 5.5 V				106	150	mA
lccz		V <sub>CC</sub> = 5.5 V				98	145	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

### SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS

SDFS027A - D3217, JANUARY 1989 - REVISED OCTOBER 1993

### switching characteristics (see Note 2)

PARAMETER	FROM TO (OUTPUT)		C <sub>L</sub> R1 R2	C = 5 V, = 50 pF = 500 Ω = 500 Ω = 25°C	; ),	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pl R1 = 500 s R2 = 500 s T <sub>A</sub> = MIN 1	), ),	UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	2.5	4.2	7.5	2.5	8	ne
<sup>t</sup> PHL	AUD	BUIA	3	4	7.5	3	8	ns
<sup>t</sup> PLH	Α	DADITY	6	8.4	14	6	16	ns
<sup>t</sup> PHL		PARITY	6.8	8.5	15	6.8	16	] lis
<sup>t</sup> PLH	ODD/EVEN	DADITY FDD	4	6.4	11	4	12	ns
<sup>t</sup> PHL	ODD/EVEN	PARITY, ERR	4.5	6.9	11.5	4.5	12.5	115
t <sub>PLH</sub>	В	ERR	8	12.7	20.5	7.5	22.5	ns
<sup>t</sup> PHL		Enn	8	13.4	20.5	7.5	22.5	115
<sup>t</sup> PLH	DADITY.	FDD	6	8.1	15.5	6	16.5	
<sup>t</sup> PHL	PARITY	ERR	7.5	8.8	15.5	7.5	17	ns
<sup>t</sup> PZH	ŌĒ	A D DADITY FOOT	3	5.3	8	3	9	
<sup>t</sup> PZL	UE	A, B, PARITY, or ERR‡	4	5.4	9.5	4	11	ns
t <sub>PHZ</sub>	ŌĒ	A, B, PARITY, or ERR‡	2	4.2	7.5	2	8	
<sup>†</sup> PLZ	, OE	A, D, FARILT, OF ERRY	2	3.7	6	/ 2	6.5	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>&</sup>lt;sup>‡</sup> These delay times reflect the 3-state recovery time only and not the signal through the buffers or parity check circuitry. To assure valid information at the ERR output pin, time must be allowed for the signal to propagate through the drivers (B to A), and to the ERR output. Valid data at the ERR output is greater than or equal to (B to A) + (A to PARITY).

NOTE 2: Load circuits and waveforms are shown in Section 1.

### SN74F1016 16-BIT SCHOTTKY BARRIER DIODE R-C BUS-TERMINATION ARRAY

SDFS093 - NOVEMBER 1992 - REVISED DECEMBER 1993


- Designed to Reduce Reflection Noise
- Repetitive Peak Forward Current . . . 300 mA
- 16-Bit Array Structure Suited for Bus-Oriented Systems

### description


This bus-termination array is designed to reduce reflection noise and minimize ringing on high-performance bus lines. The SN74F1016 features a 16-bit R-C network and Schottky barrier diode array. These Schottky diodes provide clamp-to-ground functionality and serve to minimize overshoot and undershoot of high-speed switching buses.

The SN74F1016 is characterized for operation from 0°C to 70°C.

#### DW PACKAGE (TOP VIEW)



### schematic diagram



Resistor =  $50 \Omega \pm 10\%$ 

Capacitor =  $47 \text{ pF} \pm 10\%$ ,  $V_B = 2.5 \text{ V}$ , f = 1 MHz

Diode = Schottky

### SN74F1016 **16-BIT SCHOTTKY BARRIER DIODE** R-C BUS-TERMINATION ARRAY

SDFS093 - NOVEMBER 1992 - REVISED DECEMBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Steady-state reverse voltage, V <sub>R</sub>	7 V
Continuous forward current, I <sub>F</sub> : Any D terminal from GND	50 mA
Total through all GND terminals	170 mA
Repetitive peak forward current, I <sub>FRM</sub> ‡: Any D terminal from GND	300 mA
Total through all GND terminals	
Continuous total power dissipation at (or below) 25°C free-air temperature	500 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

### single-diode operation (see Note 1)

	PARAMETER	TEST CONDITIONS	MIN TYPT	MAX	UNIT
l <sub>R</sub>	Static reverse current	V <sub>R</sub> = 7 V	•	2	μΑ
VFM	Peak forward voltage	I <sub>F</sub> = 200 mA	1.25		٧
		V <sub>R</sub> = 0	•	80	
Ct	Total capacitance	V <sub>R</sub> = 2 V		60	рF
		V <sub>R</sub> = 3 V		<sup>7</sup> 55	

<sup>†</sup> All typical values are at  $T_A = 25$ °C.

NOTE 1: Test conditions and limits apply separately to each of the diodes. The diodes not under test are open-circuited during the measurement of these characteristics.

### multiple-diode operation

PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
I <sub>X</sub> Internal crosstalk current	Total GND current = 1.2 A,	See Note 2		10	50	μА

NOTE 2: I<sub>X</sub> is measured under the following conditions with one diode static, all others switching:

Switching diodes: t<sub>w</sub> = 100 μs, duty cycle = 20%;

Static diode: V<sub>R</sub> = 5 V; the static diode input current is the internal crosstalk current I<sub>x</sub>.

### switching characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS				MIN	TYP	MAX	UNIT
t <sub>rr</sub>	Reverse recovery time	I <sub>F</sub> = 10 mA,	I <sub>RM(REC)</sub> = 10 mA,	$I_{R(REC)} = 1 \text{ mA},$	R <sub>L</sub> = 100 Ω		8	10	ns

### undershoot characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>US</sub> Undershoot voltage	$t_f$ = 2 ns, $t_W$ = 50 ns, $V_{IH}$ = 5 V, $V_{IL}$ = 0, $Z_S$ = 25 $\Omega,$ $Z_O$ = 50 $\Omega,$ L = 36-inch coaxial cable		0.7	0.8	٧



<sup>‡</sup> These values apply for  $t_W \le 100 \mu s$ , duty cycle  $\le 20\%$ .

SDFS093 - NOVEMBER 1992 - REVISED DECEMBER 1993

### **APPLICATION INFORMATION**

Large negative transients occurring at the inputs of memory devices (DRAMs, SRAMs, EPROMs, etc.) or on the CLOCK lines of many clocked devices can result in improper operation of the devices. The SN74F1016 diode termination array helps suppress negative transients caused by transmission line reflections, crosstalk, and switching noise.

Diode terminations have several advantages when compared to resistor termination schemes. Split resistor or Thevenin equivalent termination can cause a substantial increase in power consumption. The use of a single resistor to ground to terminate a line usually results in degradation of the output high level, resulting in reduced noise immunity. Series damping resistors placed on the outputs of the driver will reduce negative transients, but they can also increase propagation delays down the line, as a series resistor reduces the output drive capability of the driving device. Diode terminations have none of these drawbacks.

The operation of the diode arrays in reducing negative transients is explained in Figure 1. The diode conducts current whenever the voltage reaches a negative value large enough for the diode to turn on. Suppression of negative transients is tracked by the current-voltage characteristic curve for that diode. A typical current voltage for the SN74F1016 is shown in Figure 1.

The maximum effectiveness of the diode arrays in suppressing negative transients occurs when they are placed at the end of a line and/or the end of a long stub branching off a main transmission line. The diodes can also be used to reduce the negative transients that occur due to discontinuities in the middle of a line. An example of this is a slot in a backplane that is provided for an add-on card.

# DIODE FORWARD CURRENT vs DIODE FORWARD VOLTAGE





Figure 1

0.0000 V

VLO -Vs2



(a) UNDERSHOOT TEST SETUP




Figure 2. Undershoot Test Setup and Scope Display

### SN74F1018 18-BIT SCHOTTKY BARRIER DIODE R-C BUS-TERMINATION ARRAY

SDFS094 - NOVEMBER 1992 - REVISED DECEMBER 1993

- Designed to Reduce Reflection Noise
- Repetitive Peak Forward Current . . . 300 mA
- 18-Bit Array Structure Suited for Bus-Oriented Systems

### description


This bus-termination array is designed to reduce reflection noise and minimize ringing on high-performance bus lines. The SN74F1018 features an 18-bit R-C network and Schottky barrier diode array. These Schottky diodes provide clamp-to-ground functionality and serve to minimize overshoot and undershoot of high-speed switching buses.

The SN74F1018 is characterized for operation from 0°C to 70°C.

### DW PACKAGE (TOP VIEW)

			3
GND [	1	O 24	GND
GND [	2	23	] GND
A1 [	3	22	] A18
A2 [	4	21	A17
АЗ [	5	20	A16
A4 [	6	19	A15
A5 [	7	18	] A14
A6 [	8	17	A13
A7 [	9	16	A12
A8 [	10	15	
A9 [	11	14	
GND 🛚	12	13	GND

### schematic diagram



Resistor =  $50 \Omega \pm 10\%$ 

Capacitor =  $47 \text{ pF} \pm 10\%$ ,  $V_R = 2.5 \text{ V}$ , f = 1 MHz

Diode = Schottky

### SN74F1018 18-BIT SCHOTTKY BARRIER DIODE R-C BUS-TERMINATION ARRAY

SDFS094 - NOVEMBER 1992 - REVISED DECEMBER 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Steady-state reverse voltage, V <sub>R</sub>	7 V
Continuous forward current, I <sub>F</sub> : Any D terminal from GND	
Total through all GND terminals	
Repetitive peak forward current, IFRM‡: Any D terminal from GND	300 mA
Total through all GND terminals	
Continuous total power dissipation at (or below) 25°C free-air temperature	500 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

### single-diode operation (see Note 1)

	PARAMETER	TEST CONDITIONS	MIN TY	PT MAX	UNIT
l <sub>R</sub>	Static reverse current	V <sub>R</sub> = 7 V		2	μΑ
VF	Chatia famus and violance	I <sub>F</sub> = 18 mA		0.8 1	V
	Static forward voltage	IF = 50 mA		1 1.2	
VFM	Peak forward voltage	I <sub>F</sub> = 200 mA	1.	.25	V
		V <sub>R</sub> = 0		80	
Ct	Total capacitance	V <sub>R</sub> = 2 V		. 60	pF
		V <sub>R</sub> = 3 V		55	1

<sup>†</sup> All typical values are at  $T_A = 25$ °C.

NOTE 1: Test conditions and limits apply separately to each of the diodes. The diodes not under test are open-circuited during the measurement of these characteristics.

### multiple-diode operation

PARAMETER	TEST CONDITION	ONS	MIN TYPT	MAX	UNIT
I <sub>X</sub> Internal crosstalk current	Total GND current = 1.2 A,	See Note 2	10	50	μΑ

NOTE 2: I<sub>X</sub> is measured under the following conditions with one diode static, all others switching:

Switching diodes:  $t_W = 100 \mu s$ , duty cycle = 20%;

Static diode: V<sub>R</sub> = 5 V; the static diode input current is the internal crosstalk current i<sub>x</sub>.

### switching characteristics, T<sub>A</sub> = 25°C

	PARAMETER	1	TEST CON	DITIONS		MIN	TYP	MAX	UNIT
t <sub>rr</sub>	Reverse recovery time	IF = 10 mA,	IRM(REC) = 10 mA,	iR(REC) = 1 mA,	$R_L = 100 \Omega$		8	10	ns

### undershoot characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VUS Undershoot voltage	$t_f$ = 2 ns, $t_W$ = 50 ns, $V_{IH}$ = 5 V, $V_{IL}$ = 0, $Z_S$ = 25 $\Omega$ , $Z_O$ = 50 $\Omega$ , $L$ = 36-inch coaxial cable		0.7	8.0	٧



<sup>‡</sup> These values apply for  $t_W \le 100 \,\mu s$ , duty cycle  $\le 20\%$ .

SDFS094 - NOVEMBER 1992 - REVISED DECEMBER 1993

### APPLICATION INFORMATION

Large negative transients occurring at the inputs of memory devices (DRAMs, SRAMs, EPROMs, etc.) or on the CLOCK lines of many clocked devices can result in improper operation of the devices. The SN74F1018 diode termination array helps suppress negative transients caused by transmission line reflections, crosstalk, and switching noise.

Diode terminations have several advantages when compared to resistor termination schemes. Split resistor or Thevenin equivalent termination can cause a substantial increase in power consumption. The use of a single resistor to ground to terminate a line usually results in degradation of the output high level, resulting in reduced noise immunity. Series damping resistors placed on the outputs of the driver will reduce negative transients, but they can also increase propagation delays down the line, as a series resistor reduces the output drive capability of the driving device. Diode terminations have none of these drawbacks.

The operation of the diode arrays in reducing negative transients is explained in Figure 1. The diode conducts current whenever the voltage reaches a negative value large enough for the diode to turn on. Suppression of negative transients is tracked by the current-voltage characteristic curve for that diode. A typical current voltage for the SN74F1018 is shown in Figure 1.

The maximum effectiveness of the diode arrays in suppressing negative transients occurs when they are placed at the end of a line and/or the end of a long stub branching off a main transmission line. The diodes can also be used to reduce the negative transients that occur due to discontinuities in the middle of a line. An example of this is a slot in a backplane that is provided for an add-on card.

### DIODE FORWARD CURRENT **DIODE FORWARD VOLTAGE**





Figure 1

Vmarker 1

= 0.00 V

Vmarker 2 = -640.00 mV



243.500 ns 268.500 ns 218.500 ns S1 Open S1 Closed Vmarker 1 Vmarker 2 -2.0 V Ch. 1 = 1.00 V/div Offset = -20.00 mV Timebase = 5.00 ns/div Delay = 243.5 ns

(b) SCOPE DISPLAY

Delta V

~640.00 mV

Figure 2. Undershoot Test Setup and Scope Display

SDFS085 - AUGUST 1992


- Designed to Reduce Reflection Noise
- Repetitive Peak Forward Current . . . 300 mA
- 8-Bit Array Structure Suited for Bus-Oriented Systems

### description


This Schottky barrier diode bus-termination array is designed to reduce reflection noise on memory bus lines. This device consists of an 8-bit high-speed Schottky diode array suitable for GND clamp.

The SN74F1056 is characterized for operation from 0°C to 70°C.


### SC PACKAGE (TOP VIEW)




### D PACKAGE (TOP VIEW)



### schematic diagrams



SC Package



D Package

TEXA INSTRUM

D08 -

**D08** 

### SN74F1056 8-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY

SDFS085 - AUGUST 1992

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Steady-state reverse voltage, V <sub>R</sub>	7 V
Continuous forward current, IF: Any D terminal from GND	
Total through all GND terminals	170 mA
Repetitive peak forward current, I <sub>FRM</sub> ‡: Any D terminal from GND	300 mA
Total through all GND terminals	1.2 A
Continuous total power dissipation at (or below) 25°C free-air temperature	500 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### electrical characteristics over recommended operating free-air temperature range (unless other noted)

### single-diode operation (see Note 1)

	PARAMETER	TEST CONE	DITIONS	MIŃ	TYP§	MAX	UNIT
<sup>I</sup> R	Static reverse current	V <sub>R</sub> = 7 V				2	μΑ
V Otatia farmand mallare	I <sub>F</sub> = 18 mA			0.8	1	V	
VF	Static forward voltage	. IF = 50 mA			1	1.2	V
V <sub>FM</sub>	Peak forward voltage	I <sub>F</sub> = 200 mA			1.23		V
C.	Total capacitance	V <sub>R</sub> = 0,	f = 1 MHz		3	3.75	pF
Ct		V <sub>R</sub> = 2 V,	f = 1 MHz		2.5	3	p⊢ .

<sup>§</sup> All typical values are at T<sub>A</sub> = 25°C.

NOTE 1: Test conditions and limits apply separately to each of the diodes. The diodes not under test are open-circuited during the measurement of these characteristics.

### multiple-diode operation

PARAMETER	TEST CONDITIONS			TYP§	MAX	UNIT
I <sub>X</sub> Internal crosstalk current	Total GND current = 1.2 A,	See Note 2		10	50	μΑ

NOTE 2: Ix is measured under the following conditions with one diode static, all others switching:

- .. Switching diodes:  $t_W = 100 \mu s$ , duty cycle = 20%;
- .. Static diode:  $V_R = 5 \text{ V}$ ; the static diode input current is the internal crosstalk current  $I_X$ .

### switching characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS				MIN	TYP	MAX	UNIT
tr	Reverse recovery time	I <sub>F</sub> = 10 mA,	I <sub>RM(REC)</sub> = 10 mA,	$I_{R(REC)} = 1 \text{ mA},$	$R_L = 100 \Omega$		5	7	ns

### undershoot characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>US</sub> Undershoot voltage	$t_f$ = 2 ns, $t_W$ = 50 ns, $V_{IH}$ = 5 V, $V_{IL}$ = 0, $Z_S$ = 25 $\Omega,$ $Z_O$ = 50 $\Omega,$ L = 36-inch coax		0.6	0.7	V



<sup>‡</sup> These values apply for  $t_W \le 100 \mu s$ , duty cycle  $\le 20\%$ .

SDFS085 - AUGUST 1992

### **APPLICATION INFORMATION**

Large negative transients occurring at the inputs of memory devices (DRÁMs, SRAMs, EPROMs, etc.) or on the CLOCK lines of many clocked devices can result in improper operation of the devices. The SN74F1056 diode termination array helps suppress negative transients caused by transmission line reflections, crosstalk, and switching noise.

Diode terminations have several advantages when compared to resistor termination schemes. Split resistor or Thevenin equivalent termination can cause a substantial increase in power consumption. The use of a single resistor to Ground to terminate a line usually results in degradation of the output high level, resulting in reduced noise immunity. Series damping resistors placed on the outputs of the driver will reduce negative transients, but they can also increase propagation delays down the line, as a series resistor reduces the output drive capability of the driving device. Diode terminations have none of these drawbacks.

The operation of the diode arrays in reducing negative transients is explained in the following figures. The diode conducts current whenever the voltage reaches a negative value large enough for the diode to turn on. Suppression of negative transients is tracked by the current-voltage characteristic curve for that diode. A typical current voltage for the SN74F1056 is shown in Figure 1.

To illustrate how the diode arrays act to reduce negative transients at the end of a transmission line, the test setup in Figure 2(a) was evaluated. The resulting waveforms with and without the diode are shown in Figure 2(b).

The maximum effectiveness of the diode arrays in suppressing negative transients occurs when they are placed at the end of a line and/or the end of a long stub branching off a main transmission line. The diodes can also be used to reduce the negative transients that occur due to discontinuities in the middle of a line. An example of this is a slot in a backplane that is provided for an add-on card.

# DIODE FORWARD CURRENT vs DIODE FORWARD VOLTAGE





Figure 1

Variable 1:






Figure 2. Undershoot Test Setup and Scope Display

# SN74F2244 $25\Omega$ OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SDFS095 - NOVEMBER 1993

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

 $25\Omega$  resistors in the lower output circuit reduce ringing and eliminate the need for external resistors.

The SN74F2244 is characterized for operation form  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

### FUNCTION TABLE (each buffer)

(each buller)								
OUTPUT CONTROL	DATA INPUT	OUTPUT						
1G, 2G	Α	1						
Н	Х	Z						
L	L	L						
L	Н	н						


SN74F2244... DW, OR N PACKAGE (TOP VIEW)

	10E [	1	20	] v <sub>cc</sub>
	1A1 [	2	19	] 20E
	2Y4 [	3	18	] 1Y1
	1A2 🛚	4		2A4
	2Y3 [			] 1Y2
	1A3 [	6	15	] 2A3
	2Y2 [	7		] 1Y3
	1A4 [	8		] 2A2
1	2Y1 [	9	12	] 1Y4
	GND [	10	11	2A1

# SN74F2244 25 $\Omega$ OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SDFS095 - NOVEMBER 1993


### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–1.2 V to 7 V
Input current range	
Voltage range applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state:	30 mA
Operating free-air temperature range:	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. Those are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

PRODUCT PREVIEW

SDFS095 - NOVEMBER 1993

### recommended operating conditions

		SN74F2244			UNIT
		MIN	NOM	MAX	וואט
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			٧
VIL	Low-level input voltage			0.8	V
lik ·	Input clamp current			-18	mA
ЮН	High-level output current			- 15	mA
lOL	Low-level output current			12	mA
TA	Operating free-air temperature	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COMPITIONST		S	SN74F2244			
PAKAMETER		'	TEST CONDITIONST			MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = – 18 mA			-1.2	٧	
VOH		$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = – 3 mA	2.4	2.8			
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 15 mA	2	2.3		v	
		$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = – 3 mA	2.7				
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 1 mA		0.2	0.5	V	
		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA		0.5 0.75		v	
lj .		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			0.1	mA	
lozh		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 7 V			50	μΑ	
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			-50	μА	
lін		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ	
I <sub>IL</sub>	Any G input	Van EEV	V <sub>I</sub> = 0.5 V			-1	mA	
	Any A input	V <sub>CC</sub> = 5.5 V,	V  = 0.5 V			1.6	I IIIA	
los§		$V_{CC} = 5.5 \text{ V},$	VO = 0	-100	,	-225	mA	
		.,	Outputs high		40	60		
Icc		V <sub>CC</sub> = 5.5 V, Outputs open	Outputs low		60	90	mA	
		Carpate Sport	Outputs disabled		60	90		

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.



 $<sup>^\</sup>ddagger$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

### SN74F2244 $25\Omega$ OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SDFS095 - NOVEMBER 1993

### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = 500 Ω, R <sub>2</sub> = 500 Ω, T <sub>A</sub> = 25°C		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}^{\dagger}$ $SN74F2244$		UNIT	
			MIN	TYP MAX	MIN	MAX		
<sup>t</sup> PLH	А	Α Υ	1.5	7	1.5	7	ns	
<sup>t</sup> PHL			2.5	8	2.0	8		
<sup>t</sup> PZH	ŌĒ	ZH OF		1.5	9	1.0	9.5	ns
<sup>t</sup> PZL		OE Y	2.5	11.5	2.5	12.0	lis	
<sup>t</sup> PHZ	ŌĒ	· · · · · · · · · · · · · · · · · · ·	1.5	9	1.0	9.5	ns	
<sup>t</sup> PLZ	<u> </u>	. "	1.5	8.5	1.5	9.5	] "	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



Data Sheets	2
Application Report	3

# Radiation Exposure Test Results of F Logic Functions



### Introduction

Military system functionality in a radiation environment is increasingly becoming more of a design criteria. System designers have a need for comparative integrated circuits radiation tolerance data, because exposure to gamma radiation degrades the performance of integrated circuits. The amount of performance degradation for various manufacturers' logic families is variable since process technologies differ. Comparison studies that expose various vendors' logic devices to radiation can be used to determine a logic family's suitability for use in a system. These studies may, in fact, influence the selection of product for design in.

There are numerous guidelines/methods for radiation testing. Also, there is room for interpretation regarding the failure modes of irradiated logic devices. Some IC manufacturers define a radiation-induced failure as the total-dose level at which a logic error occurs. Others define failure at the point at which data sheet parametrics are exceeded. These variable test methodologies and definitions make direct comparisons of existing studies difficult. Therefore, many OEMs have developed their own radiation test criteria to assure program compliance.

It is helpful to have some generic radiation data to use as comparisons for initial selection of logic families for new designs. To that end, the following is offered as a guide for that selection process. The data is presented in two sections:

- 1. Results of testing done by Texas Instruments, and
- 2. Results of testing done by a third-party OEM and printed herein with their permission.

The comparisons are necessarily generic and any conclusions that are drawn from the data may warrant further investigation. Results of the tests do indicate the TI F logic product is more radiation tolerant than currently available FAST<sup>TM</sup> product.

### **Testing Performed by TI**

Failure to meet data sheet parametric specifications is one consequence of exposing devices to radiation. After a device is irradiated, typically the first parametric specification to be violated is the input leakage current ( $I_{IH}$ ) as it will increase beyond the maximum data book limit. For the radiation tolerance tests done by TI, the parameter monitored was  $I_{IH}$ . The data book maximum limit for this parameter is 20  $\mu$ A for the F logic family. In typical system applications with 10 unit loads, 200  $\mu$ A is considered a representative value for  $I_{IH}$ . Test conditions simulated a total-dose radiation environment.

Both the supply voltage ( $V_{CC}$ ) and the inputs were kept at 5.5 V during irradiation. The dose rate was 201.9 rad(Si)/second, and the highest readings in each sample of four units of each device type ('54F00, '54F74, '54F244) are tabulated in Table 1. Initial tests were done with total doses of 50, 100, 200, and 100 krad(Si). Since some devices were beyond the 20  $\mu$ A data book limit at the 50 krad(Si) total dose level, an additional test point of 20 krad(Si) was added. A few tests were stopped at 200 krad(Si) because the devices read over the full-scale test capability of 3031  $\mu$ A. Full MIL-STD-883C-compliant product from each vendor was used except where indicated.

The following specific devices and date codes were subjected to the radiation testing:

Texas Instruments	Date Code
'54F00	B8735Z
'54F74	8647
′54F244	8706
Fairchild Semiconductor	Date Code
′54F00	8430, Recertification tested 8604
'54F74	Non-883C compliant P-DIP, 8718
′54F244	8641
Motorola Inc.	Date Code
′54F00	8513B
'54F74	8640A
'54F244	8619B
Signetics Corporation	Date Code
′54F00	8717
′54F74	8648
'54F244	8644

**Table 1. Relative Radiation Tolerance** 

PARAMETER	TEXAS INSTRUMENTS	FAIRCHILD	MOTOROLA	SIGNETICS				
	′54F00							
I <sub>IH</sub> at 20 krad(Si)	_	<0.1 μA	380.1 μΑ	— .				
I <sub>IH</sub> at 50 krad(Si)	14.3 μΑ	2.4 μΑ	1231.1 μΑ	2725 μΑ				
I <sub>IH</sub> at 100 krad(Si)	174.4 μΑ	283.7 μΑ	2114.3 μΑ	>3031 μA				
I <sub>IH</sub> at 200 krad(Si)	526.2 μΑ	840.1 μA	<sup>7</sup> >3031 μA	>3031 μA				
I <sub>IH</sub> at 500 krad(Si)	834.9 μΑ	1408.3 μΑ	>3031 μA	<b>—</b> ′				
IIH at 1000 krad(Si)	739.5 μΑ	1570.8 μΑ	>3031 μA	_				
		′54F74						
I <sub>IH</sub> at 20 krad(Si)		597.8 μΑ	6.95 μΑ	192.7 μΑ				
I <sub>IH</sub> at 50 krad(Si)	7.2 μΑ	>3031 μA	230.9 μΑ	1648.9 μΑ				
I <sub>IH</sub> at 100 krad(Si)	138 μΑ	>3031 μA	389.3 μΑ	>3031 μA				
I <sub>IH</sub> at 200 krad(Si)	475.4 μΑ	>3031 μA	713.1 μA	>3031 μA				
I <sub>IH</sub> at 500 krad(Si)	732.5 μΑ		1417.2 μΑ	_				
I <sub>IH</sub> at 1000 krad(Si)	648.4 μΑ		1528.3 μΑ					
	,	54F244						
I <sub>IH</sub> at 20 krad(Si)		48.6 μA	350.9 μΑ	59.4 μA				
I <sub>IH</sub> at 50 krad(Si)	0.7 μΑ	583.1 μΑ	1062 μΑ	280.7 μΑ				
I <sub>IH</sub> at 100 krad(Si)	64.7 μΑ	2972.1 μΑ	1650.1 μΑ	751.9 μA				
I <sub>IH</sub> at 200 krad(Si)	296.7 μΑ	>3031 μA	2644 μΑ	1296.8 μΑ				
I <sub>IH</sub> at 500 krad(Si)	560.2 μΑ		>3031 μA	1545 μΑ				
I <sub>IH</sub> at 1000 krad(Si)	525.5 μΑ			1395.5 μΑ				

NOTE: Supply voltage V<sub>CC</sub> and input voltage V<sub>IH</sub> were both 5.5 V during irradiation.

Dose rate = 201.9 rad(Si)/second

Tester full-scale limit for I<sub>IH</sub> = 3031 µA max

Table listings were the highest I<sub>IH</sub> reading obtained in each sample of four units.

#### Third-Party OEM Test Results†

Eight samples of the '54F04 hex inverters and '54F11 triple 3-input AND gates along with four samples of a '54F20 dual 4-input NAND gate were tested in a total-dose environment. They were exposed to gamma radiation and irradiated at approximately 500 rad(Si)/minute or 8 rad(Si)/second. Test data was taken every 2 krad(Si) up to 30 krad total dose. If the first four samples showed no significant degradation, the remaining parts were irradiated at 1000 rad(Si)/minute or 16.7 rad(Si)/second and data was taken every 5 krad(Si) up to 100 krad(Si). All devices were exercised, both functionally and parametrically, using the Eagle Multiplexer with the NUGPMUX test package on the EAGLE LSI-4 automated test equiment.

In addition to monitoring  $I_{IH}$ , the propagation delay  $(t_{pd})$  of four samples of each device type was measured independently at baseline and following exposure to the highest total dose level tested – between 60 and 80 krad(Si). A custom propagation delay fixture was used. In all cases, one input received a 3-V amplitude square wave while the other inputs were tied to 5 V or 0 V so that the output yielded a positive square wave. The propagation delay was then measured using the 50% points of the input and output waveforms as reference. No significant degradation was observed in any of the devices tested.

During irradiation, the parts were statically biased with highs and lows as in Table 2 and dc parametric test conditions were selected according to data book specifications.

**Table 2. Biasing Schemes for Devices** 

PART	S/N							PIN NU	MBEF	₹					
PARI	3/14	1	2	3	4	5	6	7	8	9	10	11	12	13	14
′54F00	1-4	Н	Х	L	Х	Н	Х	GND	Х	L	Х	Н	Х	L	Vcc
54700	5-8	н	Х	L	Χ	Н	Χ	GND	Χ	L	· X	Н	Х	L	$v_{CC}$
′54F11	1-4	Н	L	Н	L	Н	Х	GND	X	L	Η.	L	Х	L	VCC
34611	5-8	Н	L	Н	L	Н	Х	GND	Х	L ·	н	L	X	L	VCC
′54F20	5-8	Н	L	NC	Н	L	Х	GND	Х	Н	Н	NC	Н	Н	VCC

<sup>†</sup>Only Texas Instruments Incorporated product was used in the study.

Dosimetry data showed that each device received radiation at a slightly different dose rate due to its positioning on the multiplexer. The actual exposure is shown in Table 3.

**Table 3. Actual Dose Rates** 

DEVICE	S/N	DOSE RATE/ rad(Si)	AVERAGE	∆% POSITION	
,	1	472			
	2	498	496	12.5	
	3	484	490	12.5	
′54F04	4	531			
34704	5	939			
	6	1003	1011	16	
	7	1016	1011	10	
	8	1089			
	1	472		12.5	
	2	498	496		
	3	484	490		
′54F11	4	531			
34111	- 5	1038			
	6	1090	1144	25.5	
	7	1145	1144	25.5	
	8	1303			
	1	1038			
′54F20	2	1090	1144	25.5	
34FZU	3	1145	1144	25.5	
	4	1303			

The minimum, mean, and maximum values for all parameters are shown for all device types in Tables 4 through 9. Table 4 and Figure 1 exhibit the input leakage current for the '54F04. Similarly, Tables 5 and 6 and Figures 2 and 3 represent the parametric performance for the  $I_{IH}$  and  $I_{CC}$  for the '54F20, respectively. And finally, Tables 7 through 9 and Figures 4 through 9 correspond to  $I_{IH}$ ,  $I_{CC}$ , and  $V_{OH}$  of the '54F11.

#### Summary

The tests performed by Texas Instruments can be used as a gauge of relative radiation tolerance of various vendors' 54F-type logic families. Defining the data sheet parametric failure points, as opposed to defining the points where logic error occur, was the basis for both studies. Test results do indicate that the TI 54F logic family is more radiation tolerant within the constraints of the parameters monitored. Significantly lower I<sub>IH</sub> readings were recorded for TI 54F logic devices at several total-dose levels. An additional point for comparison is the data contained in the third-party OEM study.

The study that was performed by the third-party OEM gives a definition of radiation tolerance of TI 54F devices that is based on additional data sheet parametrics. Although no functional failure was observed in any of the eight samples of the devices tested, the dc parametrics did show some degradation. The various parameters monitored were the input leakage current ( $I_{\rm IH}$ ), the supply current ( $I_{\rm CC}$ ), and the output voltage ( $V_{\rm OH}$ ). Data sheet parametric failures for input leakage current for the '54F04, '54F11, and '54F20 were exhibited at 65, 60, and 70 krad(Si) total dose, respectively. The supply current exceeded data book specifications at 51 and 55 krad(Si) for the '54F20 and '54F11, respectively. No significant degradation was observed in the supply current for the '54F04 to 85 krad(Si). The output voltage for the '54F11 fell below the data book minimum specified value at total-dose levels exceeding 45 krad(Si). No degradation in propagation delays ( $t_{\rm pd}$ ) was observed in any of the devices irradiated.

#### PART NUMBER: '54F04 S/N 5-8 DATE CODE: A8709 VENDOR: TI TEST DATE: 3-OCT-88

#### **HIGH-LEVEL INPUT CURRENT**




Figure 1

Table 4. High-Level Input Current vs Total Dose - '54F04

TOTAL DOSE/	<b>ін (</b> µ	A) @ V <sub>I</sub> =	2.7 V
krad(Si)	MIN	MEAN	MAX
00	0.2	0.2	0.2
05	0.2	0.2	0.2
10	0.2	0.2	0.2
15	0.2	0.2	0.2
'20	0.2	0.3	0.6
25	0.2	1.1	2.6
30	0.2	2.5	5.8
35	0.2	4.5	10.3
40	0.2	6.8	15.3
45	0.2	9.5	21.1
50	0.2	12.4	27.5
55	0.5	15.7	34.5
60	0.8	19.3	42.2
65	1.2	23.3	50.4
70	1.8	27.7	59.3
75	2.6	32.3	68.6
80	3.6	37.2	77.8
85	3.2	35.9	75.5
Book Spec			20

#### PART NUMBER: '54F20 S/N 1-4 DATE CODE: 8726 VENDOR: TI TEST DATE: 4-OCT-88

#### **HIGH-LEVEL INPUT CURRENT**




Table 5. High-Level Input Current vs Total Dose - '54F20

TOTAL DOSE/	l <sub>IH</sub> (μΑ) @ V <sub>I</sub> = 2.7 V					
krad(Si)	MIN	MEAN	MAX			
00	0.5	0.5	0.5			
03	0.5	0.5	0.5			
06	0.5	0.5	0.5			
09	0.5	0.5	0.5			
12	0.5	0.5	0.5			
15	0.5	0.5	0.5			
18	0.5	0.5	0.5			
21	0.5	0.5	0.5			
24	0.5	0.5	0.5			
27	0.5	0.5	0.5			
30	0.5	0.5	0.5			
33	0.5	0.5	0.5			
36	0.5	0.5	0.5			
39	0.4	0.5	0.5			
42	0.4	0.5	0.5			
45	0.4	0.4	0.4			
48	0.3	0.5	0.9			
51	0.3	0.8	1.8			
54	0.3	1.4	3.2			
57	0.3	2.2	4.9			
60	0.5	3.3	7.2			
Book Spec	_		20			

#### PART NUMBER: '54F20 S/N 1-4 DATE CODE: 8726 VENDOR: TI TEST DATE: 4-OCT-88

#### SUPPLY CURRENT




Table 6. Supply Current vs Total Dose - '54F20

TOTAL DOSE/	I <sub>CCH</sub> (mA) @ V <sub>CC</sub> = 5.5 V					
krad(Si)	MIN	MEAN	MAX			
00	3.962	4.007	4.042			
03	3.958	4.003	4.04			
06	3.954	4	4.037			
09	3.946	3.996	4.043			
12	3.948	3.994	4.032			
15	3.945	3.992	4.029			
18 ~	3.941	3.99	4.028			
21	3.94	3.988	4.026			
24	3.941	3.987	4.024			
27	3.937	3.985	4.023			
30	3.936	3.983	4.021			
33	3.936	3.983	4.02			
36	3.933	3.981	4.019			
39	3.932	3.979	4.017			
42	3.932	3.979	4.017			
45	3.931	3.979	4.017			
48	3.93	3.978	4.015			
51	3.078	5.667	11.629			
54	3.974	8.782	23.159			
57	4.015	14.447	23.243			
60	4.015	16.91	28.721			
Book Spec			5.1			

#### PART NUMBER: '54F11 S/N 5-8 DATE CODE: 8822 VENDOR: TI TEST DATE: 4-OCT-88

#### **HIGH-LEVEL INPUT CURRENT**




Figure 4

Table 7. High-Level Input Current vs Total Dose - '54F11

TOTAL DOSE/	l <sub>IH</sub> (μA) @ V <sub>I</sub> = 2.7 V				
krad(Si)	MIN	MEAN	MAX		
00	0.5	0.5	0.5		
05	0.5	0.5	0.5		
10	0.5	0.5	0.5		
15	0.5	0.5	0.5		
20	0.5	0.5	0.5		
25	0.5	0.5	0.5		
30	0.4	0.4	0.5		
35	0.4	0.4	0.4		
40	Ũ. <b>4</b>	0.7	1.1		
45	0.4	1.7	3.6		
50	0.4	3.6	7.5		
55	0.5	6.8	13.4		
60	0.9	11	20.9		
65	0.7	16	29.8		
70	4.2	22.7	40		
. 75	20.6	45.1	66.8		
80	10.4	38.4	64.2		
Book Spec		'	20		

#### PART NUMBER: '54F11 S/N 5-8 DATE CODE: 8822 VENDOR: TI TEST DATE: 4-OCT-88

#### SUPPLY CURRENT




Figure 5

Table 8. Supply Current vs Total Dose - '54F11

TOTAL DOSE/	ICCH (r	nA) @ V <sub>C</sub> (	= 5.5 V
krad(Si)	MIN	MEAN	MAX
00	3.41	3.48	3.55
05	3.41	3.48	3.55
10	3.41	3.47	3.54
15	3.4	3.5	3.53
20	3.39	3.46	3.53
25	3.4	3.47	3.54
30	3.4	3.47	3.54
35	3.39	3.47	3.54
40	3.41	3.46	3.5
45	3.41	7.94	21.43
50	3.37	8.2	22.57
55	3.34	12.94	22.92
60	3.35	12.82	25.49
65	3.36	14.91	26.54
70	4.61	15.16	26.96
75	4.62	15.52	30.53
80	4.63	11.1	22.7
Book Spec			9.7

#### PART NUMBER: '54F11 S/N 5-8 DATE CODE: 8822 VENDOR: TI TEST DATE: 4-OCT-88

#### HIGH-LEVEL OUTPUT VOLTAGE




Figure 6

Table 9. High-Level Output Voltage vs Total Dose - '54F11

TOTAL DOSE/	V <sub>OH</sub> @ I <sub>OH</sub> = -1 mA				
krad(Si)	MIN	MEAN	MAX		
00	3.063	3.066	3.069		
05	3.064	3.067	3.072		
10	3.064	3.068	3.073		
15	3.065	3.069	3.074		
20	3.065	3.069	3.074		
25	3.065	3.069	3.074		
30	3.065	3.069	3.074		
35	3.065	3.07	3.077		
40	3.011	3.056	3 077		
45	3.069	3.073	3,082		
50	1.411	2.657	3.075		
55	0.551	0.035	3.076		
60	0.076	0.032	3.073		
65	0.15	0.994	3.073		
70	0.15	0.654	1.719		
75	0.15	0.512	1.597		
80	0.051	0.469	1.523		
Book Spec	2.5				

Med	chanica	l Data		,	4
App	olicatio	n Report		Planting and a second of the s	3
Data	a Sheet	is in the later of			2
Gen	neral In	formatio	n		1

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.

	EXAMPLE:	SN	74F240	DW	R
Prefix		/			
Blank = (Standard product) SN = Standard prefix SNJ = JEDEC Publication 101, Class B		/			/
JANB = MIL-M-38510 Qualified					
Unique Circuit Description		_/			
MUST CONTAIN FIVE TO NINE CHARACTERS				/	
(from individual data sheet)		/			
Package ————		/			
MUST CONTAIN ONE TO TWO LETTERS					
D = plastic narrow-body small outline  DB = plastic shrink small outline  DW = plastic wide-body small outline  FK = ceramic chip carrier  J, JT = ceramic dual in line					
N, NT = plastic dual in line					
SC = plastic single in line	/	/			
Tape and Reel Packaging ———————————————————————————————————	/			•	

Must be designated by the letter R and valid for surface-mount packages only. All orders for tape and reel must be for whole reels.

4–4

4040047/A-10/93

#### D/R-PDSO-G\*\* PLASTIC NARROW-BODY SMALL-OUTLINE PACKAGE 16-PIN SHOWN PINS\*\* 8 14 16 DIM 0.244 (6,20) 0.197 0.344 0.394 0.228 (5,80) A MAX (5,00)(8,75)(10,00)0.157 (4,00) 0.150 (3,81) 0.189 0.337 0.386 A MIN (4,80)(8,55)(9,80)0.020 (0,50) Seating Plane X 45° 0.010 (0,25) 0.004 (0,10) Gage Plane 0.010 (0,25) 0.069 (1,75) 0.053 (1,35) 0.009 (0,23) 0.020 (0,508) 0.010 (0,25) 0°-8° 0.007 (0,19) 0.044 (1,12) 0.004 (0,10) 0.014 (0,356) 0.016 (0,40) **+** 0.010 (0,25) (M) 0.050 (1,27) TYP

NOTES: A. All linear dimensions are in inches (millimeters).


(see Note C)

- B. This drawing is subject to change without notice.
- C. Leads are within 0.005 (0,127) radius of true postion at maximum material condition.
- D. Body dimensions do not include mold flash or protrusion.
- E. Mold protrusion shall not exceed 0.006 (0,15).

#### DB/R-PDSO-G\*\*

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 8-PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Leads are within 0,127 radius of true position at maximum material condition.

D. Body dimensions do not include mold flash or protrusion.

E. Mold protrusion shall not exceed 0,15.

#### DW/R-PDSO-G\*\* PLASTIC WIDE-BODY SMALL-OUTLINE PACKAGE 20-PIN SHOWN PINS\* 16 20 28 24 0.419 (10,65) DIM 0.400 (10,15) 0.400 0.500 0.602 0.696 A MIN (10, 16)(12,70)(15,29)(17,68)0.297 (7,55) 0.293 (7,45) 0.408 0.508 0.610 0.704 A MAX (10,36)(12,90)(15,49)(17,88)10 0.364 (9,24) **Seating Plane** 0.338 (8,58) Gage Plane **0.004 (0,10)** 0.010 (0,25) 0.104 (2,65) 0.093 (2,35)

(M)

0.012 (0,30)

0.004 (0,10)

NOTES: A. All linear dimensions are in inches (millimeters).

0.012 (0,30)

0.004 (0,10)

0.050 (1,27) TYP (see Note C)

- B. This drawing is subject to change without notice.
- C. Leads are within 0.005 (0,127) radius of true postion at maximum material condition.

0.020 (0,51)

- D. Body dimensions do not include mold flash or protrusion.
- E. Mold protrusion shall not exceed 0.006 (0,15).



0.050 (1,27)


0.016 (0,40)

4040000/A-10/93

#### FK/S-CQCC-N\*\*

#### 28-TERMINAL PACKAGE SHOWN

#### LEADLESS CERAMIC CHIP CARRIER PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Three-layer ceramic base with a metal lid and braze seal.
- D. FK package terminal assignments conform to JEDEC Standards 1,2 and 11.
- E. The packages are intended for surface mounting on solder lands on 0.050 (1,27) centers.

#### J/R-GDIP-T\*\*

#### **CERAMIC DUAL-IN-LINE PACKAGE**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This dimension does not apply for solder-dipped leads.
- D. For solder dipped leads, dipping area of the leads extends from the lead tip to at least 0.020 (0,51) above seating plane.

#### JT/R-GDIP-T\*\*

#### 24-PIN SHOWN

#### **CERAMIC DUAL-IN-LINE PACKAGE**




NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

- C. This package is glass seal.

#### N/R-PDIP-T\*\*

#### PLASTIC DUAL-IN-LINE PACKAGE

#### **16-PIN SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Each lead centerline is located within 0.010 (0,254) of its true longitudinal position.

#### NT/R-PDIP-T\*\*

#### 24-PIN SHOWN

#### PLASTIC DUAL-IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Each lead centerline is located within 0.010 (0,254) of its true longitudinal position.

D. This dimension does not apply for solder-dipped leads.

E. For solder dipped leads, dipping area of the leads extends from the lead tip to at least 0.020 (0,51) above seating plane.



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

# TI North **Offices**

ALABAMA: Huntsville: (205) 837-7530 ARIZONA: Phoenix: (602) 995-1007 ARIZUNA: Priode III: (002) 995-1007
CALIFORNIA: Invine: (714) 680-1200
San Dlego: (619) 278-9600
Santa Clara: (408) 980-9000
Woodland Hillis: (818) 704-8100
COLORADO: Aurora: (303) 368-8000
CONNECTICUT: Wallingford: (203) 269-0074 FLORIDA: Altamonte Springs: (407) 260-2116 Fort Lauderdale: (305) 973-8502 Tampa: (813) 885-7588 GEORGIA: Norcross: (404) 662-7967

ILLINOIS: Arlington Heights: (708) 640-3000 INDIANA: Carmel: (317) 573-6400 Fort Wayne: (219) 489-4697

KANSAS: Overland Park: (913) 451-4511 MARYLAND: Columbia: (410) 964-2003 MASSACHUSETTS: Waltham: (617) 895-9100 MICHIGAN: Farmington Hills: (313) 553-1581 MINNESOTA: Eden Prairie: (612) 828-9300 MISSOURI: St. Louis: (314) 821-8400 NEW JERSEY: Iselin: (908) 750-1050 NEW MEXICO: Albuquerque: (505) 345-2555 NEW YORK: East Syracuse: (315) 463-2293 NEW YORK: East Syracuse: (315) 463-9291 Fishkill: (914) 897-2900 Melville: (516) 454-6600 Pittsford: (716) 385-6770 NORTH CAROLINA: Charlotte: (704) 527-0930 Raleigh: (919) 876-2725

OHIO: Beachwood: (216) 765-7258 Beavercreek: (513) 427-6200

OREGON: Beaverton: (503) 643-6758
PENNSYLVANIA: Blue Bell: (215) 825-9500 PUERTO RICO: Hato Rey: (809) 753-8700 TEXAS: Austin: (512) 250-6769
Dallas: (214) 917-1264
Houston: (713) 778-6592
Midland: (915) 561-7137
UTAH: Salt Lake City: (801) 466-8972

WISCONSIN: Waukesha: (414) 798-1001 CANADA: Nepean: (613) 726-1970 Richmond Hill: (416) 884-9181 St. Laurent: (514) 335-8392

## TI Regional **Technology Centers**

CALIFORNIA: Irvine: (714) 660-8140 Santa Clara: (408) 748-2222 GEORGIA: Norcross: (404) 662-7945 ILLINOIS: Arlington Heights: (708) 640-2909 INDIANA: Indianapolis: (317) 573-6400 MASSACHUSETTS: Waltham: (617) 895-9196 MEXICO: Mexico City: 491-70834 MINNESOTA: Minneapolis: (612) 828-9300 TEXAS: Dallas: (214) 917-3881 CANADA: Nepean: (613) 726-1970

### Customer **Response Center**

TOLL FREE: **OUTSIDE USA:** 

(800) 336-5236 (214) 995-6611

(8:00 a.m. - 5:00 p.m. CST)

## TI Authorized American Sales North American **Distributors**

Alliance Electronics, Inc. (military product only) Almac/Arrow Anthem Electronics Arrow/Schweber
Future Electronics (Canada)
GRS Electronics Co., Inc.\*
Hall-Mark Electronics
Marshall Industries Newark Electronics\*
Rochester Electronics, Inc. (obsolete product only)

\*Not authorized for TI military products

### **TI Distributors**

ALABAMA: Arrow/Schweber (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235.
ARIZONA: Anthem (602) 966-6600; Arrow/Schweber (602) 437-0750; Hall-Mark (602) 431-0030; Marshall (602) 496-0290; Wyle (602) 437-2088.

490-U-2VI; Wyle (6UZ) 437-ZU88.

CALIFORNIA: Los Angeles/Orange County: Anthem (818) 775-1333, (714) 768-4444; Arrow/Schweber (818) 389-8868, (714) 587-044; Hall-Mark (818) 773-4500, (714) 727-6000; Marshall (818) 878-7000, (714) 458-5301; Wyle (818) 880-9000, (714) 863-9953; Zeus (714) 921-9000, (818) 889-3838;

Sacramento: Anthem (916) 624-9744; Hall-Mark (916) 624-9781; Marshall (916) 635-9700; Wyle (916) 638-5282; 624-9781; Marshall (916) 635-9700; Wyle (916) 638-5282; San Diego; Anthem (619) 453-9005; Arrow/Schweber (619) 565-4800; Hall-Mark (619) 566-1201; Marshall (619) 665-971; Zeus (619) 277-9681; San Francisco Bay Area: Anthem (408) 455-1200; Arrow/Schweber (408) 441-9700, (510) 490-9477; Hall-Mark (408) 432-4000; Marshall (408) 942-4600; Wyle (408) 727-2500; Zeus (408) 629-4789.

COLORADO: Anthem (303) 790-4500; Arrow/Schweber (303) 799-0258; Hall-Mark (303) 790-1662; Marshall (303) 451-8383; Wyle (303) 457-9953.

CONNECTICUT: Anthem (203) 575-1575; Arrow/Schweber (203) 265-7741; Hall-Mark (203) 271-2844; Marshall (203) 265-3822.

FLORIDA: Fort Lauderdale: Arrow/Schweber (305) 429-8200; Halll-Mark (305) 971-9280; Marshall (305) 977-4880;

Orlando: Arrow/Schweber (407) 333-9300; Hall-Mark (407) 830-5855; Marshall (407) 767-8585; Zeus (407) 788-9100; Tampa: Hall-Mark (813) 541-7440; Marshall (813) 573-1399.

GEORGIA: Arrow/Schweber (404) 497-1300; Hall-Mark (404) 623-4400; Marshall (404) 923-5750.

(Not) 022-3400, maristal (104) 252-3750. ILLINOIS: Anthem (708) 884-0200; Arrow/Schweber (708) 250-0500; Hall-Mark (708) 860-3800; Marshall (708) 490-0155; Newark (312)/845-100. INDIANA: Arrow/Schweber (317) 299-2071; Hall-Mark (317) 872-8875; Marshall (317) 297-0483.

IOWA: Arrow/Schweber (319) 395-7230. KANSAS: Arrow/Schweber (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121.

MARYLAND: Anthem (301) 995-6640; Arrow/Schweber (301) 596-7800; Hall-Mark (301) 988-9800; Marshall (301) 622-1118; Zeus (301) 997-1118.

MASSACHUSETTS: Anthem (508) 657-5170; Arrow/Schweber (508) 658-0900; Hall-Mark (508) 667-0902; Marshall (508) 658-0810; Wyle (617) 272-7300; Zeus (617) 246-8200.

MICHIGAN: Detroit: Arrow/Schweber (313) 416-5800; Hall-Mark (313) 416-5800; Marshall (313) 525-5850; Newark (313) 967-0600.

MINNESOTA: Anthem (612) 944-5454; Arrow/Schweber (612) 941-5280; Hall-Mark (612) 881-2600; Marshall (612) 559-2211.

MISSOURI: Arrow/Schweber (314) 567-6888; Hall-Mark (314) 291-5350; Marshall (314) 291-4650.

NEW JERSEY: Anthem (201) 227-7960; Arrow/Schweber (201) 227-7880, (609) 596-8000; Hall-Mark (201) 515-3000, (609) 235-1900; Marshall (201) 882-0320, (609) 234-9100. NEW MEXICO: Alliance (505) 292-3360.

NEW YORK: Long Island: Anthem (516) 864-6600; Arrow/Schweber (516) 231-1000; Hall-Mark (516) 737-0600; Marshall (516) 273-2424; Zeus (914) 937-7400; Rochester: Arrow/Schweber (716) 427-0300; Hall-Mark (716) 425-3300; Marshall (716) 235-7620;

Syracuse: Marshall (607) 785-2345. NORTH CAROLINA: Arrow/Schweber (919) 876-3132; Hall-Mark (919) 872-0712; Marshall (919) 878-9882.

Trail-mark (919) 67/2-07/12, Marishani (919) 67-9602.

OHIO: Cleveland: Arrow/Schweber (216) 248-3990;
Hall-Mark (216) 349-4632; Marshall (216) 248-1788;

Columbus: Hall-Mark (614) 888-3313;

Dayton: Arrow/Schweber (513) 435-5563; Marshall (513) 896-4480; Zeus (513) 293-6162.

OKLAHOMA: Arrow/Schweber (918) 252-7537; Hall-Mark

(918) 254-6110.

OREGON: Almac/Arrow (503) 629-8090; Anthem (503) 643-1114; Marshall (503) 644-5150; Wyle (503) 643-7900.

PENNSYLVANIA: Anthem (215) 443-5150; Arrow/Schweber (215) 923-1800; GRS (215) 922-7037; (609) 964-8560; Marshall (412) 788-0441.

TEXAS: Austh: Arrow/Schweber (512) 835-4180; Hall-Mark (512) 258-8848; Marshall (512) 837-1991; Wyle (412) 238-853:

(312) 343-3633, Dallas: Anthem (214) 238-7100; Arrow/Schweber (214) 380-6464; Hall-Mark (214) 553-4300; Marshall (214) 233-5200; Wyle (214) 235-9953; Zeus (214) 783-7010; Houston: Arrow/Schweber (713) 530-4700; Hall-Mark (713) 781-6100; Marshall (713) 467-1666; Wyle (713) 879-9953.

**UTAH:** Anthem (801) 973-8555; Arrow/Schweber (801) 973-6913; Hall-Mark (801) 269-0416; Marshall (801) 973-2288; Wyle (801) 974-9953.

WASHINGTON: Almac/Arrow (206) 643-9992; Anthem (206) 483-1700; Marshall (206) 486-5747; Wyle (206) 881-1150.

WISCONSIN: Arrow/Schweber (414) 792-0150; Hall-Mark (414) 797-7844; Marshall (414) 797-8400.

CANADA: Calgary: Future (403) 235-5325;

Edmonton: Future (403) 438-2858; Montreal: Arrow/Schweber (514) 421-7411; Future (514) 694-7710; Marshall (514) 694-8142;

Ottawa: Arrow/Schweber (613) 226-6903; Future (613) 820-8313:

Quebec: Future (418) 897-6666; Toronto: Arrow/Schweber (416) 670-7769; Future (416) 612-9200; Marshall (416) 458-8046; Vancouver: Arrow/Schweber (604) 421-2333; Future (604) 294-1166.

#### TI Die Processors

(407) 298-7100 Chip Supply Elmo Semiconductor (818) 768-7400 (512) 834-2022 Minco Technology Labs



### TI Worldwide Sales Offices

ALABAMA: Huntsville: 4960 Corporate Drive, Suite 150, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Avenue, Suite 100, Phoenix, AZ 85021, (602) 995-1007. Suite 100, Phoenix, Az 85021, (602) 995-1007.

CALIFORNIA: Irvine: 1920 Main Street, Suite 900, Irvine, CA 92714, (714) 660-1200;

San Diego: 5625 Ruffin Road, Suite 100, San Diego: CA 92123, (619) 278-9600;

Santa Clara: 5353 Betsy Ross Drive, Santa Clara: 5353 Betsy Ross Drive, Santa Clara: CA 95054, (408) 980-9000;

Woodland Hills: 21550 Oxnard Street, Suite 700, Woodland Hills: 21550 Oxnard Street, Suite 700, Woodland Hills: 21550 Oxnard Street, Suite 700, Oxnard Street, Suite 700, Woodland Hills: 21550 Oxnard Street, Suite 700, Woodland Hills: 21550 Oxnard Street, Suite 700, Woodland Hills: 21550 Oxnard Street, Suite 700, Oxnard COLORADO: Aurora: 1400 S. Potomac Street, Suite 101, Aurora, CO 80012, (303) 368-8000. CONNECTICUT: Wallingford: 9 Barnes Industrial Park So., Wallingford, CT 06492, (203) 269-0074.

FLORIDA: Altamonte Springs: 370 S. North Lake Boulevard, Suite 1008, Altamonte Springs, FL 32701, (407) 260-2116; Fort Lauderdale: 2950 N.W. 62nd Street,

Suite 100, Fort Lauderdale, FL 33309, (305) 973-8502:

(305) 973-8502, **Tampa:** 4803 George Road, Suite 390, Tampa, FL 33634-6234, (813) 885-7588. **GEORGIA: Norcross:** 5515 Spalding Drive, Norcross, GA 30092-2560, (404) 662-7967.

ILLINOIS: Arlington Heights: 515 West Algonquin, Arlington Heights, IL 60005, (708) 640-2925.

INDIANA: Carmel: 550 Congressional Drive, Suite 100, Carmel, IN 46032, (317) 573-6400; Fort Wayne: 103 Airport North Office Park., Fort Wayne, IN 46825, (219) 489-4697.

KANSAS: Overland Park: 7300 College Boulevard, Lighton Plaza, Suite 150, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Drive, Suite 100, Columbia, MD 21045, (410) 964-2003. MASSACHUSETTS: Waltham: Bay Colony Corporate Center, 950 Winter Street, Suite 2800, Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Road, Farmington Hills, MI 48018, (313) 553-1581; MINNESOTA: Eden Prairie: 11000 W. 78th Street, Suite 100, Eden Prairie, MN 55344, (612) 828-9300.

MISSOURI: St. Louis: 12412 Powerscourt Drive, Suite 125, St. Louis, MO 63131, (314) 821-8400. NEW JERSEY: Iselin: Metropolitan Corporate Plaza, 485 Bldg. E. U.S. 1 South, Iselin, NJ 08830, (908) 750-1050.

NEW MEXICO: Albuquerque: 2709 J. Pan American Feeway NE, Albuquerque, NM 87101, (505) 345-2555.

NEW YORK: East Syracuse: 6365 Collamer Drive, East Syracuse, NY 13057, (315) 463-9291; Fishkill: 300 Westage Business Center, Suite 140, Fishkill, NY 12524, (914) 897-2900; Melville: 48 South Service Road, Suite 100, Melville, NY 11747, (516) 454-6601; Pittsford: 2851 Clover Street, Pittsford, NY 14534, 4746129E; 2851 Clover Street, Pittsford, NY 14534, (716) 385-6770.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Suite 100, Charlotte, NC 28217, (704) 527-0930;

527-0930; Raleigh: 2809 Highwoods Boulevard, Suite 100, Raleigh, NC 27625, (919) 876-2725. OHIO: Beachwood: 22775 Commerce Park Road, Beachwood, OH 44122-5875, (216) 765-7528; Beavercreek: 4200 Colonel Glenn Highway, Suite 600, Beavercreek, OH 45431, (513) 427-6200.

**OREGON: Beaverton:** 6700 S.W. 105th Street, Suite 110, Beaverton, OR 97005, (503) 643-6758. PENNSYLVANIA: Blue Bell: 670 Sentry Parkway, Suite 200, Blue Bell, PA 19422, (215) 825-9500. PUERTO RICO: Hato Rey: 615 Mercantil Plaza Building, Suite 505, Hato Rey, PR 00919, (809) 753-8700.

(809) 753-8700.
TEXAS: Austin: 12501 Research Boulevard, Austin, TX 78759, (512) 250-6769; Dallas: 7839 Churchill Way, Dallas, TX 75251, (214) 917-1264; Houston: 9301 Southwest Freeway, Commerce Park, Suite 360, Houston, TX 77074, (713) 778-6592; Midland: FM 1788 & I-20, Midland, TX 79711-0448, (915) 561-7137.

UTAH: Salt Lake City: 2180 South 1300 East, Suite 335, Salt Lake City, UT 54106, (801) 466-8972.

WISCONSIN: Waukesha: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001. CANADA: Nepean: 301 Moodie Drive, Suite 102, Mallorn Centre, Nepean, Ontario, Canada K2H 9C4, (613) 726-1970: Richmond Hill: 280 Centre Street East, Richmond

Hill, Ontario, Canada L4C 181, (416) 884-9181; St. Laurent: 9460 Trans Canada Highway, St. Laurent, Quebec, Canada H4S 1R7, (514) 335-8392.

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd., 6-10 Talavera Road, North Ryde (Sydney), New South Wales, Australia 2113, 2-878-9000; 14th Floor, 380 Street, Kilda Road, Melbourne, Victoria, Australia 3000, 2-80-131

BELGIUM: Texas Instruments Belgium S.A./N.V., Avenue Jules Bordetlaan 11, 1140 Brussels, Belgium, (02) 242 30 80.

BRAZIL: Texas Instrumentos Electronicos do Brasil Ltda., Av. Eng. Luiz Carlos Berrini, 1461-11o. andar, 04571, Sao Paulo, SP, Brazil, 11-535-5133.

**DENMARK:** Texas Instruments A/S, Borupvang 2D, DK-2750 Ballerup, Denmark, (44) 68 74 00. FINLAND: Texas Instruments OY, Ahertajantie 3, P.O. Box 86, 02321 Espoo, Finland, (0) 802 6517. FRANCE: Texas Instruments France, 8-10

Avenue Morane-Saulnier, B.P. 67, 78141 Velizy-Villacoublay Cedex, France, (1) 30 70 1003. Villacoublay Cedex, France, (1) 30 70 1003. GERMANY: Texas Instruments Deutschland GmbH., Haggertystraße 1, 8050 Freising, (08161) 80-0; Kurfürstendamm 195-196, 1000 Berlin 15, (030) 8 82 73 65; Düsseldorfer Straße 40, 8236 Esschborn 1, (06196) 80 70; Hollestraße 3, 4300 Essen 1, (0201) 23 66 40; Kirchhorster Straße 2, 3000 Hannover 51, (0511) 64 68-0; Maybachstraße II, 7302 Ostfildem 2 (Nellingen), (0711) 3003 257.

HOLLAND: Texas Instruments Holland B.V., Hogehilweg 19, Postbus 12995, 1100 AZ Amsterdam-Zuidoost, Holland, (020) 5602911.

HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Centre, 7 Canton Road, Kowloon, Hong Kong, 737-0338.

HUNGARY: Texas Instruments Representation, Budaörsi u.42, H-1112 Budapest, Hungary, (1) 1 66 66 17.

IRELAND: Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland, (01) 755233.

ITALY: Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Perseo-Via Paracelso 12, 20041 Agrate Brianza (Mi), Italy, (039) 63221; Via Castello della Magliana, 38, 00148 Roma, Italy (6) 657 2651.

JAPAN: Texas Instruments Japan Ltd., Aoyama Fuji Building 3-6-12 Kita-Aoyama Minato-ku, Tokyo, Japan 107, 03-498–2111, MS Shibaura Building 9F, 4-13-23 Shibaura, Minato-ku, Tokyo, Japan 108, 03-769-8700, Nissho-lwai Building 9F, 2-5-8 Imabashi, Chuou-ku, Osaka, Japan 541, 6-204-1881; Dai-ni Toyota Building Nishi-kan 7F, 4-10-27 Meieki, Nakamura-ku, Nagoya, Japan 450, 052-583-8691; Kanazawa Oyama-cho Dailchi Seimei Building 6F, 3-10 Oyama-cho, Kanazawa-shi, Ishikawa, Japan 920, 0762-23-5471; Matsumoto Showa Building 6F, 1-2-11 Fukashi, Matsumoto-shi, Nagano, Japan 390, 0263-33-1060; Dailchi Olympio Tachikawa Building 6F, 1-25-12, Akebono-cho, Tachikawa-shi, Tokyo, Japan 190, 0425-27-6760; Yokohama Buisiness Park East Tower 10F, 134 Goudo-cho, Hodogaya-ku, Yokohama-shi, Kanagawa, Japan 40, 045-338-1220; Nihon Seimei Kyoto Yasaka Building 5F, 843-2, Higashi-in, Shikoshij-cho, Higashi-iru, Nishinotoh-in, Shikoshij-cho, Shimogyo-ku, Kyoto, Japan 600, 075-341-7713; Sumitomo Seimei Kumagaya Building 8F, 2-44 Yayoi, Kumagaya-shi, Sattama, Japan 360, 0485-22-2440; 2597-1, Aza Harudai, Oaza Yasaka, Kitsuki-shi, Oita, Japan 873, 09786-3-3211. KOREA: Texas Instruments Korea Ltd., 28th Floro,

KOREA: Texas Instruments Korea Ltd., 28th Floor, Trade Tower, 159-1, Samsung-Dong, Kangnam-ku Seoul, Korea, 2-551-2800.

MALAYSIA: Texas Instruments, Malaysia, Sdn. Bhd., Asia Pacific, Lot 36.1 #Box 93, Menara Maybank, 100 Jalan Tun Perak, 50050 Kuala Lumpur, Malaysia, 3-230-6001.

MEXICO: Texas Instruments de Mexico S.A. de C.V., Alfonso Reyes 115, Col. Hipodromo Condesa, Mexico, D.F., 06170, 5-515-6081.

NORWAY: Texas Instruments Norge A/S, B.P. 106, Refstad (Sinsenveien 53), 0513 Oslo 5, Norway,

**PEOPLE'S REPUBLIC OF CHINA: Texas** Instruments China Inc., Beijing Representative Office, 7-05 CITIC Building, 19 Jianguomenwai Dajie, Beijing, China, 500-2255, Ext. 3750.

PHILIPPINES: Texas Instruments Asia Ltd., Philippines Branch, 14th Floor, Ba-Lepanto Building, 8747 Paseo de Roxas, 1226 Makati, Metro Manila, Philippines, 2-817-6031.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA., Ing. Frederico Ulricho, 2650 Moreira Da Maia, 4470 Maia, Portugal (2) 948 1003.

SINGAPORE (& INDIA, INDONESIA, THAILAND): Texas Instruments Singapore (PTE) Ltd., Asia Pacific, 101 Thomson Road, #23-01, United Square, Singapore 1130, 350-8100.

SPAIN: Texas Instruments España S.A., c/Gobelas 43, Urbanizasion La Florida, 28023, Madrid, Spain, (91) 372 8051; c/Diputacion, 279-3-5, 08007 Barcelona, Spain, (93) 317 91 80.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen), Box 30, S–164 93 Kista, Sweden, (08) 752 58 00.

SWITZERLAND: Texas Instruments Switzerland AG, Riedstrasse 6, CH-8953 Dietikon, Switzerland, (01) 744 2811.

TAIWAN: Texas Instruments Taiwan Limited, Taipei Branch, 10th Floor, Bank Tower, 205 Tung Hua N. Road, Taipei, Taiwan, 10592, Republic of China, (02) 713 9311.

UNITED KINGDOM: Texas Instruments Ltd... Manton Lane, Bedford, England, MK41 7PA, (0234) 270 111.



A0293

