### INTEGRATED CIRCUITS



### NEW-PRODUCT BULLETIN

This announcement provides preliminary engineering information on new Texas Instruments products. Definitive specifications are now being prepared for publication.



SEMICONDUCTOR NETWORKS†

## TYPE SN5474 DUAL D-TYPE EDGE TRIGGERED FLIP-FLOP

A HIGH-SPEED FLIP-FLOP FOR GENERAL-PURPOSE DIGITAL APPLICATIONS

logic

#### TRUTH TABLE (Each F-F)


t <sub>n</sub>	t <sub>n</sub> .	+1
INPUT D	OUTPUT Q	OUTPUT Q
0	0	1
1	1	0

NOTES: 1.  $t_n = bit time before clock pulse.$ 

2.  $t_{n+1}$  = bit time after clock pulse.

#### description

The SN5474 is a monolithic, dual, D-type, edge-triggered flip-flop featuring direct clear and preset inputs and complementary Q and  $\overline{\mathbb{Q}}$  outputs. Input information is transferred to the Q output on the positive edge of the clock pulse.



- a. Low input to clear sets Q to logical 1.
- b. Low input to preset sets Q to logical 1.
- Clear or preset inputs dominate regardless of the state of clock and D inputs.

Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. After the clock input threshold voltage has been passed the data input (D) is locked out.

The SN5474 dual flip-flop has the same clocking characteristics as the SN5470 gated (edge-triggered) flip-flop and both are ideally suited for medium to high speed applications requiring toggle frequencies up to 25 MHz. The SN5474 can be used at a significant saving in system power dissipation and package count in applications where input gating is not required.

#### mechanical data

Mechanical data for the SN5474 is identical to that shown on the data sheet for Series 54 SOLID CIRCUIT® semiconductor networks.


absolute maximum ratings over free-air temperature range (unless otherwise noted)

NOTES: 3. Voltage values are with respect to network ground terminal.

4. Input signals must be zero or positive with respect to network ground terminal.

† Patented by Texas Instruments

SC-8689 MAY 1966





# TYPE SN5474 DUAL D-TYPE EDGE TRIGGERED FLIP-FLOP

recommended operating conditions

Supply Voltage, V <sub>CC</sub>	٠.														4.5	5 V t	o 5.5 V
Maximum Fan-Out From Each Output, N												,					. 10
Minimum Width of Clock Pulse tp (clock)																	20 ns
Toggle Frequency, f <sub>toggle</sub>																	
Minimum Set-Up Time, t <sub>set-up</sub>										٠							20 ns
Minimum Hold Time, thold				•			•				•	,					10 n <b>s</b>
Minimum Preset Time, t <sub>preset</sub>				•				٠	•								25 ns
Minimum Clear Time, t <sub>clear</sub>											•	•					25 ns

electrical characteristics,  $V_{CC}$  = 4.5 V to 5.5 V,  $T_A$  = -55°C to 125°C

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>in (1)</sub>	Logical 1 input voltage	2			٧
V <sub>in</sub> (0)	Logical 0 input voltage			0.8	V
V <sub>out</sub> (1)	Logical 1 output voltage	2.4	1		V
Vout (0)	Logical 0 output voltage		7	0.4	V
lin(0)	Logical 0 level input current at clear or D input			1.6	mA
lin(0)	Logical O level input current preset or clock input			3.2	mA
l <sub>in</sub> (1)	Logical 1 level input current at D input			40	μА
lin (1)	Logical 1 level input current at clear or clock input			80	μА
l <sub>in</sub> (1)	Logical 1 level input current at preset input			120	μА
los	Short-circuit output current at either output‡	20	,	55	mA
<sup>1</sup> cc	Supply current each flip-flop (D and clock inputs at GND)		8.5		mA

Not more than one output should be shorted at a time

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ 

	PARAMETER	MIN	TYP	MAX	UNIT
†pd (1)	Propagation delay time to logical 1		20	35	ns
<sup>†</sup> pd (0)	Propagation delay time to logical 0		28	50	ns

schematic (each flip-flop)

