


9/66




HL TTL

Transitron
electronic corporation

Wakefield, Massachusetts



**Wherever
there's HL TTL...
there's
Transitron**



The Transitron philosophy in integrated circuits has resulted in the concentration of its production capability first on a family of digital monolithic circuits called High Level Transistor Transistor Logic (HL TTL). There is, of course, intention to manufacture linear integrated circuits and perhaps even other families of digital circuits in the near future. However, it is believed that the family of integrated circuits with the greatest appeal to circuit and system designers today and for the systems producer for the next several years is without question HL TTL. Therefore, the past year has been devoted almost entirely to the establishment of good manufacturing capability of such circuits. Transitron's concentration of effort on this family has resulted in an unprecedented number of different circuit functions and gates for the application of logic system designers; a strong improvement in the propagation delay, the radiation resistance and the output characteristic of the circuits; a new master slave flip-flop for single phase application; a willingness to do custom work within the basic HL TTL circuit concept for new functions; a similar willingness to alternate source other manufacturers' HL TTL functions and pin configurations; and finally a low cost set of HL TTL circuits for commercial application. All of this is detailed in the succeeding pages of this brochure. It has been our intent to make evident, by performance, the slogan, "Wherever There's HL TTL . . . There's Transitron." The industry response to this philosophy has been gratifying.


Contents

Transitron Integrated Circuit Operations	3
HLTTL Integrated Circuits	6
HLTTL Circuit Listings	12
Manufacturer's Cross-Reference and Pin Configuration Guide .	13
HLTTL Specifications	14
Characteristics of Transitron HLTTL Integrated Circuits . .	16
Commercial Series HLTTL	17
Commercial Circuit Specifications	20
Quality Assurance and Reliability	21



Transitron

Integrated Circuit Operations



CRYSTAL GROWING —
Single crystal Czochralski silicon crystals are grown in furnaces designed and built by Transitron. Dopants used are antimony, arsenic, phosphorous and boron. The crystals are cut, lapped and polished prior to further processing.


EPITAXIAL — Boron, arsenic, and phosphorous doped epitaxial layers are grown in a clean room. Laminar flow clean benches further reduce the foreign particle size to less than 3 microns during slice preparation and furnace loading and unloading.

Layers are grown with resistivities ranging from 0.02 to 8 ohm-centimeters. Photomicrographic equipment and an Infrared Interferometer are utilized in addition to the standard electrical test equipment.




MASK MAKING —


Integrated circuit photomasks are made in Transistor's photographic laboratory. Both the standard emulsion-on-glass type mask and evaporated chromium-on-glass masks are produced. An intermediate master is made from the original art work on a precision reduction camera capable of resolving a 3 micron line width. The master mask is then made from the intermediate mask on a Photorepeater, which has a positional error of less than .5 micron. A solid state counter and shaft encoder control stepping distance. Comparators, accurate to .5 micron in two coordinates are used to inspect the masks. With this equipment, and the processing techniques developed by Transistor, line widths of one micron and registration errors of less than one micron are achieved.




MASK ALIGNMENT —

Mask alignment is performed on equipment designed and built at Transistor. This alignment equipment is a significant advancement over commercially available equipment and has a registration error of less than 0.5 micron.






FURNACES — Diffusion is performed in single zone furnaces. The furnaces for diffusion of P-type and N-type dopants are physically separated in different controlled atmosphere rooms. These furnaces provide temperatures up to 1300°C with a temperature stability of $\pm 0.5^\circ\text{C}$ and are solid state module controlled.




MULTIPLE PROBE TESTING — Automatic test equipment is used for testing the dice on the slice prior to scribing and mounting in the package.



DIE MOUNTING — The integrated circuits are packaged using semi-automatic die mounting equipment. One of the unique features is the automatic die edge pickup which eliminates any possible surface damage.

BONDING — Aluminum leads are ultrasonically bonded to the integrated circuit, also using Transitron designed and fabricated equipment.



TESTING — Each Transitron integrated circuit is tested on automatic, high-speed, multi-parameter test systems.


These test systems, which were designed and constructed at Transitron, also include a punched paper tape output of test results for data logging and computer analysis of test data.



Transitron
electronic corporation


Transitron

HTTL Integrated Circuits




SINGLE 8-INPUT NAND/NOR GATE

TNG 3011 TNG 3011F
3012 3012F
3013 3013F
3014 3014F




+LOGIC
 $K = A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H$
-LOGIC
 $K = A + B + C + D + E + F + G + H$




PIN CONNECTION	
TO-5	Flat Package
Circuit Letter	Pin No.
A	1
B	2
C	3
D	4
E	8
F	9
G	10
H	11
J	12
K	7
L	6
A	13
B	1
C	2
D	3
E	5
F	6
G	7
H	9
J	4
K	12
L	10
M	13

EXPANDABLE SINGLE 8-INPUT NAND/NOR GATE

TNG 3051F
3052F
3053F
3054F




+LOGIC
 $K = A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H \cdots$
-LOGIC
 $K = A + B + C + D + E + F + G + H + \cdots$




PIN CONNECTION (Flat Package)	
Circuit Letter	Pin Number
A	1
B	2
C	3
D	14
E	5
F	6
G	7
H	8
I	9
J	4
K	12
L	10
M	13

DUAL 4-INPUT NAND/NOR GATE



TNG 3111 TNG 3111F
3112 3112F
3113 3113F
3114 3114F



+LOGIC
 $K = A \cdot B \cdot C \cdot D$
-LOGIC
 $K = A + B + C + D$




PIN CONNECTION	
TO-5	Flat Package
Circuit Letter	Pin No.
A	1
B	2
C	3
D	4
E	8
F	9
G	10
H	11
J	12
K	5
L	6
M	7
A	13
B	1
C	2
D	3
E	5
F	6
G	7
H	9
J	4
K	12
L	10
M	11




TRIPLE 3-INPUT NAND/NOR GATE

TNG 3311F
3312F
3313F
3314F



+LOGIC
 $K = \bar{A} \cdot B \cdot \bar{C}$ $M = \bar{D} \cdot \bar{E} \cdot \bar{F}$ $N = \bar{G} \cdot \bar{H} \cdot \bar{I}$
-LOGIC
 $K = \bar{A} + B + C$ $M = \bar{D} + \bar{E} + \bar{F}$ $N = \bar{G} + \bar{H} + \bar{I}$




PIN CONNECTION (Flat Package)


Circuit Letter	Pin Number
A	1
B	2
C	3
D	6
E	7
F	8
G	11
H	12
I	13
J	4
K	14
L	10
M	5
N	9

QUAD 2-INPUT NAND/NOR GATE

TNG 3411F
3412F
3413F
3414F



+LOGIC
 $C = \bar{A} \cdot \bar{B}$ $F = \bar{D} \cdot \bar{E}$ $K = \bar{G} \cdot \bar{H}$ $N = \bar{M} \cdot \bar{I}$
-LOGIC
 $C = \bar{A} + B$ $F = \bar{D} + \bar{E}$ $K = \bar{G} + \bar{H}$ $N = \bar{M} + \bar{I}$





PIN CONNECTION (Flat Package)

Circuit Letter	Pin Number
A	1
B	2
C	3
D	5
E	6
F	7
G	8
H	9
I	12
J	4
K	11
L	10
M	13
N	14

DUAL 4-INPUT AND EXPANDER

TNG 3511F
3512F




PIN CONNECTION (Flat Package)

Circuit Letter	Pin Number
A	14
B	1
C	2
D	3
E	5
F	6
G	7
H	8
I	9
J	12
K	11
L	10
M	13




GATED 2-PHASE FLIP-FLOP

TFF 3011 TFF 3011F
 3012 3012F
 3013 3013F
 3014 3014F



+LOGIC
 $K = (\bar{E} + \bar{F} + \bar{G} + \bar{D}) - (\bar{N} + \bar{H})$
 $H = (\bar{A} + \bar{B} + \bar{C} + \bar{D}) - (\bar{M} + \bar{K})$




PIN CONNECTION


TO-5		Flat Package	
Circuit Letter	Pin No.	Circuit Letter	Pin No.
A	2	A	14
B	3	B	1
C	4	C	2
D	1	D	3
E	8	E	6
F	9	F	7
G	10	G	9
H	5	H	12
J	12	J	4
K	7	K	11
L	6	L	10
		M	13
		N	5

AC COUPLED J-K FLIP-FLOP

TFF 3211F
 3212F
 3213F
 3214F



+LOGIC
 $K = Q_N + I = J\bar{Q}_N + \bar{K}Q_N$
 -LOGIC
 $N = Q_N + I = JQ_N + KQ_N$





PIN CONNECTION (Flat Package)

Circuit Letter	Pin Number
A	14
B	1
C	2
D	3
E	5
F	6
G	7
H	8
I	9
J	4
K	11
L	10
M	13
N	12

GENERAL PURPOSE MASTER-SLAVE FLIP-FLOP WITH BUFFER

TFF 3115 TFF 3111F TFF 3115F
 3116 3112F 3116F
 3117 3113F 3117F
 3118 3114F 3118F




PIN CONNECTION

TO-5		Flat Package	
Circuit Letter	Pin No.	Circuit Letter	Pin No.
A	8	A	5
C	2	B	10
D	5	C	7
F	11	D	3
G	10	E	13
H	12	F	1
I	6	G	2
L	7	H	4
M	4	I	11
N	1	L	9
R	9	M	12
S	3	N	6
		R	8
		S	14

Transitron


HTLTL Integrated Circuits

(continued)




DUAL 4-INPUT OR GATE

TNG 3211 TNG 3211F
3212 3212F
3213 3213F
3214 3214F



+LOGIC
 $K = (\overline{A} \cdot B \cdot C \cdot D) + (E \cdot F \cdot G \cdot H)$

-LOGIC
 $K = (\overline{A} + B + C + D) \cdot (\overline{E} + F + G + H)$




PIN CONNECTION

TO-5 Flat Package

Circuit Letter	Pin No.	Circuit Letter	Pin No.
A	1	A	13
B	2	B	1
C	3	C	2
D	4	D	3
E	8	E	5
F	9	F	6
G	10	G	7
H	11	H	9
J	12	J	4
K	7	K	12
L	6	L	10


EXPANDABLE DUAL 4-INPUT OR GATE

TNG 3251F
3252F
3253F
3254F



+LOGIC
 $K = (\overline{A} \cdot B \cdot C \cdot D) + (E \cdot F \cdot G \cdot H) + \dots$

-LOGIC
 $K = (\overline{A} + B + C + D) \cdot (\overline{E} + F + G + H) \cdot \dots$




PIN CONNECTION

(Flat Package)

Circuit Letter	Pin Number
A	14
B	1
C	2
D	3
E	5
F	6
G	7
H	8
I	13
J	4
K	12
L	10
M	9


EXPANDABLE TRIPLE 3-INPUT OR GATE (MAJORITY DECISION GATE)

TNG 4315F
4316F
4317F
4318F



+LOGIC
 $K = (\overline{A} \cdot B \cdot C) + (D \cdot \overline{E} \cdot F) + (G \cdot \overline{H} \cdot I) + \dots$

-LOGIC
 $K = (\overline{A} + B + C) \cdot (\overline{D} + E + F) \cdot (\overline{G} + H + I) \cdot \dots$




PIN CONNECTION

(Flat Package)

Circuit Letter	Pin Number
A	1
B	2
C	3
D	5
E	6
F	7
G	8
H	9
I	11
J	4
K	12
L	10
M	13
N	14


EXPANDABLE QUAD 2-INPUT OR GATE

TNG 4415F
4416F
4417F
4418F



+LOGIC
 $K = [A \cdot B] + [C \cdot D] + [E \cdot F] + [G \cdot H] + \dots$



-LOGIC
 $K = [A + B] \cdot [C + D] \cdot [E + F] \cdot [G + H] \cdot \dots$



PIN CONNECTION


(Flat Package)

Circuit Letter	Pin Number
A	14
B	1
C	2
D	3
E	5
F	6
G	7
H	8
I	9
J	4
K	11
L	10
M	13
N	12



DUAL EXCLUSIVE OR GATE

TNG 4211F
4212F
4213F
4214F




$$+LOGIC \quad -LOGIC$$

$$I = (F + G + H) * (M + N)$$

$$K = (A \cdot B \cdot C) + (C \cdot D \cdot E)$$

$$K = (A + B) \cdot (C + D + E)$$




PIN CONNECTION (Flat Package)

Circuit Letter	Pin Number
A	13
B	14
C	1
D	2
E	3
F	5
G	6
H	7
I	11
J	4
K	12
L	10
M	8
N	9

EXCLUSIVE OR GATE WITH COMPLEMENT


TNG 4611F
4612F
4613F
4614F



$$+LOGIC$$

$$I = (K - M - N)$$

$$I = (A \cdot B \cdot C) + (E \cdot F \cdot G) + M + N$$





PIN CONNECTION (Flat Package)

Circuit Letter	Pin Number
A	1
B	2
C	3
D	5
E	6
F	7
I	12
J	4
K	11
L	10
M	13
N	14

DUAL 4-INPUT OR EXPANDER

TNG 4011F
4012F





PIN CONNECTION (Flat Package)

Circuit Letter	Pin Number
A	1
B	2
C	3
D	14
E	5
F	6
G	7
H	8
I	13
J	4
K	12
L	10
M	9
N	11

QUAD 2-INPUT OR EXPANDER

TNG 4511F
4512F




PIN CONNECTION (Flat Package)

Circuit Letter	Pin Number
A	13
B	14
C	1
D	2
E	3
F	5
G	6
H	7
I	8
J	4
K	11
L	10
M	9
N	12


SINGLE 4-INPUT LAMP DRIVER

TNG 5321 TNG 5321F
 5322 5322F
 5323 5323F
 5324 5324F



+LOGIC
 $K = A \cdot B \cdot C \cdot D$

-LOGIC
 $K = \overline{A} + \overline{B} + \overline{C} + \overline{D}$




PIN CONNECTION

TO-5 | Flat Package

Circuit Letter	Pin No.	Circuit Letter	Pin No.
A	2	A	2
B	3	B	3
C	4	C	5
D	5	D	6
J	12	J	4
K	7	K	11
L	6	L	10
	*		


DUAL 2-INPUT LAMP DRIVER

TNG 5421 TNG 5421F
 5422 5422F
 5423 5423F
 5424 5424F



+LOGIC
 $M = \overline{A} \cdot \overline{B}$

-LOGIC
 $K = \overline{F} \cdot \overline{G}$




PIN CONNECTION

TO-5 | Flat Package

Circuit Letter	Pin No.	Circuit Letter	Pin No.
A	2	A	1
B	3	B	2
F	9	F	6
G	10	G	7
J	12	J	4
K	7	K	11
L	6	L	10
M	5	M	12


SINGLE 4-INPUT LINE DRIVER

TNG 5121 TNG 5121F
 5122 5122F
 5123 5123F
 5124 5124F



+LOGIC
 $K = A \cdot B \cdot C \cdot \overline{D}$

-LOGIC
 $K = A + B + C + \overline{D}$




PIN CONNECTION

TO-5 | Flat Package

Circuit Letter	Pin No.	Circuit Letter	Pin No.
A	2	A	2
B	3	B	3
C	4	C	5
D	5	D	6
J	12	J	4
K	7	K	11
L	6	L	10
M	5	M	12


DUAL 2-INPUT LINE AND CLOCK DRIVER

TNG 5221 TNG 5221F
 5222 5222F
 5223 5223F
 5224 5224F



+LOGIC
 $M = A \cdot B$

-LOGIC
 $K = F \cdot G$



PIN CONNECTION

TO-5 | Flat Package

Circuit Letter	Pin No.	Circuit Letter	Pin No.
A	2	A	1
B	3	B	2
F	9	F	6
G	10	G	7
J	12	J	4
K	7	K	11
L	6	L	10
M	5	M	12

Transitron
HTTL
Circuit
Listing

**NOTE: Package Key
as follows:**

(a) T = 12 lead, short cap, TO-5 package —
For units in this package
use type number as
listed.

(b) F = 14 lead, .195 x
.260 inch flat package —
For units in this package
use type numbers with
F suffix (e.g., TNG3011F).

Type Number	Package	Circuit Description
TNG3011 thru 3014	F, T	Single 8 input Nand/Nor Gate
TNG3015 thru 3018	F, T	Single 6 input Nand/Nor Gate
TNG3041 thru 3044	F, T	Single 8 input Nand/Nor Gate with 10 nsec tpd
TNG3045 thru 3048	F, T	Single 6 input Nand/Nor Gate with 10 nsec tpd
TNG3051 thru 3054	F	Single 8 input Nand/Nor Gate, expandable
TNG3111 thru 3114	F, T	Dual 4 input Nand/Nor Gate
TNG3115 thru 3118	F, T	Dual 3 input Nand/Nor Gate
TNG3141 thru 3144	F, T	Dual 4 input Nand/Nor Gate with 10 nsec tpd
TNG3145 thru 3148	F, T	Dual 3 input Nand/Nor Gate with 10 nsec tpd
TNG3211 thru 3214	F, T	Dual 4 input Nand/OR Gate
TNG3215 thru 3218	F, T	Dual 3 input Nand/OR Gate
TNG3241 thru 3244	F, T	Dual 4 input Nand/OR Gate with 10 nsec tpd
TNG3245 thru 3248	F, T	Dual 3 input Nand/OR Gate with 10 nsec tpd
TNG3251 thru 3254	F	Dual 4 input Nand/OR Gate, expandable
TNG3311 thru 3314	F	Triple 3 input Nand/Nor Gate
TNG3411 thru 3414	F	Quad 2 input Nand/Nor Gate
TNG3511 and 3512	F, T	Dual 4 input AND expander Gate
TNG4011 and 4012	F, T	Dual 4 input OR expander Gate
TNG4211 thru 4214	F	Dual Exclusive OR Gate
TNG4251 thru 4254	F	Dual Exclusive OR Gate, expandable
TNG4311 thru 4314	F	Triple 3 input Nand/OR Gate
TNG4315 thru 4318	F	Triple 3 input Nand/OR Gate, expandable
TNG4411 thru 4414	F	Quad 2 input Nand/OR Gate
TNG4415 thru 4418	F	Quad 2 input Nand/OR Gate, expandable
TNG4511 and 4512	F	Quad 2 input OR expander Gate
TNG4611 thru 4614	F	Exclusive OR with complement
TNG5121 thru 5124	F	Single 4 input Line or Clock Driver
TNG5221 thru 5224	F	Dual 2 input Line or Clock Driver
TNG5321 thru 5324	F	Single 4 input Lamp Driver
TNG5421 thru 5424	F	Dual 2 input Lamp Driver
TFF3011 thru 3014	T, F	Dual 3 input Gated 2 phase flip-flop
TFF3015 thru 3018	T, F	Dual 2 input Gated 2 phase flip-flop
TFF3111 thru 3114	F	Master Slave Flip-Flop 4 input with Buffer
TFF3115 thru 3118	T, F	Master Slave Flip-Flop 2 input with Buffer
TFF3121 thru 3124	T, F	Master Slave Flip-Flop 4 input without Buffer
TFF3125 thru 3128	T, F	Master Slave Flip-Flop 2 input without Buffer
TFF3211 thru 3214	F	Charge Storage J-K flip-flop
TFF3251 thru 3254	F	Chg. Storage J-K flip-flop, Expandable for OR

Fan Out and Operating Temperature as Indicated by Type Number		
Type No.	Fan Out	Temp. Range °C
— 1 and — 5	15 (40)	-55 to +125
— 2 and — 6	15 (40)	0 to + 75
— 3 and — 7	7 (24)	-55 to +125
— 4 and — 8	7 (24)	0 to + 75

Transitron

HTTL Integrated Circuit Manufacturers' Type Cross-reference and Pin Configuration Guide

NOTES:

- ① Under "Temperature Range" column, F equal -55°C to $+125^{\circ}\text{C}$ and R equal 0 to $+75^{\circ}\text{C}$.
- ② In "Sylvania type" column the * means that Transitron devices have a higher guaranteed fanout than the Sylvania type listed.
- ③ In "Pin Configuration" column where more than one configuration is listed, the standard Transitron configuration is denoted by a line under the letter (e.g., A)
- ④ Key to the pin configurations are as follows:
 A = Transitron
 B = Sylvania
 C = Texas Instruments
 D = Phoenix Gate

Circuit Description	F.O.	Temp. Range	Transition Type No.	Sylvania Type No.	Texas Instr. Type No.	Pin Configurations Available from Transitron
Single 8 input Nand/Nor Gate	15 15 7 7	F R F R	TNG3011F TNG3012F TNG3013F TNG3014F	SG60 *SG62 SG61 *SG63	General type SN5430	B, C, D
Single 8 input Nand/Nor Gate, Expandable	15 15 7 7	F R F R	TNG3051F TNG3052F TNG3053F TNG3054F	SG120 *SG122 SG121 *SG123		B
Dual 4 input Nand/Nor Gate	15 15 7 7	F R F R	TNG3111F TNG3112F TNG3113F TNG3114F	SG40 *SG42 SG41 *SG43	General type SN5420	B, C, D
Triple 3 input Nand/Nor Gate	15 15 7	F R F	TNG3311F TNG3312F TNG3313F	SG190 SG192 SG191	General type SN5410	A, B, C
Quad 2 input Nand/Nor Gate	15 15 7 7	F R F R	TNG3411F TNG3412F TNG3413F TNG3414F	SG140 *SG142 SG141 *SG143	General type SN5400	B, C
Dual 4 And Expander Gate	— —	F R	TNG3511F TNG3512F	SG180-181 SG182-183		B
Dual 4 input OR Gate, Expandable	15 15 7 7	F R F R	TNG3251F TNG3252F TNG3253F TNG3254F	SG110 *SG112 SG111 *SG113		B
Exclusive OR Gate with Complement	15 15 7 7	F R F R	TNG4611F TNG4612F TNG4613F TNG4614F	SG90 *SG92 SG91 *SG93		B
Dual Exclusive OR Gates	15 15 7 7	F R F R	TNG4211F TNG4212F TNG4213F TNG4214F		General type SN5450	A, C
Triple 3 input OR Gate, Expandable	15 15 7 7	F R F R	TNG4315F TNG4316F TNG4317F TNG4318F	SG100 *SG102 SG101 *SG103		B
Quad 2 input OR Gate, Expandable	15 15 7 7	F R F R	TNG4415F TNG4416F TNG4417F TNG4418F	SG50 *SG52 SG51 *SG53		B
Dual 4 OR Expander Gate	— —	F R	TNG4011F TNG4012F	SG170-171 SG172-173	General type SN5460	B, C
Quad 2 input OR Expander Gate	— —	F R	TNG4511F TNG4512F	SG150-151 SG152-153		B
Single 2 input Line Driver	40 40 24 24	F R F R	TNG5125F TNG5126F TNG5127F TNG5128F	*SG130 *SG132 *SG131 *SG133		B
Dual 4 input Line Driver	40 40 24 24	F R F R	TNG5211F TNG5212F TNG5213F TNG5214F		General type SN5440	C
Dual 3 input Gated 2 phase flip-flop	15 15 7 7	F R F R	TFF3011F TFF3012F TFF3013F TFF3014F	*SF20 *SF22 SF21 *SF23		B
4 input Master Slave flip-flop with Buffer	15 15 7 7	F R F R	TFF3111F TFF3112F TFF3113F TFF3114F			A
2 input Master Slave flip-flop with Buffer	15 15 7 7	F R F R	TFF3115F TFF3116F TFF3117F TFF3118F			A
4 input Master Slave flip-flop without Buffer	15 15 7 7	F R F R	TFF3121F TFF3122F TFF3123F TFF3124F			A
2 input Master Slave flip-flop without Buffer	15 15 7 7	F R F R	TFF3125F TFF3126F TFF3127F TFF3128F			A
Charge Storage J-K flip-flop	15 15 7 7	F R F R	TFF3211F TFF3212F TFF3213F TFF3214F	SF50 *SF52 SF51 *SF53		B

RATINGS

Voltage:	Min.	Typ.	Max.	Temperature and Power	Min.	Typ.	Max.
Supply Voltage			8.0V	Operating	-55		+125°C
Supply Surge 1 sec			12.0V	Storage	-65		+200°C
Supply Operating	4.5	5.0	6.0V	Thermal Gradient Junction—Air			.3°C/mW
Input Voltage			5.5V	Thermal Gradient Junction—Case			.1°C/mW
Output Voltage			5.5V	Power Diss. per Gate 50% Duty Cycle, $V_{cc} = 5V$		15mW	

Transistor HTL specifications

$T_A = -55$ to 125°C

Gates and Flip Flops

F.O. = 15 and 7

Line Drivers

F.O. = 40 and 24

Lamp Driver

$I_L = 60 \text{ mA}$

ELECTRICAL CHARACTERISTICS

$(V_{cc} = 5V)$	Symbol	Values @ Temperature Ambient			Units
		-55°C	25°C	+125°C	
V_{out} "1" $I_L = I_{L^{(1)}}$ @ $V_{in} =$	V_o "1"	2.8	3.2	3.35	V min.
		.45	.45	.45	V
V_{out} "1" Threshold $I_L = I_{L^{(1)}}$ @ $V_{in} =$	V_{oth} "1"	2.5	2.4	2.7	V min.
		1.0	1.2	.9	V
V_{out} "0" Threshold $I_L = I_{L^{(0)}}$ @ $V_{in} =$	V_{oth} "0"	.45	.45	.45①	V max.
		2.0	1.7	1.4	V
V_{out} "0" $I_L = I_{L^{(0)}}$ @ $V_{in} =$	V_o "0"	.40	.40	.45①	V max.
		2.8	2.8	2.8	V

GATES AND FLIP FLOPS (at all operating temperatures)

$I_{in^{(0)}} = 1.33 \text{ mA max. } @ V_{in} = 0V$ ② ③

$I_{L^{(0)}} = 20 \text{ mA } (\text{F.O.} = 15)$

$I_{L^{(0)}} = 10 \text{ mA } (\text{F.O.} = 7)$

Power per Gate "ON" $I_s = 6.0 \text{ mA max.}$ ⑤

Power per Gate "OFF" $I_s = 3.0 \text{ mA max.}$ ⑤

Circuit Bkdn. "OFF" $8V_{min} @ I_s = 5.0 \text{ mA}$ ⑤

Input Bkdn. $5.5V$ min. @ $I_{in} = 1.0 \text{ mA}$ ④

Output Leakage Current = $250 \mu\text{A}$ max. @ $V_{out} = 5.5V; V_{in} = 0V$

Output Short Circuit Current = $45 \text{ mA max., } 10 \text{ mA min. } @ V_{out} = V_{in} = 0V$

Propagation Delay $t_{pd} = \frac{t_{on} + t_{off}}{2} = 18 \text{ nsec max. } @ \text{F.O.} = 1; C_L = 15 \text{ pf; } T_A = 25^\circ\text{C}$ ⑥

LINE DRIVERS (at all operating temperatures)

$I_{in^{(0)}} = 2.7 \text{ mA max. } @ V_{in} = 0V$ ③

$I_{L^{(0)}} = 54 \text{ mA } (\text{F.O.} = 40)$

$I_{L^{(0)}} = 32 \text{ mA } (\text{F.O.} = 24)$

Power per Gate "ON" $I_s = 12.0 \text{ mA max.}$ ⑤

Power per Gate "OFF" $I_s = 6.0 \text{ mA max.}$ ⑤

Circuit Bkdn. "OFF" $8V_{min} @ I_s = 10.0 \text{ mA}$ ⑤

Input Bkdn. $5.5V_{min} @ I_{in^-} = 1.5 \text{ mA}$ ④

Output Leakage Current = $300 \mu\text{A}$ max. @ $V_{out} = 5.5V; V_{in} = 0$

Output Short Circuit Current = $90 \text{ mA max., } 20 \text{ mA min. } @ V_{out} = V_{in} = 0V$

Propagation Delay $t_{pd} = \frac{t_{on} + t_{off}}{2} = 18 \text{ nsec max. } @ \text{F.O.} = 1; C_L = 100 \text{ pf; } T_A = 25^\circ\text{C}$ ⑥

LAMP DRIVERS (at all operating temperatures)

$I_{in^{(0)}} = 2.7 \text{ mA max. } @ V_{in} = 0V$ ③

$I_{L^{(0)}} = 60 \text{ mA}$

Power per Gate "ON" $I_s = 12.0 \text{ mA max.}$ ⑤

Power per Gate "OFF" $I_s = 6.0 \text{ mA max.}$ ⑤

Circuit Bkdn. "OFF" $8V_{min} @ I_s = 10.0 \text{ mA}$ ⑤

Input Bkdn. $5.5V_{min} @ I_{in^-} = 1.5 \text{ mA}$ ④

Output Leakage Current = $300 \mu\text{A}$ max. @ $V_{out} = 8V; V_{in} = 0V$

NOTES:

① .6V max. for lamp drivers

② One unit load

③ Other inputs @ 4.5V

$I_{in^{(1)}} = 200 \mu\text{A max. } @ V_{in} = 4.5V$ ④

$I_{L^{(1)}} = 4.0 \text{ mA } (\text{F.O.} = 40)$

$I_{L^{(1)}} = 2.4 \text{ mA } (\text{F.O.} = 24)$

[1.8 mA per input node, 10.2 mA per output stage]

[3.6 mA per input node, 2.4 mA per output stage]

[6.0 mA per input node, 4.0 mA per output stage]

[1.8 mA per input node, 10.2 mA per output stage]

[3.6 mA per input node, 2.4 mA per output stage]

[6.0 mA per input node, 4.0 mA per output stage]

④ Other inputs ground or open

⑤ Dependent on ckt function

⑥ Unused input @ logic "1" = 3.5V

RATINGS

Voltage	Min.	Typ.	Max.	Temperature and Power	Min.	Typ.	Max.
Supply Voltage			7.0V	Operating	0		+ 75°C
Supply Surge 1 sec			12.0V	Storage	-65		+200°C
Supply Operating	4.5	5.0	6.0V	Thermal Gradient			.3°C/mW
Input Voltage			5.5V	Junction—Air			
Output Voltage			5.5V	Thermal Gradient			.1°C/mW
				Junction—Case			
				Power Diss. per Gate			
				50% Duty Cycle	15mW		
				$V_{ce} = 5.0V$			

Transitron HTTL specifications

T_A = 0 to 75°C
Gates and Flip-Flops
F.O. = 15 and 7
Line Drivers
F.O. = 40 and 24
Lamp Drivers
I_L = 60 mA

ELECTRICAL CHARACTERISTICS

(V _{ce} = 5.0V)	Symbol	Values @ Temperature Ambient			
		0°C	25°C	75°C	Units
V _{out} "1" I _L = I _{L¹} @ V _{in}	V _o "1"	3.0	3.1	3.15	V min.
		.45	.45	.45	V
V _{out} "1" Threshold I _L = I _{L¹} @ V _{in}	V _{oth} "1"	2.5	2.4	2.5	V min.
		1.1	1.2	1.1	V
V _{out} "0" Threshold I _L = I _{L⁰} @ V _{in}	V _{oth} "0"	.45	.45	.45①	V max.
		1.9	1.8	1.7	V
V _{out} "0" I _L = I _{L⁰} @ V _{in}	V _o "0"	.40	.40	.45①	V max.
		2.8	2.8	2.8	V

GATES AND FLIP FLOPS (at all operating temperatures)

$$I_{in^{(0)}} = 1.33 \text{ mA max. } @ V_{in} = 0V \textcircled{2} \textcircled{3}$$

$$I_{in^{(1)}} = 100 \mu\text{A max. } @ V_{in} = 4.5V \textcircled{2} \textcircled{4}$$

$$I_{L^{(0)}} = 20 \text{ mA (F.O. = 15)}$$

$$I_{L^{(1)}} = 1.5 \text{ mA (F.O. = 15)}$$

$$I_{L^{(0)}} = 10 \text{ mA (F.O. = 7)}$$

$$I_{L^{(1)}} = .7 \text{ mA (F.O. = 7)}$$

$$\text{Power per Gate "ON"} I_s = 6.0 \text{ mA max.} \textcircled{5}$$

[.9 mA per input node, 5.1 mA per output stage]

$$\text{Power per Gate "OFF"} I_s = 3.0 \text{ mA max.} \textcircled{5}$$

[1.8 mA per input node, 1.2 mA per output stage]

$$\text{Circuit Bkdn. "OFF"} 7V \text{ min. } @ I_s = 5.0 \text{ mA} \textcircled{5}$$

[3.0 mA per input node, 2.0 mA per output stage]

$$\text{Input Bkdn. } 5.5V \text{ min. } @ I_{in} = 1.0 \text{ mA} \textcircled{4}$$

$$\text{Output Leakage Current} = 250 \mu\text{A max. } @ V_{out} = 5.5V; V_{in} = 0V$$

$$\text{Output Short Circuit Current} = 45 \text{ mA max., } 10 \text{ mA min. } @ V_{out} = V_{in} = 0V$$

$$\text{Propagation Delay } t_{pd} = \frac{t_{on} + t_{off}}{2} = 18 \text{ nsec max. } @ \text{F.O. = 1; } C_L = 15 \text{ pf; } T_A = 25^\circ\text{C} \textcircled{6}$$

LINE DRIVERS (at all operating temperatures)

$$I_{in^{(0)}} = 2.7 \text{ mA max. } @ V_{in} = 0V \textcircled{3}$$

$$I_{in^{(1)}} = 200 \mu\text{A max. } @ V_{in} = 4.5V \textcircled{4}$$

$$I_{L^{(0)}} = 54 \text{ mA (F.O. = 40)}$$

$$I_{L^{(1)}} = 4.0 \text{ mA (F.O. = 40)}$$

$$I_{L^{(0)}} = 32 \text{ mA (F.O. = 24)}$$

$$I_{L^{(1)}} = 2.4 \text{ mA (F.O. = 24)}$$

$$\text{Power per Gate "ON"} I_s = 12.0 \text{ mA max.} \textcircled{5}$$

[1.8 mA per input node, 10.2 mA per output stage]

$$\text{Power per Gate "OFF"} I_s = 6.0 \text{ mA max.} \textcircled{5}$$

[3.6 mA per input node, 2.4 mA per output stage]

$$\text{Circuit Bkdn. "OFF"} 7V \text{ min. } @ I_s = 10.0 \text{ mA} \textcircled{5}$$

[6.0 mA per input node, 4.0 mA per output stage]

$$\text{Input Bkdn. } 5.5V_{min} @ I_{in} = 1.5 \text{ mA} \textcircled{4}$$

$$\text{Output Leakage Current} = 300 \mu\text{A max. } @ V_{out} = 5.5V; V_{in} = 0$$

$$\text{Output Short Circuit Current} = 90 \text{ mA max., } 20 \text{ mA min. } @ V_{out} = V_{in} = 0V$$

$$\text{Propagation Delay } t_{pd} = \frac{t_{on} + t_{off}}{2} = 18 \text{ nsec max. } @ \text{F.O. = 1; } C_L = 100 \text{ pf; } T_A = 25^\circ\text{C} \textcircled{6}$$

LAMP DRIVERS (at all operating temperatures)

$$I_{in^{(0)}} = 2.7 \text{ mA max. } @ V_{in} = 0V \textcircled{3}$$

$$I_{in^{(1)}} = 200 \mu\text{A max. } @ V_{in} = 4.5V \textcircled{4}$$

$$I_{L^{(0)}} = 60 \text{ mA}$$

$$I_{L^{(1)}} = .5 \text{ mA into output terminal}$$

$$\text{Power per Gate "ON"} I_s = 12.0 \text{ mA max.} \textcircled{5}$$

[1.8 mA per input node, 10.2 mA per output stage]

$$\text{Power per Gate "OFF"} I_s = 6.0 \text{ mA max.} \textcircled{5}$$

[3.6 mA per input node, 2.4 mA per output stage]

$$\text{Circuit Bkdn. "OFF"} 7V \text{ min. } @ I_s = 10.0 \text{ mA} \textcircled{5}$$

[6.0 mA per input node, 4.0 mA per output stage]

$$\text{Input Bkdn. } 5.5V_{min} @ I_{in} = 1.5 \text{ mA} \textcircled{4}$$

$$\text{Output Leakage Current} = 300 \mu\text{A max. } @ V_{out} = 8V; V_{in} = 0V$$

NOTES:

① .6V max. for lamp drivers

④ Other inputs ground or open

② One unit load









⑤ Dependent on ckt function

③ Other inputs @ 4.5V

⑥ Unused input @ logic "1" = 3.5V

Transitron

HTLTL Characteristics of





Transitron

HL TTL Commercial Series Integrated Circuits

High Level Transistor Transistor Logic has already become established as the state-of-the-art for saturated switching in military and industrial applications.

In developing a low-cost version of the premium military series, Transitron has placed HL TTL performance within practical reach for the designer of commercial equipment.

It should be emphasized that the cost reductions involved did not involve the chips themselves, which are actually identical to those used in the premium series. The savings lie primarily in the packaging and in the use of conservative specifications.

All units are packaged in an economical but extremely reliable hermetic, 8-lead TO-5 can, and are assembled by means of automated, high-volume production techniques previously perfected in transistor manufacturing operations.

The use of performance specifications which are well within the design limits of the circuit chips has resulted in high production yields and has reduced the requirement for extensive testing.


With their outstanding combination of good fanout, speed, noise protection and capacitive driving capability, these circuits constitute the most flexible and logically powerful line ever introduced for commercial use.

Listing of Transitron Commercial Circuits

Type Number	Circuit Description
TNG3031	Single 4 input Nand/Nor Gate
TNG4131	Single 3 input Nand/Nor Gate, expandable
TNG4031	Single 4 input AND Expander Gate
TNG5131	Single 2 input Nand/Nor Gate, Expandable for OR function
TNG5031	Dual 2 OR Expander Gates
TNG3131	Dual 2 input Nand/Nor Gate
TNG3231	Dual 2 input Nand/OR Gate
TNG3331	Single 4 input Line Driver
TNG3431	Single 4 input Lamp Driver
TFF3031	Gated 2 phase flip-flop
TFF3131	Master Slave J-K flip-flop, 1 set
TFF3231	Charge Storage J-K flip-flop


Transitron

Commercial Circuits




SINGLE 3-INPUT NAND/NOR GATE EXPANDABLE

TNG 4131



$$+ \text{LOGIC} \\ F = A \cdot B \cdot C \cdot \bar{D}$$


$$- \text{LOGIC} \\ F = A + B + C + \bar{D}$$



PIN CONNECTION (TO-5)	
Circuit Letter	Pin Number
A	1
B	2
C	7
D	3
E	8
F	5
G	4
H	6


SINGLE 4-INPUT NAND/NOR GATE

TNG 3031



$$+ \text{LOGIC} \\ F = \overline{A \cdot B \cdot C \cdot D}$$


$$- \text{LOGIC} \\ F = A + B + C + D$$



PIN CONNECTION (TO-5)	
Circuit Letter	Pin Number
A	1
B	2
C	6
D	7
E	8
F	5
G	4


DUAL 2-INPUT NAND/NOR GATE

TNG 3131



$$+ \text{LOGIC} \\ F = \overline{A \cdot B} \\ H = \overline{C \cdot D}$$


$$- \text{LOGIC} \\ F = A + B \\ H = C + D$$



PIN CONNECTION (TO-5)	
Circuit Letter	Pin Number
A	1
B	2
C	6
D	7
E	8
F	3
G	4
H	5


4-INPUT AND EXPANDER

TNG 4031



$$+ \text{LOGIC} \\ F = (A \cdot B) \cdot (C \cdot D)$$


$$- \text{LOGIC} \\ F = \overline{(A + B) \cdot (C + D)}$$



PIN CONNECTION (TO-5)	
Circuit Letter	Pin Number
A	1
B	8
C	6
D	7
E	2
F	3
G	4


DUAL 2-INPUT OR GATE

TNG 3231




$$+ \text{LOGIC} \\ F = (A + B) + (C + D)$$

$$- \text{LOGIC} \\ F = \overline{(A \cdot B) + (C \cdot D)}$$




PIN CONNECTION (TO-5)	
Circuit Letter	Pin Number
A	1
B	2
C	6
D	7
E	8
F	5
G	4




GATED 2-PHASE FLIP-FLOP

TFF 3031




$$\begin{aligned} +\text{LOGIC} \\ F = (\bar{A} + \bar{D}) \cdot H \\ H = (\bar{B} + \bar{C} + \bar{D}) \cdot \bar{F} \\ -\text{LOGIC} \\ F = (\bar{A} \cdot \bar{D}) + H \\ H = (\bar{B} \cdot \bar{C} \cdot \bar{D}) + \bar{F} \end{aligned}$$



PIN CONNECTION (TO-5)	
Circuit Letter	Pin Number
A	2
B	6
C	7
D	1
E	8
F	3
G	4
H	5


MASTER-SLAVE J-K FLIP-FLOP

TFF 3131




SINGLE 4-INPUT LINE DRIVER (FANOUT 20)

TNG 3331




$$\begin{aligned} +\text{LOGIC} \\ F = A \cdot B \cdot C \cdot D \\ -\text{LOGIC} \\ F = \bar{A} + \bar{B} + \bar{C} + \bar{D} \end{aligned}$$




SINGLE 4-INPUT LAMP DRIVER

TNG 3431



$$\begin{aligned} +\text{LOGIC} \\ F = A \cdot B \cdot C \cdot D \\ -\text{LOGIC} \\ F = \bar{A} + \bar{B} + \bar{C} + \bar{D} \end{aligned}$$



PIN CONNECTION (TO-5)	
Circuit Letter	Pin Number
A	1
B	7
C	6
J	8
L	4
M	5
N	3
R	2

PIN CONNECTION (TO-5)	
Circuit Letter	Pin Number
A	1
B	2
C	6
D	7
E	8
F	5
G	4

PIN CONNECTION (TO-5)	
Circuit Letter	Pin Number
A	1
B	2
C	6
D	7
E	8
F	5
G	4

Transitron Commercial HLLT Series

T_A = 15 to 55°C

Gates and Flip-Flops
F.O. = 7

Line Drivers
F.O. = 20

Lamp Driver
I_L = 50 mA

RATINGS

Voltage	Min.	Typ.	Max.	Temperature and Power	Min.	Typ.	Max.
Supply voltage			7.0V	Operating	+15°		+55°C
Supply operating voltage	4.5	5.0	6.0V	Storage	-55		+125°C
Input voltage			5.0V	Power per gate, 50% duty cycle, V _{cc} = 5.0V			
Output voltage			5.5V			15mW	

ELECTRICAL CHARACTERISTICS

(V _{cc} = 5.0V.; T _A = 25°C)	Symbol	Value	Units
V _{out} "1" I _L = I _{L¹} @ V _{in}	V _o "1"	2.6	V min.
		.45	V
V _{out} "1" threshold I _L = I _{L¹} @ V _{in}	V _{oth} "1"	2.5	V min.
		1.0	V
V _{out} "0" threshold I _L = I _{L⁰} @ V _{in}	V _{oth} "0"	.50①	V max.
		2.0	V
V _{out} "0" I _L = I _{L⁰} @ V _{in}	V _o "0"	.50①	V max.
		2.8	V

GATES AND FLIP FLOPS

I_{in¹} = 1.33 mA max. @ V_{in} = 0V②③
I_{L¹} = 10 mA

Power per Gate "ON" I_s = 6.0 mA⑤

Power per Gate "OFF" I_s = 3.0 mA⑤

Circuit Bkdn. "OFF" 7V min. @ I_s = 5.0 mA⑤

Input Bkdn. 5.0V min. @ I_{in} = 1.0 mA④

Output Leakage 250 μA max. @ V_{out} = 5.5V V_{in} = 0V

Output Short Ckt. Current = 45 mA max., 10 mA min. @ V_{out} = V_{in} = 0V

Propagation Delay t_{pd} = $\frac{t_{on} + t_{off}}{2}$ = 25 nsec max. F.O. = 1 C_L = 15 pf⑥

LINE DRIVERS

I_{in¹} = 2.7 mA max. @ V_{in} = 0V③
I_{L¹} = 27 mA

Power per Gate "ON" I_s = 12.0 mA⑤

Power per Gate "OFF" I_s = 6.0 mA⑤

Circuit Bkdn. "OFF" 7V @ I_s = 10.0 mA⑤

Input Bkdn. 5.0V @ I_{in} = 1.5 mA④

Output Leakage 300 μA max. @ V_{out} = 5.5V, V_{in} = 0V

Short Ckt. Current = 90 mA max., 20 mA min. @ V_{out} = V_{in} = 0V

Propagation Delay t_{pd} = $\frac{t_{on} + t_{off}}{2}$ = 25 nsec max. F.O. = 1 C_L = 100 pf⑥

LAMP DRIVERS

I_{in¹} = 2.7 mA max. @ V_{in} = 0V③
I_{L¹} = 50 mA

Power per Gate "ON" I_s = 12.0 mA⑤

Power per Gate "OFF" I_s = 6.0 mA⑤

Ckt. Bkdn. "OFF" 7V @ I_s = 10.0 mA⑤

Input Bkdn. 5.0V @ I_{in} = 1.5 mA④

Output Leakage 300 μA max. @ V_{out} = 7.0V, V_{in} = 0V

NOTES:

- ① .6V max. for lamp drivers
- ② One unit load
- ③ Other inputs @ 3.0V


I_{in¹} = 400 μA max. @ V_{in} = 3.0V④
I_{L¹} = .5 mA into output terminal

[1.8 mA per input node, 10.2 mA per output stage]
[3.6 mA per input node, 2.4 mA per output stage]
[6.0 mA per input node, 4.0 mA per output stage]

④ Other inputs ground or open

⑤ Dependent on circuit function

⑥ Unused inputs @ Logic "1" = 3.5V



Transitron Quality Assurance and Reliability

Transitron's Quality Assurance and Reliability Groups report to a Corporate Director who is responsible directly to the President for all aspects of quality assurance and reliability. Included in these groups are the key functions of incoming inspection, process control and outgoing inspection as well as the support functions such as the standards laboratories, life and environmental test facilities, and equipment calibration and certification. All functions operate according to procedures defined in Transitron's Quality Assurance and Reliability Manual.

Quality Assurance, being fully aware that quality and reliability must be inherent in a finished device, assists engineering in evaluation of new integrated circuit products and then works with and complements the manufacturing line in the production of integrated circuits. This effort begins with the quality assurance participation in generation and approval of both manufacturing procedures and engineering changes thereto, and is implemented by the more than forty control and inspection stations on the Transitron HLTTL production line. These stations include lot acceptance of incoming material, in-process control points, and 100% inspections (particularly visual inspections on metallizations and internal bonds). While all stations generate data for analysis and subsequent product improvement, unprecedented amounts of data are generated at several of the process control stations due to the inherent complexity of the circuits. For example, at one control station a sample of 10 circuits is taken several times a day and over 60 parameters per circuit are recorded and control chart plotted.

Further data pertinent to Transitron's HLTTL integrated circuits is generated by the reliability monitoring of the production line. This program samples production over successive six week periods, subjecting parts of the sample to the following tests consisting of:

1. Operating life at 125°C for 1000 hours; consisting of 500 hours in a ring counter, 500 hours in steady state on-off operation.
2. High temperature storage life at 200°C for 1000 hours.
3. Environmental tests per MIL-STD-750.

Subgroup I

Solderability
Temperature
Moisture resistance

Subgroup III

Shock
Vibration fatigue
Vibration variable frequency
Constant acceleration

Subgroup II

Terminal Strength


Subgroup IV

Salt Atmosphere

To cope with the large volume of data anticipated from the integrated circuit operation, as well as the many other semiconductor operations within the Company, the Reliability Group has developed an extensive set of computer programs. The programs include failure rates and confidence limits, averages, standard deviations, frequency distributions and parameter delta shift analysis.

By using the computer programs to analyze both the process control data and the finished device reliability data, excellent information and direction can be fed back to the engineering and manufacturing groups in a timely fashion. The classic failure analysis — corrective action feedback cycle is greatly enhanced by the sophisticated data analysis techniques of examining parameter change distributions, often more informative than an occasional "end-point" failure.

Thus, Transitron's Quality Assurance and Reliability effort begins at the engineering level, monitors the production line, tests the finished product, and analyzes the total data accumulation to provide direction for maintenance of desired quality and reliability levels as well as for future product improvements.



Future

New packaging concepts and larger circuit functions can be expected to play a major role in our digital integrated circuit business.

As indicated at the beginning of this brochure, HLTTL is only the beginning. Other advanced digital families, memory circuits and linear circuits are certainly in Transitron's future. The success of the present production concentration on HLTTL is expected to be duplicated again and again, in these other areas in coming years.



SALES OFFICES

BALTIMORE

Baltimore, Maryland 21218
2319 Maryland Ave.
(301) CHesapeake 3-3220

BOSTON

Wakefield, Massachusetts 01881
168-182 Albion St.
(617) 245-5640

CAMDEN

*Collingswood, New Jersey 08107
Terrace Office
Parkview Apartments
(609) ULYsses 4-7082

CHICAGO

Oak Park, Illinois 60302
6641 West North Ave.
(312) Village 8-5556

DALLAS

Dallas, Texas 75235
Blanton Towers, Suite B-121
3300 West Mockingbird Lane
(214) Fleetwood 7-9448

DAYTON

Dayton, Ohio 45402
379 West First St.
(513) 224-9651

DETROIT

Detroit, Michigan 48235
15800 West McNichols Rd.
(313) 838-5884

KANSAS CITY

Prairie Village, Kansas 66208
2210 West 75th St.
(913) ENDicott 2-6640

LOS ANGELES

Los Angeles, California 90026
1227 Temple St.
(213) MADison 9-2551

MINNEAPOLIS

Minneapolis, Minnesota 55424
Suite 101
7701 Normandale Rd.
(612) 927-7923

NEW YORK

Larchmont, New York 10538
22 Boston Post Rd.
(914) 834-8000

ORLANDO

Orlando, Florida 32801
22 W. Lake Beauty Drive
(305) CHerry 1-4526

PHOENIX

Phoenix, Arizona 85004
2727 North Central Ave.
Suite 820
(602) 277-3366

ROCHESTER

Rochester, New York 14618
Fowler Beach Corp.
3700 East Avenue
(716) LU 6-0468

SAN FRANCISCO

Palo Alto, California 94303
3921 East Bayshore
(415) 961-1954

SYRACUSE

Syracuse, New York 13206
2360 James St.
(315) HOrward 3-4502

CANADA

Toronto 18, Canada
1229 The Queensway
Suite 9
(416) CLifford 9-5461

INDUSTRIAL DISTRIBUTORS

ALABAMA

HUNTSVILLE
M G Electronics &
Equipment Co., Inc.
4306 Governors Drive
(205) 534-0608

ARIZONA

PHOENIX 85016
Kimball Electronics, Inc.
3614 North 16th Street
(602) 264-4438

CALIFORNIA

CULVER CITY 90230
Avnet Corporation
10916 Washington Blvd.
(213) 870-0111

GARDENA 90247
Bell Electronic Corp.
306 East Alondra Blvd.
(213) FAculty 1-5802

MENLO PARK 94025
Bell Electronic Corp.
1070 O'Brien Drive
(415) DAvenport 3-9431

NORTH HOLLYWOOD
91601
Richey Electronics, Inc.
5505 Riverton Avenue
(312) 877-2651

SAN DIEGO 92111
Bell Electronic Corp.
8072 Engineer Road
(714) BR 8-4350

SAN FRANCISCO 94124
Fortune Electronics Corp
2280 Palou Ave.
(415) VAlenicia 6-8811

D. C.

WASHINGTON 20010
Silberne Industrial Sales
Corp.
3400 Georgia Avenue N.W.
(202) TUckerman 2-5000

FLORIDA

PALM BEACH GARDENS
33403
Industrial Electronics
Associates, Inc.
P. O. Box 12444
(305) 848-8686

GEORGIA

ATLANTA 30308
Specialty Distributing
Co., Inc.
763 Juniper Street
(404) TRinity 3-2521

HAWAII

HONOLULU 96810
Industrial Electronics,
Inc.
646 Queen Street
P. O. Box 135
506-095

ILLINOIS

CHICAGO 60655
Radio Distributing
Co., Inc.
4636 West Washington
Blvd.
(312) 379-2121

FRANKLIN PARK
Avnet Corporation
10130 West Pacific Avenue
(312) 678-8160

INDIANA

SOUTH BEND 46624
Radio Distributing
Co., Inc.
1212 High Street
(219) 287-2911

IOWA

CEDAR RAPIDS
Iowa Radio Supply Co.
719 Center Point Rd., N.E.
(319) EM 4-6154

KANSAS

WICHITA 67201
Radio Supply Co., Inc.
115 Laura Street
P.O. Box 1220
(316) AMherst 7-5214

LOUISIANA

NEW ORLEANS 70130
Radio Parts, Inc.
112 Magazine Street
(504) JAckson 2-0217

MARYLAND

BALTIMORE 21211
Kann-Ellert
Electronics, Inc.
2050 Rockrose Avenue
(301) TUxedo 9-4242

MASSACHUSETTS

BOSTON 02215
DeMambro Electronics
1095 Commonwealth Ave.
(617) ALgonquin 4-9000

BURLINGTON
Avnet Corporation
207 Cambridge Street
(617) 272-3060

CAMBRIDGE 02139
R & D Electronic
Supply Co., Inc.
71 Pearl Street
(617) UN 4-0400

MICHIGAN

DETROIT 48227
Radio Specialties Co.,
Inc.
12775 Lyndon Street
(313) BRoadway 2-4212

MINNESOTA

ST. PAUL 55104
Radio Distributing Co.,
Inc.
Griggs-Midway Bldg.,
Suite 370
1821 University Avenue
(612) 645-0631

MISSOURI

KANSAS CITY 64106
Burstein-Applebee Co.
1012-1014 McGee Street
(816) BAltimore 104266

ST. LOUIS 63130
Enesco Distributing Corp.
6717 Vernon Avenue
(314) PA 6-2233

NEW JERSEY

CHERRY HILL
Valley Electronics, Inc.
1608 Marlton Pike
(609) NO 2-9337

NEW YORK

BINGHAMTON 13902
Federal Electronics, Inc.
Vestal Parkway, East
(607) Pioneer 8-8211

BUFFALO 14203
Radio Equipment Corp.
147 East Genesee Street
(716) 856-1415

LONG ISLAND CITY 11106
H. L. Dalis, Inc.
35-35 24th Street
(212) EMpire 1-1100

NEW YORK 10013
Milo Electronics Corp.
530 Canal Street
(212) BEekman 3-2980

WESTBURY, L. I.
Avnet Corp.
70 State Street
(516) 333-8650

NORTH CAROLINA

WINSTON-SALEM 27108
Kirkman Electronics, Inc.
823 South Marshall St.
(919) 724-0541

OHIO

CLEVELAND 44115
Radio & Electronic
Parts Corp.
3235 Prospect Ave.
(216) UTah 1-6060

COLUMBUS 43211
Hughes-Peters, Inc.
481 East Eleventh Ave.
(614) 294-5351

DAYTON 45402
The Stotts-Friedman Co.
108-112 North Jefferson St.
(513) 224-1111

OKLAHOMA

TULSA 74119
Radio, Inc.
1000 South Main St.
(918) LUther 7-9124

PENNSYLVANIA

PHILADELPHIA 19106
Radio Electric Service
Co. of Pa., Inc.
7th and Arch Sts.
(215) WAInut 5-5840

TEXAS

DALLAS 75207
Contact Electronics, Inc.
2403 Farrington St.
P.O. Box 10393
(214) ME 1-9530

EL PASO
Mc Nicol, Inc.
3012 East Yandell Dr.
(915) 566-2936

HOUSTON 77019
Busacker Electronic
Equip. Co.
1216 West Clay
P.O. Box 13204
(713) JAckson 6-4661

UTAH

SALT LAKE CITY 84104
Kimball Electronics, Inc.
350 Pierpont Ave.
(801) 328-2075

WASHINGTON

SEATTLE 98121
Hyak Supply, Inc.
6133 Maynard Ave. South
(206) PA 5-1550

IN CANADA contact

MONTREAL 9
E T R Supply Company,
Ltd.
5765 Pare St.
(514) 735-2471

TORONTO
Alpha Aracon Radio
Electronics, Ltd.
555 Wilson Ave.
Downsview P.O.
(416) MElrose 5-6181

VANCOUVER 9
L. A. Varah Ltd.
1250 West 6th Ave.
(614) 736-6411

Wherever there's electronics...there's Transitron




Transitron electronic corporation, 168 Albion Street, Wakefield, Massachusetts 01881

HL TTL NON-INVERTING GATES


This series of HL TTL Non-Inverting "AND" and "OR" gates have been added as basic elements of Transitron's planar epitaxial high speed HL TTL family of integrated circuits characterized by very low propagation delay and high capacitive driving capability. The circuits were designed primarily for application in systems where simplification and higher operating speeds are of prime importance since two levels of logic are replaced by one.

The unique design of this circuit series provides for (1) extremely sharp voltage transfer characteristics which result in noise margins in excess of 1.3 volts typically, (2) reduction of supply current during switching and (3) typical propagation delay times of 12 nanoseconds with 15 pf load and fanout of 1. Non-inverting high level driving capability is provided by the TNG6522 and TNG 6524. Some of the circuits offer the possibility of controlling the output transients through the use of an external capacitor between the output and base of the output transistor. This is particularly useful in applications where length of interconnections would result in excessive noise coupling.

Expansion of logic capability is provided through the use of any of 3 expander gates. Use of these expanders requires interconnection of only one circuit terminal which provides for optimized pin utilization on both the gate and expander.





TYPICAL VOLTAGE TRANSFER CHARACTERISTICS





ELEMENTS

- (1) TNG 6222 and 6224 Dual 4 input AND Gate with Transient control
- (2) TNG 6252 and 6254 Expandable Dual 4 input AND Gate
- (3) TNG 6262 and 6264 Expandable Dual 3 input AND Gate with Transient Control
- (4) TNG 6522 and 6524 Expandable 4 input Driver Gate with Transient Control
- (5) TNG 7252 and 7254 Expandable Dual 2 + 2 input OR Gate
- (6) TNG 7712 8 + 3 input Expander Gates
- (7) TNG 7812 4 + 4 + 3 input Expander Gate
- (8) TNG 7912 Dual 2 + 3 input Expander Gates



TNG 6222 / 6224





TNG 6252 / 6254











TNG 6262 / 6264



TNG 6522 / 6524



TNG 7252 / 7254**TNG 7712****TNG7812****TNG7912**

RATINGS

VOLTAGE	Min	Typ	Max	Temperature and Power	Min	Typ	Max
Supply Voltage			7.0 V	Operating Temperature	0		+75°C
Supply Operating	4.5	5.0	6.0 V	Storage Temperature	-65		+200°C
Input Voltage			5.5 V	Thermal Gradient Junction - Air			0.3°C/mW
Output Voltage			5.0 V	Thermal Gradient Junction - Case			0.1°C/mW
				Power Dissipation per Gate 50% Duty Cycle $V_{CC} = 5.0 \text{ V}$		40 mW	

ELECTRICAL CHARACTERISTICS

CIRCUIT PARAMETER ($V_{CC} = 5.0 \text{ V}$)	Values @ Ambient Temperature				
	Symbol	0°C	+25°C	+75°C	Units
V_{OUT} "I" Threshold, $I_L = I_L$ "I"	V_{OTH} "I"	3.1	3.1	3.1	V min
		1.90	1.80	1.70	V
V_{OUT} "O" Threshold, $I_L = I_L$ "O"	V_{OTH} "O"	0.40	0.40	0.40	V max
		1.30	1.20	1.10	V

GATES (At All Operating Temperatures)

$$I_{IN} "O" = 1.33 \text{ mA max} @ V_{IN} = 0 \text{ V} \quad (1) \quad (2)$$

$$I_{IN} "I" = 100 \mu\text{A max} @ V_{IN} = 4.5 \text{ V} \quad (1) \quad (3)$$

$$I_L "O" = 20 \text{ mA (F.O. = 15)}$$

$$I_L "I" = 1.5 \text{ mA (F.O. = 15)}$$

$$I_L "O" = 10 \text{ mA (F.O. = 7)}$$

$$I_L "I" = 0.7 \text{ mA (F.O. = 7)}$$

Power Per Gate "ON", $I_S = 10.9 \text{ mA max}$ (4) [1.4 mA Per Input Node, 9.5 mA Per Output Stage]

Power Per Gate "OFF", $I_S = 9.4 \text{ mA max}$ (4) [0.9 mA Per Input Node, 8.5 mA Per Output Stage]

Circuit Breakdown "ON", $7.0 \text{ V min} @ I_S = 15.5 \text{ mA max}$ (4) [2.0 mA Per Input Node, 13.5 mA Per Output Stage]

Circuit Breakdown "OFF", $7.0 \text{ V min} @ I_S = 13.6 \text{ mA max}$ (4) [1.6 mA Per Input Node, 12.0 mA Per Output Stage]

Input Breakdown, $5.5 \text{ V min} @ I_{IN} = 1.0 \text{ mA}$ (3)

Output Short Circuit Current = 50.0 mA max, 20 mA min @ $V_{OUT} = 0 \text{ V}, V_{IN} = 4.5 \text{ V}$

$$\text{Propagation Delay } t_{pd} = \frac{t_{on} + t_{off}}{2} = 18 \text{ nsec max} \quad F.O. = 1, C_L = 15 \text{ pf} \quad T_A = 25^\circ\text{C} \quad (5)$$

LINE DRIVERS (At All Operating Temperatures)

$$I_{IN} "O" = 1.33 \text{ mA} @ V_{IN} = 0 \text{ V} \quad (1) \quad (2)$$

$$I_{IN} "I" = 100 \mu\text{A max} @ V_{IN} = 4.5 \text{ V} \quad (1) \quad (3)$$

$$I_L "O" = 54.0 \text{ mA (F.O. = 40.0)}$$

$$I_L "I" = 4.0 \text{ mA (F.O. = 40.0)}$$

$$I_L "O" = 32.0 \text{ mA (F.O. = 24.0)}$$

$$I_L "I" = 2.4 \text{ mA (F.O. = 24.0)}$$

Power Per Gate "ON", $I_S = 23.1 \text{ mA}$ (4) [1.4 mA Per Input Node, 21.7 mA Per Output Stage]

Power Per Gate "OFF", $I_S = 21.4 \text{ mA}$ (4) [0.9 mA Per Input Node, 20.5 mA Per Output Stage]

Circuit Breakdown, "ON", $7.0 \text{ V min} @ I_S = 35.2 \text{ mA}$ (4) [2.0 mA Per Input Node, 33.2 mA Per Output Stage]

Circuit Breakdown "OFF", $7.0 \text{ V min} @ I_S = 32.6 \text{ mA}$ (4) [1.6 mA Per Input Node, 31 mA Per Output Stage]

Input Breakdown $5.5 \text{ V min} @ I_{IN} = 1.0 \text{ mA}$ (3)

Output Short Circuit Current = 100 mA max, 40.0 mA min @ $V_{OUT} = 0 \text{ V}, V_{IN} = 4.5 \text{ V}$

$$\text{Propagation Delay } t_{pd} = \frac{t_{on} + t_{off}}{2} = 18.0 \text{ nsec max} @ F.O. = 1.0, C_L = 100 \text{ pf}, T_A = 25^\circ\text{C} \quad (5)$$

NOTES:

(1) One Unit Load



(4) Dependent on CKT Function

(2) Other Inputs @ 4.5 V


(5) Unused Inputs @ Logic "I" = 3.5 V

(3) Other Inputs Ground Or Open




TURN-ON And TURN-OFF DELAY vs. TEMPERATURE For TNG 6252



RANDOM SAMPLING TNG 6262




RANDOM SAMPLING TNG 6252



APPLICATION

DECODING



8 TNG 6252
 8 Unit Loads per Register Side
 1 Propagation Delay

ALTERNATIVES USING ONLY INVERTING GATES

16 TNG 4418 8 Unit Loads per Register Side, 1 Propagation Delay

8 TNG 3114 + 4 TNG 3414 8 Unit Loads per Register Side, 2 Propagation Delays

2 TNG 3414 + 8 TNG 4214 8 Unit Loads per Register Side, 2 Propagation Delays

Use of TNG 6252 Simplifies Design, Reduces Package Count and Maintains High Operating Speed.



HTLTL HIGH SPEED D TYPE FLIP-FLOP

The TFF3512 and TFF3514 are HTLTL raceless dual rank, high speed "D" type Flip-Flops. The flip-flops complement typically on a 50 megacycle input signal. The high operating speeds which are particularly insensitive to heavy loading have been achieved by dual steering of the second rank flip-flop.

The flip-flop design which utilizes HTLTL technology provides the additional advantages of (1) maximum input gating to simplify the required external gating, (2) elimination of redundant inputs and the necessity to supply the data complement to form the "set" function, (3) connections for holding a logic "1" are incorporated into the flip-flop, (4) a built in clock buffer reduces the clock line driving requirements, (5) typical noise immunity in excess of 1.0 volt and (6) fanouts in excess of 15 with other characteristics and logic levels typical of HTLTL circuitry.

The high speed and extended gating capability of these units make them extremely desirable for arithmetic and general register applications.

CIRCUIT DIAGRAM



TRUTH TABLE:


D	H	Q _n	Q _{n + 1}	
0	0	ϕ	0	
1	0	ϕ	1	
0	1	0	0	
1	1	0	1	
ϕ	1	1	1	

Where:
 ϕ = Don't Care
n = Bit Time

$$\text{Data; } D = D_1 \cdot D_2 \cdot D_3 + D_5 \cdot D_6 \cdot D_7 + D_{13} \cdot D_{14}$$

$$\text{Hold; } H = H_{12}$$

(Subscripts = Package Pin Numbers)


LOGIC DIAGRAM

RATINGS

Voltage	Min	Typ	Max	Temperature and Power	Min	Typ	Max
Supply Voltage				Operating Temperature	0		$+75^\circ\text{C}$
Supply Operating	4.5	5.0	7.0 V	Storage Temperature	-65		$+200^\circ\text{C}$
Input Voltage			6.0 V	Thermal Gradient Junction - Air			$0.3^\circ\text{C}/\text{mW}$
Output Voltage			5.5 V	Thermal Gradient Junction - Case			$0.1^\circ\text{C}/\text{mW}$
			4.5 V	Power Dissipation, 50% Duty Cycle, $V_{CC} = 5.0 \text{ V}$		150 mW	

ELECTRICAL CHARACTERISTICS @ $V_{CC} = 5.0 \text{ V}$

	Symbol	Temperature			Units
		0°C	$+25^\circ\text{C}$	$+75^\circ\text{C}$	
INPUT:					
Input Load Current (Data Inputs) @ V_{IN} and Clock	I_{IN} "0"	1.33	1.33	1.33	mA_{max}
Other Inputs (Q High)		0	0	0	V
Input Load Current (Clock Input) @ V_{IN} =	I_{CIN} "1"	+4.5	+4.5	+4.5	mA_{max}
Other Inputs		1.0	1.0	1.0	V
+3.5		+3.5	+3.5	+3.5	mA_{max}
Input Leakage Current (Data Inputs) @ V_{IN} =	I_{IN} "1"	Open	Open	Open	V
Other Inputs: (1)		0.1	0.1	0.1	mA_{max}
(2) (Q High, Clock Low)		+4.5	+4.5	+4.5	V
Input Leakage Current (Clock Input) @ V_{IN} =	I_{CIN} "0"	0.25	0.25	0.25	mA_{max}
Other Inputs		0	0	0	V
Input Breakdown Voltage (Data Inputs) @ I_{IN} =	BV_{IN}	Open	Open	Open	V_{min}
Other Inputs: (1)		5.5	5.5	5.5	mA_{max}
(2) (Q High, Clock Low)		1.0	1.0	1.0	V
0		0	0	0	mA_{max}
Open		Open	Open	Open	V
OUTPUT:					
Output Short Circuit Current @ V_{OUT} =	I_{SC}	80	80	80	mA_{max}
Other Output and Clock Input		20	20	20	mA_{min}
Logic "0" Output Voltage @ V_{IN} =	V_O "0"	0	0	0	V
I_L "0" (F.O. = 15) =		0.40	0.40	0.40	V_{max}
(F.O. = 7)		1.30	1.20	1.10	V
Logic "1" Output Voltage @ V_{IN} =	V_O "1"	20	20	20	mA
I_L "1" (F.O. 15) =		10	10	10	mA
(F.O. 7) =		3.0	3.0	3.0	V_{min}
		1.90	1.80	1.70	V
		20	20	20	mA
		10	10	10	mA
CIRCUIT:					
"0" Power Supply Current @ Inputs and Clock	I_S "0"	38	38	38	mA_{max}
Outputs		0	0	0	V
Open		Open	Open	Open	mA_{max}
"1" Power Supply Current @ Inputs and Clock	I_S "1"	37	37	37	mA_{max}
Outputs		Open	Open	Open	mA_{max}
Breakdown Voltage I_S =	BV_S	7.0	7.0	7.0	V_{min}
@ V (Inputs and Clock) =		60	60	60	mA
Outputs		0	0	0	V
		Open	Open	Open	mA

SWITCHING TEST CIRCUIT and WAVEFORMS



SWITCHING CHARACTERISTICS

(At $V_{CC} = 5.0V$, $T_A = 25^\circ C$, F.O. Load = 7, $C_L = 15 \mu F$.)

Turn-on Delay, $t_{d\text{ on}}$ 15 nsec. max


Turn-off Delay, $t_{d\text{ off}}$ 25 nsec. max

Preset "0" Time, t_{p0} 8 nsec. max

Preset "1" Time, t_{p1} 6 nsec. max

APPLICATION –

Register Illustrating the Logic Power of the TFF 3512 and TFF 3514



REGISTER, SHIFT LEFT, RIGHT, PARALLEL ENTRY, HOLD

TYPICAL CHARACTERISTICS

