

Analog Output, Digital Correlator 64-hit

The TRW TDC1004 is a 64-bit digital correlator with a current source analog output. The device consists of three 64-bit, independently-clocked shift registers capable of a shift speed of 15MHz and a parallel correlation rate of 10MHz.

Correlation takes place when two binary words are serially shifted into the A and B registers. The two words are continually compared, bit for bit by exclusive—NOR (XNOR) circuits. Each XNOR circuit controls a current source. The current output of each current source is then summed to produce the correlation current that is proportional to the degree of correlation.

The third 64-bit shift register (M register) is provided to allow the user to mask or selectively choose "no compare" bit positions.


Features

- 10MHz Correlator Speed
- 15MHz Shift Speed (Static Shift Registers)
- Current Output
- Mask Register
- TTL Compatible
- Available In 16 Lead Ceramic DIP
- Radiation Hard
- 700mW Power Consumption

Applications

- Image Comparison/Recognition
- Bit/Word Synchronization
- Key Word Detection
- Error Correction Codina
- Radar And Sonar

Functional Block Diagram




LSI Products DivisionTRW Electronic Components Group
P.O. Box 2472
La Jolla, CA 92038


Phone: (619) 457-1000 Telex: 697-957 TWX: 910-335-1571 ©TRW Inc. 1984 40G00274 Rev. E-2/84 Printed in the U.S.A.



Functional Block Diagram



Pin Assignments



16 Lead DIP - J9 Package

Functional Description

General Information

The TDC1004 has three 64-bit long shift registers: A,B and M. Shift registers A and B are bit-by-bit XNORed (gate provides a true output if the two inputs are the same). The 64 results are then bit-by-bit ANDed with the M register. Each of the

outputs of the AND gates are used to turn on one of the 64 equally weighted current sources whose outputs are summed to provide the analog correlation output.

Reference

The TDC1004 provides an output current of:

 $IOLIT = N \times IBIT + ICOZ$

where IRIT is the individual bit output current, N is the number of correlating bits and ICO7 is the offset current.

By adjustment of IRFF as described in the calibration procedure, the mean bit current variation can be zeroed. IRFF is a current input. The voltage at this pin may vary from device to device due to input impedance variations.

Name	Function	Value	J9 Package	
IREF	Reference Current	350 μA	Pin 1	

Correlation Output

The output of the TDC1004 is a current source at pin 2. The output stage consists of the collector of an NPN transistor whose base is connected to VBB; it is therefore critical that

the voltage at the output pin be kept 1.5V to 2.5V above VRR to avoid saturation of this output transistor. VBB should be set to a voltage level of V_{CC} + 1V \pm 0.3VDC.

Name	Function	Value	J9 Package
C _{OUT}	Analog Output	300 to 3028 μA	Pin 2
v_{BB}	Base Bias Voltage	6V	Pin 3

Power

The TDC1004 operates from a +5.0V supply. A bias voltage of +6.0V is also required. Since less than $100 \mu A$ are drawn

this supply, a separate supply is not necessary and the VRR can be provided by the circuit shown in Figure 6.

Name	Function	Value	J9 Package
v _{cc}	Supply Voltage	+5V	Pin 16
V _{BB}	Secondary Supply Voltage	+6V	Pin 3
GND	Electrical Ground	OV	Pin 8

Clocks

CLK A,

CLK M, CLK B

Clock input pins for the A, M, and B registers, respectively. Each register may be independently

clocked.

Name	Function	Value	J9 Package
CLK A	A Register Clock	TTL	Pin 14
CLK M	M Register Clock	TTL	Pin 13
CLK B	B Register Clock	TTL	Pin 15

Data Inputs

 M_{IN}

Input to the M register. Allows the user to choose "no compare" bit positions. A "0" in any bit location will result in a no-compare state for that location.

AIN, BIN

Input to the A and B 64-bit serial shift registers.

Name	Function	Value	J9 Package
M _{IN}	Mask Register Input	TTL	Pin 10
A _{IN}	Shift Register Input	TTL	Pin 12
B _{IN}	Shift Register Input	TTL	Pin 11

LSI Products Division

TRW Electronic Components Group



Data Outputs

B_{OUT},

Outputs of the three 64-bit serial shift registers:

AOUT, MOUT B, A, and M, respectively.

Name	Function	Value	J9 Package
BOUT	Shift Register B Output	TTL .	Pin 5
A _{OUT}	Shift Register A Output	TTL	Pin 6
M _{OUT}	Shift Register M Output	TTL	Pin 4

No Connects

There are two leads labeled no connect (NC), which have no connections to the chip. These leads may be connected to ground for increased noise reduction.

Name	Function	Value	J9 Package	
NC	No Connect	GND	Pins 7, 9	

Figure 1. Timing Diagram




Figure 2. Analog Output Test Load





Figure 3. Analog Output Equivalent Circuit



LSI Products Division





Absolute maximum ratings (beyond which the device will be damaged) 1

Supply Voltag	a −0.5 to +7.0V
Current Source	9
	Reference signal, I _{REF}
Input Voltage	
	Data and Clock
Output Voltag	·
	Digital outputs, A _{OUT} , B _{OUT} , M _{OUT}
	Analog output, Cour
	Applied voltage
	Applied current, externally forced1.0 to 6.0mA ^{3,4}
	Short-circuit duration (single output in HIGH state to ground)
Temperature	
	Operating, ambient
	junction + 175°C
	Lead. soldering (10 seconds) +300°C
	Storage85 to +150°C

Notes:

- Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions.
 Functional operation under any of these conditions is NOT implied.
- 2. Applied voltage must be current limited to specified range.
- 3. Forcing voltage must be limited to specified range.
- 4. Current is specified as conventional current flowing into the device.

Operating conditions

			Temperature Range					
			Standard			Extended		1
Paramet	er	Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Positive Supply Voltage	4.75	5.0	5.25	4.5	5.0	5.5	٧
V _{BB}	Secondary Supply Voltage	5.7	6.0	6.3	5.7	8.0	6.3	٧
REF	Reference Current		320	350		320	350	μΑ
v _{co}	Analog Output Voltage	6.5	V _{BB} +2V	8.5	6.5	V _{BB} +2V	8.5	٧
COFS	Full-Scale Analog Output Current	2.73		3.03	2.73		3.03	mA
t _{PW}	Clock Pulse Width	20			20			ns
ts	Input Register Set-Up Time	20			20			ns
t _H	Input Register Hold Time	10			10			ns
V _{IL}	Input Voltage, Logic Low			0.8			0.8	٧
VIH	Input Voltage, Logic High	2.0	***************************************		2.0			٧
loL	Output Current, Logic Low			4.0			4.0	mA
ЮН	Output Current, Logic High			-400			-400	μΑ
V (I _{REF})	Current Reference Voltage		2.2			2.2		٧
TA	Ambient Temperature, Still Air	0		70				°C
TC	Case Temperature	1			-55	<u> </u>	125	°C

TDC1004



Electrical characteristics within specified operating conditions 1

			Temperature Range				
			Star	dard	Exte	nded	
Param	eter	Test Conditions	Min	Max	Min	Max	Units
Icc	Supply Current	V _{CC} - MAX		130		130	mA
I (V _{BB})	Secondary Supply Current	•		100		100	μΑ
VOL	Output Voltage, Logic LOW	V _{CC} - MIN, I _{OL} - 4.0mA		0.5		0.5	٧
VOH	Output Voltage, Logic HIGH	V _{CC} - MIN, I _{OH} 0.4mA	2.4		2.4		٧
I _{IL}	Input Current, Logic LOW	V _{CC} - MAX, V _{IL} - 0.4V Clock		-4.0		-4.0	mA
		Data		-0.8		-0.8	mA
ĺН	Input Current, Logic HIGH	V _{CC} - MAX, V _{IH} - 2.4V Clock		200		200	μΑ
		Data		50		50	μΑ
BIT	Single-Bit Analog Output (Delta)	See Note 2	37	43	37	43	μΑ
coz	Zero Correlation Analog Output (Offset)	See Note 2	300	340	300	340	μΑ

Notes:

Switching characteristics within specified operating conditions

			Temperature Range				
			Standard Extended		1		
Para	neter	Test Conditions	Min	Max	Min	Max	Units
tco	Analog Output Delay	See Figure 2		100		100	ns
t _D	Digital Propagation Delay	See Figure 1		65		65	ns
FSI	Maximum Clock Frequency	Analog output	10		10		MHz
		Digital outputs	15		15		MHz

^{1.} Test conditions: V_{CC} , V_{BB} , I_{REF} = NOM, measured under DC conditions. 2. After calibration to I_{COFS} (Full-Scale Analog Output Current).

•

Application Notes

The TDC1004 is a 64-bit digital correlator with current source analog output. The device performs a bit-for-bit exclusive-OR correlation. In a mathematical sense the TDC1004 performs a convolution on 1-bit words which can be expressed in the general form:

$$y(k) = \sum_{n=1}^{N} k(n) \bullet x(n-k) \qquad \begin{bmatrix} \text{Logical } 1 = +1 \\ \text{Logical } 0 = -1 \end{bmatrix}$$

In some applications it may be useful to utilize the output current to generate a voltage source for threshold triggering. When converting the output to a voltage, insure that the voltage at the output pin remains above VBB in order to avoid saturation of the output transistor. It is recommended that the voltage at C_{OUT} be in the range of 7.5V to 8.5V for a 6.0V V_{BB} . Two methods for achieving this are shown below:

Figure 4.






Figure 5.



Note: 1. $7.5V < V_H < 8.5V$

V_{RR} may be provided by the circuit shown below:

Figure 6.





Calibration

The TDC1004 requires two supplies (VBB and VCC) and a reference current source (IREF) for proper operation. The voltage at the IREF pin will vary from part to part due to differences in input impedance; hence, the source will be specified as a current source. The analog output current will be directly proportional to IREF; therefore it is necessary to scale IREF to minimize output error due to variations.

The total output current (I_{CON}) is equal to the number of correlation bits (N) times the individual bit currents (I_{BIT} = $40\mu A \pm 3\mu A$) plus the offset current (I_{CO7} = $320\mu A \pm 20\mu A$).

Therefore, the total output current can be expressed as:

$$I_{CON} = N \times I_{BIT} + I_{COZ}$$

As noted in the electrical characteristics, IBIT and ICOZ vary

separately over the temperature range; thus, by using the following procedure, IREF can be adjusted to yield a statistically zero mean input current variation.

Calibrate IREF as follows:

- 1) Set VBB at VCC + 1 \pm 0.3V
- 2) Set IREF to $320\mu\text{A}$
- 3) Measure 1007 (zero correlation analog output current)
- 4) Measure ICDES (full scale correlation analog output)
- 5) Reset IRFF to:

* New IREF =
$$\frac{2.56\text{mA}}{\text{(ICOES}-ICOZ)}$$
 x Old IREF

*This procedure may be done iteratively by taking the new IRFF and repeating steps 3 through 5.

Ordering Information

Product Number	Temperature Range	Screening	Package	Package Marking			
TDC1004J8C	STD-TA - 0°C to 70°C	Commercial	16 Lead DIP	1004J9C			
TDC1004J9G	STD-TA - 0°C to 70°C	Commercial with Burn-In	16 Lead DIP	1004J9G			
TDC1004J9F	EXT-T _C = -55°C to 125°C	Commercial	16 Lead DIP	1004J9F			
TDC1004J9A	EXT-T _C = -55°C to 125°C	MIL-STD-883	16 Lead DIP	1004J9A			
TDC1004J9N	EXT-T _C = -55°C to 125°C	Commercial with Burn-In	16 Lead DIP	1004J9N			

TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others.