TUNGSRAMT

INTEGRATED
CIRCUITS
780

BIPOLAS MENORIES

NUMERICAL INDEX OF DEVICES

TYPE	FUNCTION	GE
TM101PC	16×4-BIT FULLY DECODED RANDOM ACCESS MEMORY, Open Collector Outputs	5
	256 × 1-BIT FULLY DECODED RANDOM ACCESS MEMORY, 3-State Output	
TM107PC	256 × 1-BIT FULLY DECODED RANDOM ACCESS MEMORY, Open Collector Output	11
TM188PC	32 × 8-BIT PROGRAMMABLE READ ONLY MEMORY, Open Collector Output	14
	256 × 4-BIT PROGRAMMABLE READ ONLY MEMORY, Open Collector Outputs	
TM621PC	256 × 4-BIT PROGRAMMABLE READ ONLY MEMORY, 3-State Outputs	20
TM622PC	512×4-BIT PROGRAMMABLE READ ONLY MEMORY, 3-State Outputs	23
	512 × 8-BIT PROGRAMMABLE READ ONLY MEMORY, 3-State Outputs	

CROSS REFERENCE TABLE

INTEL	INTERSIL	FAIRCHILD	ММІ	NATIONAL	SIGNETICS	TEXAS
3101	IM 5501	93404	6560	DM 7489	8225	SN 7489
3106	IM 5523	93421	6531	DM 74200	82S16	SN 74S201
3107	IM 5533	93411	6530	DM 74S206	82S17	SN 74S301
_	IM 5600	_	6330-1	DM 74S188	82S23	SN 74S188 ¹
3601	IM 5603	93417	6300-1	DM 8573	82S126	SN 74S387
3621	IM 5623	93427	6301-1	DM 8574	82S129	SN 74S287
3622	IM 5624	93446	6306-1	DM 74S571	82S131	SN 74S471 ¹
3624	IM 5625	93448	6341-1	DM 87S296	82S141	SN 74S4721
	3101 3106 3107 - 3601 3621 3622	3101 IM 5501 3106 IM 5523 3107 IM 5533 - IM 5600 3601 IM 5603 3621 IM 5623 3622 IM 5624	3101 IM 5501 93404 3106 IM 5523 93421 3107 IM 5533 93411 - IM 5600 - 3601 IM 5603 93417 3621 IM 5623 93427 3622 IM 5624 93446	3101 IM 5501 93404 6560 3106 IM 5523 93421 6531 3107 IM 5533 93411 6530 - IM 5600 - 6330-1 3601 IM 5603 93417 6300-1 3621 IM 5623 93427 6301-1 3622 IM 5624 93446 6306-1	3101 IM 5501 93404 6560 DM 7489 3106 IM 5523 93421 6531 DM 74200 3107 IM 5533 93411 6530 DM 74S206 - IM 5600 - 6330-1 DM 74S188 3601 IM 5603 93417 6300-1 DM 8573 3621 IM 5623 93427 6301-1 DM 8574 3622 IM 5624 93446 6306-1 DM 74S571	3101 IM 5501 93404 6560 DM 7489 8225 3106 IM 5523 93421 6531 DM 74200 82S16 3107 IM 5533 93411 6530 DM 74S206 82S17 - IM 5600 - 6330-1 DM 74S188 82S23 3601 IM 5603 93417 6300-1 DM 8573 82S126 3621 IM 5623 93427 6301-1 DM 8574 82S129 3622 IM 5624 93446 6306-1 DM 74S571 82S131

¹ Functional replacement.

INTRODUCTION

TUNGSRAM Bipolar Memories are available in plastic dual-in-line packages for commercial and industrial applications.

TYPE DESIGNATION

The letters following the type designation consisting of five characters, are:

- P refers to plastic packaging,
- C $\,$ indicates the operational temperature range (0 to +70 °C).

DEFINITION OF SYMBOLS

Voltages		AC Switching and Programming Parameters			
V_{CC}	Supply Voltage	f	Frequency		
V _{CCP}	V _{CC} Required During Programming	MDC (t_P/t_C)	Maximum Duty Cycle During Automatic		
V _I	Input Voltage		Programming of Program Pin and Output Pin		
V_{IC}	Input Clamp Voltage	t _{AA}	Address Access Time		
V_{IH}	HIGH Level Input Voltage	$t_{\rm C}$	Cycle Time		
V _{IL}	LOW Level Input Voltage	t_{DW}	Time Input Data Appears at Output Following		
$V_{\rm o}$	Output Voltage (DC)		a Write Command		
V_{OH}	HIGH Level Output Voltage	t_{DWO}	Data In and Write Enable Overlap Time		
V_{OL}	LOW Level Output Voltage	t _{D1}	Required Time Delay between Disabling		
V_{OUT}	Output Voltage		Memory Output and Application of		
V_{OUTP}	Required Programming Voltage on Output Pin		Output Programming Pulse		
V_{PP}	Required Programming Voltage on Program Pin	t _{D2}	Required Time Delay between Removal of		
			Programming Pulse and Enabling Memory		
			Output		
Currents		$t_{\sf EA}$	Enable Access Time		
		t_{ER}	Enable Recovery Time		
Icc	Power Supply Current	t_{OFF}	Chip Enable to HIGH Impedance Delay		
I _{CEX}	Output Leakage Current	t_{ON}	Chip Enable to LOW Impedance Delay		
I_{HZ}	HIGH Level OFF State Output Current	t _P	Program Pulse Width		
l ₁	Input Current	t_{R}	Rise Time Rate of Program Pulse Applied to		
I _{IH}	HIGH Level Input Current		the Data Out or Program Pin		
I _{IL}	LOW Level Input Current	t _{wH}	Write Enable to Output HIGH Time		
I _{LP}	Required Current Limit of Power Supply Feeding	t _{wha}	Address to Write Enable Hold Time		
	Program Pin and Output During Programming	t _{whch}	Chip Enable to Write Enable Hold Time		
l_{LZ}	LOW Level OFF State Output Current	t_{WO}	Data In and Write Enable Overlap Time		
I _{OH}	HIGH Level Output Current	t _{WP}	Write Pulse Width		
I _{OL}	LOW Level Output Current	t _{WSA}	Address to Write Enable Setup Time		
I _{OLV1}	Output Current Required During Verification	t _{wscs}	Chip Enable to Write Enable Setup Time		
I _{OLV2}	Output Current Required During Verification				
los	Output Short Circuit Current				
		Capacitanc	es		
Temperatu	re	Ci	Input Capacitance		
		Co	Output Capacitance		

 T_{A}

Ambient Temperature

DATA SHEET CONSTRUCTION

Data sheet construction is generally presented in the following sequence:

- Device Description
- Package Outline
- Connection Diagram
- Schematic Diagram
- Truth Table
- Absolute Maximum Ratings

- DC Characteristics
- AC Characteristics
- Definition of Waveforms
- Programming Instructions
- Programming Speed
- Programming Parameters

If necessary, circuit description and examples are provided.

DEVICE DESCRIPTION

It includes type number, technology used, shortform information on the typical applications and special features.

ABSOLUTE MAXIMUM RATINGS

These values are absolute maximum ratings, which under no operational and environmental conditions should be exceeded, irrespective of allowable maximum or minimum values. If any one of the ratings is exceeded, this could result in irreversible changes in the ratings. Generally the absolute maximum ratings are given under specified conditions and are valid only for these conditions.

Unless otherwise specified an ambient temperature of 25 °C is assumed for all absolute maximum ratings. These ratings are static characteristics, if they are measured by a pulse method then the associated measurement conditions are stated.

DC. AC CHARACTERISTICS AND DEFINITION OF WAVEFORMS

Under these headings are grouped the most important electrical characteristics (minimum, typical and maximum values) together with associated test conditions, waveforms and standard test loads.

PROGRAMMING INSTRUCTIONS

This paragraph contains the state of devices before programming, the procedure of programming with conditions to be kept and the way of verification considering output loads to guarantee the correct operation at extreme temperature ranges.

PROGRAMMING SPEED

The given pulse and voltage sequences have been found to maximize reliability, programming yield and thruput. Programming timing is given as well.

PROGRAMMING PARAMETERS

This table contains parameters required to program devices (minimum, typical and maximum values).

SOLDERING INSTRUCTIONS

The integrated circuits must be protected against overheating due to soldering. If necessary, adequate measures must be taken for sufficient heat transfer.


PLASTIC PLUG-IN PACKAGE


Plastic packages are soldered on the side of the printed circuit board opposite to the case, the pins are vertically bent and fit into holes at an equal distance of 7.6×2.54 mm and a diameter of .7 to .9 mm.

 $The \ distance \ between \ the \ package \ and \ the \ printed \ circuit \ board \ is \ determined \ by \ shoulders \ (see \ picture).$

After inserting the package into the printed circuit board two or more pins should be bent at an angle of app. 30°. Thus the package need not be held down while soldering.

The maximum allowable solder temperature for iron soldering amounts to 260 °C (max. 10 s) and for dip soldering 245° C (max. 4 s).





3635

QUALITY LEVEL

for types with letter C after Type Designation Code:

DEFECT	AQL, %
functional operating at 25 °C*	0.25
DC characteristics at 25 °C	1
DC characteristics at high temperatures (at +70 °C)	2.5
DC characteristics at low temperatures (at 0 °C)	2.5
AC characteristics at 25 °C	1.5

^{*}Except the PROM-Programmability.

SAMPLING INSPECTION PLAN

PROMs are desinged and tested to give a programming yield greater than 95%.

List of symbols: AQL - Acceptable Quality Level

— Lot size

- Sample size

Acceptance number (acceptable number of defective items in a sample)

AOQL — Maximum of Average Outgoing Quality Level

Single sampling plan for testing:

NORMAL		AQL					
INSPECTION	0.25	0.40	0.65	1.0	1.5	2.5	INSPECTION
N			N				
2–15				=======================================	8–0	5-0	2–15
1650			20-0	13–0 (2.6)	(3.9)	(6.7)	16–150
51–150	32–0 (1.7) 50–0 (1.1)	32–1	20–1 (3.6)	151–280			
151–280	(0.71)			50–1	(2.3)	32–2 (3.8)	281-500
281–500			80–1	(1.5)	50–2 (2.4)	50–3 (3.5)	501–1200
501–1200		125–1		80–2 (1.6)	80–3 (2.2)	80–5 (3.7)	1201–3200
1201–3200	200–1	(0.64)	125–2 (1.1)	125–3 (1.5)	125–5 (2.4)	125–7 (3.5)	3201-10000
3201–10000	(0.41)	200–2 (0.68)	200–3 (0.95)	200–5 (1.6)	200–7 (2.2)	200–10 (3.2)	10001-35000*
10001–35000*	315–2 (0.44)	315–3 (0.61)	315–5 (0.99)	315–7 (1.4)	315–10 (2.1)	315–14 (3.0)	

^{*} Lot size above 35000 pcs must be divided,

RELIABILITY TEST

The following tests are performed on ICs by sample basis:

- Mechanical Tests
- 1.1. Physical Dimensions
- 1.2. External Visual
- 1.3. Lead Fatigue Test
- 1.4. Solderability Test
- 1.5. Constant Acceleration
- **Environmental Tests** 2.1. Climatic Tests
- 2.1.1. Biased Humidity Operating Life 85 °C and 85% Humidity
- 2.1.2. Steam Pressure
- 2.1.3. Marking Durability Test2.2. Temperature Tests
- 2.2.1. Temperature Cycle
- 2.2.2. Thermal Shock
- 3. Life Tests
- 3.1. Operating Life3.2. High Temperature Storage Life

MARKING OF CIRCUITS

Circuits are marked as follows:


- first line: Type Designation Code;
 second line: letter T (indicating device made by TUNGSRAM), followed by a Manufacturing Code.
- E. g.: TM101PC T 7927

16×4-BIT FULLY DECODED RANDOM ACCESS MEMORY


- **Open Collector Outputs**
- 50 ns Max. Access Time
- **Advanced Schottky Processing**
- Low Input Current (250 µA Max.) Single Layer Metal for Reliability
- Fully Decoded with One Chip Enable

DESCRIPTION – The TM101PC is a high speed 64-bit Random Access Memory with full decoding on chip. It is organized as a 16 word by four bits and is designed for scratchpad, buffer and distributed main memory applications. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. An uncommitted collector output is provided to permit "OR-ties" for ease of memory expansion.


PACKAGE OUTLINE (P) 9B 16-Lead Molded Dual In-line



CONNECTION DIAGRAM



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage Input Voltage Input Current Output Current Storage Temperature **Ambient Temperature**

-0.5 V to 7.0 V -0.5 V to 5.5 V -25 mA to 5.0 mA 100 mA -65 °C to +150 °C 0 °C to + 70 °C


TM101PC

DC CHARACTERISTICS (Guaranteed over the Following Ranges: $V_{CC} = +5.0 \text{ V} \pm 5\%$, $T_A = 0 \,^{\circ}\text{C}$ to $+70 \,^{\circ}\text{C}$)


SYMBOL	PARAMETER	V _{CC}	OTHER C	CONDITIONS	MIN.	TYP.	MAX.	UNITS
V_{IL}	LOW Level Input Voltage						0.8	V
V _{IH}	HIGH Level Input Voltage				2.0			V
V _{IC}	Input Clamp Voltage	MIN.	$I_1 = -5.0 \text{ mA}$				-1.0	V
I _{IL}	LOW Level Input Current	MAX.	V ₁ =0.45 V				-250	μА
I _{IH}	HIGH Level Input Current	MAX.	V _I = 2.4 V				40	μА
I _I	Max. Level Input Current	MAX.	$V_1 = 5.5 \text{ V}$				1.0	mA
Icc	Power Supply Current	MAX.					105	mA
Cı	Input Capacitance	5.0 V	V _I = 2.0 V	T _A = 25 °C,		7.0		pF
Co	Output Capacitance	5.0 V	$V_0 = 2.0 \text{ V}$	f=1 MHz		8.0		pF
I _{CEX}	Output Leakage Current	MAX.	V _O = 2.4 V	•			100	μА
V _{OL}	LOW Level Output Voltage	MIN.	$I_{OL} = 15 \text{ mA}$				0.5	V


AC CHARACTERISTICS (with Standard Test Load) V_{CC} = +5.0 V, T_A = 25 $^{\circ}C$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
t _{AA}	Address Access Time	10	50	ns
t _{EA}	Enable Access Time	5	35	ns
t _{ER}	Enable Recovery Time	5	35	ns
t _{WP}	Write Pulse Width	35		ns
t _{wH}	Write Enable to Output HIGH Time		35	ns
t _{DWO}	Data In and Write Enable Overlap Time	25		ns
t _{WSA}	Address to Write Enable Setup Time	0		ns
t _{WHA}	Address to Write Enable Hold Time	0		ns
t _{wscs}	Chip Enable to Write Enable Setup Time	10		ns
twhch	Chip Enable to Write Enable Hold Time	0		ns




DEFINITION OF WAVEFORMS





Address to Output Delay

3664



Input Pulse Amplitude 3.0 V Input Rise and Fall Times 5 ns from 1.0 V to 2.0 V Measurements Made at 1.5 V

TRUTH TABLE

CHIP ENABLE	WRITE ENABLE	OPERATION	DATA OUTPUTS
LOW	LOW	Write	Off
LOW	HIGH	Read	Complement of Written Data
HIGH	Don't Care (HIGH or LOW)	Hold	Off


256×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

- 3-State Output
- 55 ns Max. Access Time
- Advanced Schottky Processing Low Input Current (250 µA Max.)
- Single Layer Metal for Reliability
- The Data Stored is on the Data
 - **Out Pin During A Write Cycle**


Fully Decoded with 3 Chip Enables

DESCRIPTION - The TM106PC is a high speed 256-bit Random Access Memory with full decoding on chip. It is organized 256 words by one bit and is designed for scratchpad, buffer and distributed main memory applications. The device has three chip enable lines to simplify their use in larger memory systems. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. A 3-state output is provided to drive bus organized system and/ or highly capacitive loads.


PACKAGE OUTLINE (P) 9B 16-Lead Molded Dual In-line



CONNECTION DIAGRAM (TOP VIEW)



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage Input Voltage Input Current **Output Current** Storage Temperature Ambient Temperature

-0.5 V to 7.0 V -0.5 V to 5.5 V -25 mA to 5.0 mA 100 mA -65 °C to +150 °C 0 °C to + 70 °C


DC CHARACTERISTICS (Guaranteed over the Following Ranges: $V_{CC} = +5.0 \text{ V} \pm 5\%$, $T_A = 0 ^{\circ}\text{C}$ to $+70 ^{\circ}\text{C}$)

SYMBOL	PARAMETER	V _{cc}	OTHER CO	ONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{IL}	LOW Level Input Voltage						0.8	V
V _{IH}	HIGH Level Input Voltage				2.0			V
V _{IC}	Input Clamp Voltage	MIN.	$l_1 = -5.0 \text{ mA}$				-1.0	V
I	LOW Level Input Current	MAX.	V _I = 0.45 V				-250	μА
I _{IH}	HIGH Level Input Current	MAX.	V ₁ =2.4 V				40	μА
I ₁	Max. Level Input Current	MAX.	V ₁ = 5.5 V				1.0	mA
I _{CC}	Power Supply Current	MAX.					130	mA
Cı	Input Capacitance	5.0 V	V _I =2.0 V	T _A = 25 °C,		7.0		pF
Co	Output Capacitance	5.0 V	V _O =2.0 V	$\int f = 1 \text{ MHz}$		8.0		pF
I _{LZ}	LOW Level OFF State Output Current	MAX.	$V_{O} = 0.5 \text{ V}$				-100	μА
I _{HZ}	HIGH Level OFF State Output Current	MAX.	V _O = 2.4 V				100	μА
los	Output Short Circuit Current	5.0 V	$V_0 = 0 V$		-20	-50	-90	mA
V _{OH}	HIGH Level Output Voltage	MIN.	$I_{OH} = -3.2 \text{ mA}$		2.4			V
V _{OL}	LOW Level Output Voltage	MIN.	$I_{OL} = 15 \text{ mA}$				0.5	V

AC CHARACTERISTICS (with Standard Test Load) $V_{\text{CC}} = \pm 5.0 \text{ V}, \, T_{\text{A}} = 25 \, ^{\circ}\text{C}$


SYMBOL	PARAMETER	MIN.	MAX.	UNITS
t _{AA}	Address Access Time	20	55	ns
t _{EA}	Enable Access Time	5	35	ns
t _{ER}	Enable Recovery Time	5	35	ns
t _{WP}	Write Pulse Width	50	ļ	ns
t _{DW}	Time Input Data Appears at Output Following a Write Command		90	ns
t _{wo}	Data In and Write Enable Overlap Time	45		ns
t _{WSA}	Address to Write Enable Setup Time	0		ns
t _{WHA}	Address to Write Enable Hold Time	0		ns
twscs	Chip Enable to Write Enable Setup Time	10		ns
twnch	Chip Enable to Write Enable Hold Time	0		ns
t _{ON}	Chip Enable to LOW Impedance Delay	0		ns
t _{OFF}	Chip Enable to HIGH Impedance Delay		25	ns


STANDARD TEST LOAD




DEFINITION OF WAVEFORMS

READ CYCLE







TRUTH TABLE


CHIP ENABLE	WRITE ENABLE	OPERATION	DATA OUTPUTS
All LOW	LOW	Write	Complement of Data Input
All LOW	HIGH	Read	Complement of Written Data
One or More HIGH	Don't Care (HIGH or LOW)	Hold	HIGH Impedance State

256×1-BIT FULLY DECODED RANDOM ACCESS MEMORY


- Open Collector Output 55 ns Max. Access Time Advanced Schottky Processing
- Low Input Current (250 µA Max.)
- Single Layer Metal for Reliability
- The Data Stored is on the
- Data Out Pin During Write Cycle
- Fully Decoded with 3 Chip Enables

DESCRIPTION - The TM107PC is a high speed 256-bit Random Access Memory with full decoding on chip. It is organized 256 words by one bit and is designed for scratchpad, buffer and distributed main memory applications. The device has three chip enable lines to simplify its use in larger memory systems. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. An uncommitted collector output is provided to permit "ORties" for ease of memory expansion.


PACKAGE OUTLINE (P) 9B 16-Lead Molded Dual In-line



CONNECTION DIAGRAM (TOP VIEW)



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage Input Voltage Input Current Output Current Storage Temperature Ambient Temperature

-0.5 V to 7.0 V -0.5 V to 5.5 V -25 mA to 5.0 mA 100 mA –65 °C to +150 °C $0 \, ^{\circ}\text{C} \text{ to} + 70 \, ^{\circ}\text{C}$


DC CHARACTERISTICS (Guaranteed over the Following Ranges: V_{CC} = ± 5.0 V $\pm 5\%$, T_A = 0 °C to ± 70 °C)

SYMBOL	PARAMETER	V _{CC}	OTHER CO	ONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{IL}	LOW Level Input Voltage						0.8	V
V _{IH}	HIGH Level Input Voltage				2.0			V
V _{IC}	Input Clamp Voltage	MIN.	I _i =-5.0 mA				-1.0	V
I _{IL}	LOW Level Input Current	MAX.	V ₁ = 0.45 V				-250	μА
I _{IH}	HIGH Level Input Current	MAX.	V ₁ =2.4 V				40	μА
l ₁	Max. Level Input Current	MAX.	V _I = 5.5 V				1.0	mA
Icc	Power Supply Current	MAX.					130	mA
Cı	Input Capacitance	5.0 V	$V_1 = 2.0 \text{ V}$	T _A = 25 °C,		7.0		ρF
Co	Output Capacitance	5.0 V	$V_0 = 2.0 \text{ V}$	f=1 MHz		8.0		pF
I _{CEX}	Output Leakage Current	MAX.	V _O =2.4 V				100	μА
V _{OL}	LOW Level Output Voltage	MIN.	$I_{OL} = 15 \text{ mA}$				0.5	V


AC CHARACTERISTICS (with Standard Test Load) $V_{\text{CC}} = +5.0 \text{ V}, T_{\text{A}} = 25 \,^{\circ}\text{C}$


SYMBOL	PARAMETER	MIN.	MAX.	UNITS
t _{AA}	Address Access Time	20	55	ns
t _{EA}	Enable Access Time	5	35	ns
t _{ER}	Enable Recovery Time	5	35	ns
t _{WP}	Write Pulse Width	50		ns
t _{DW}	Time Input Data Appears at Output Following a Write Command		90	ns
t _{wo}	Data In and Write Enable Overlap Time	45		ns
t _{wsa}	Address to Write Enable Setup Time	0		ns
t _{wha}	Address to Write Enable Hold Time	0		ns
twscs	Chip Enable to Write Enable Setup Time	10		ns
twhch	Chip Enable to Write Enable Hold Time	0		ns


STANDARD TEST LOADS



DEFINITION OF WAVEFORMS







TRUTH TABLE


CHIP ENABLE	WRITE ENABLE	OPERATION	DATA OUTPUTS
All LOW	LOW	Write	Complement of Data Input
All LOW	HIGH	Read	Complement of Written Data
One or More HIGH	Don't Care (HIGH or LOW)	Hold	HIGH

32×8-BIT PROGRAMMABLE READ ONLY MEMORY


- Open Collector Outputs
- Field Programmable with Simple Programming Procedure
- Advanced Schottky Processing
- Fact Access Time 40 ns
- Low Power Dissipation 1.2 mW/bit
- Fully Decoded On Chip Address Decoding
- DTL and TTL Compatible
- Enable Input Simplify Memory Expansion

DESCRIPTION – The TM188PC is a field programmable, 256-bit, read only memory organized as 32 words of eight bits each. This monolithic, high-speed memory array is addressed in five-bit binary with full on chip decoding. An overriding memory-enable input is provided which, when taken high, will inhibit the function causing all eight outputs to remain high. The TM188PC is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the programming procedure.


PACKAGE OUTLINE (P) 9B 16-Lead Molded Dual In-line



CONNECTION DIAGRAM



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage Input Voltage Input Current Output Current Storage Temperature Ambient Temperature -0.5 V to 7.0 V -1.5 V to 5.5 V -20 mA to 5.0 mA 100 mA --65 °C to +150 °C 0 °C to + 70 °C

DC CHARACTERISTICS (Guaranteed over the Following Ranges: V_{CC} = +5.0 V ±5%, T_A = 0 °C to +70 °C)

SYMBOL	PARAMETER	V _{CC}	OTHER CO	ONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{IL}	LOW Level Input Voltage						0.8	V
V _{IH}	HIGH Level Input Voltage				2.0			V
V _{IC}	Input Clamp Voltage	MIN.	$I_1 = -18 \text{ mA}$			-1.0	-1.5	V
I _{1L}	LOW Level Input Current	MAX.	$V_1 = 0.45 \text{ V}$				-250	μA
I _{IH}	HIGH Level Input Current	MAX.	V ₁ = 2.4 V				40	įιΑ
1,	Max. Level Input Current	MAX.	$V_1 = 5.5 \text{ V}$				1.0	mA
Icc	Power Supply Current	5.0 V					125	mA
Cı	Input Capacitance	5.0 V	$V_1 = 2.0 \text{ V}$	T _A = 25 °C,		7.0		pF
Co	Output Capacitance	5.0 V	V ₀ = 2.0 V	f=1 MHz		8.0		pF
I _{CEX}	Output Leakage Current	MAX.	$V_0 = 2.4 \text{ V}$				100	μА
V _{OL}	LOW Level Output Voltage	MIN.	$I_{OL} = 16 \text{ mA}$			0.35	0.5	V
I _{IH} I _I I _{CC} C _I C _O I _{CEX}	HIGH Level Input Current Max. Level Input Current Power Supply Current Input Capacitance Output Capacitance Output Leakage Current	MAX. MAX. 5.0 V 5.0 V MAX.	$V_1 = 2.4 \text{ V}$ $V_1 = 5.5 \text{ V}$ $V_1 = 2.0 \text{ V}$ $V_0 = 2.0 \text{ V}$ $V_0 = 2.4 \text{ V}$	1 ^ -		8.0	40 1.0 125	p.F m, p.F p.F p.F

AC CHARACTERISTICS (with Standard Test Load) $V_{CC} = +5.0 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$

SYMBOL	SYMBOL PARAMETER		UNITS
t _{AA}	Address Access Time	55	ns
t _{EA}	Enable Access Time	30	ns
t _{ER}	Enable Recovery Time	30	ns


DEFINITION OF WAVEFORMS

ADDRESS ACCESS TIME

$\begin{array}{c} A \\ \overline{E} \\ Q \end{array}$

Input Pulse Amplitude 3.0 V Input Rise and Fall Times 5 ns from1.0 V to 2.0 V Measurements Made at 1.5 V


CHIP ENABLE ACCESS TIME AND RECOVERY TIME



3679

STANDARD TEST LOAD

3678



PROGRAMMING INSTRUCTIONS

Device Description

The device is manufactured with all outputs high in all storage locations. To make an output low at a particular word, a nichrome fusible link must be changed from a low resistance to a high resistance. This procedure is called programming.

Programming Description

To select a particular fusible link for programming, the word address is presented with TTL levels on all inputs, a V_{CC} of 5.5 V is applied or left applied, and the output to be programmed are taken to an elevated voltage to supply the required current to program the fuse. The outputs must be programmed one output at a time, since internal decoding circuitry is capable of sinking only one unit of programming current at a time. Enable input (\bar{E}) must be high during programming.

Verification


After programming a device, it can be checked for a low output by enabling the part. Since we must guarantee operation at minimum and maximum V_{CC} , load current and temperature, the device must be required to sink 12 mA at 4.2 V V_{CC} and 0.2 mA at 6.0 V V_{CC} at room temperature.

PROGRAMMING SPEED

Typically, fuses will blow on the rise time of the first pulse. In automated programmes which must copy devices in a short time because of production requirements, the following pulse and voltage sequences have been found to maximize reliability, programming yield and thruput. The device should be verified after each programming attempt and be advanced to the next bit in the device has programmed.

PULSE NUMBER	OUTPUT VOLTAGE
1 to 3	20 V
4 to 6	23 V
7 to 9	26 V

PROGRAMMING TIMING



*NOTE
Output Load = 0.2 mA During 6.0 V Check
Output Load = 12 mA During 4.2 V Check

PROGRAMMING PARAMETERS (Do not test these parameters or you may program the device)


O) (A ADOL	PARAMETER	TEST CONDITIONS		LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS	
t _R	Rise Time Rate of Program Pulse Applied to the Data Out		0.34	0.40	0.46	V/µs	
V _{CCP}	V _{CC} Required During Programming		5.40	5.50	5.60	V	
t _P	Program Pulse Width		1		40	μs	
I _{OLV1}	Output Current Required During Verification	Chip Enabled T _A = 25 °C, V _{CC} = 4.2 V	11	12	13	mA	
I _{OLV2}	Output Current Required During Verification	Chip Enabled T _A = 25 °C, V _{CC} = 6.0 V	0.19	0.20	0.21	mA	
MDC	Maximum Duty Cycle During Automatic Programming of Output Pin	t _P /t _C			25	%	
V _{outP}	Required Programming Voltage on Output Pin	1	20	20	26	V	
I _{LP}	Required Current Limit of Power Supply Feeding Output During Programming	V _{outP} = 26 V, V _{CC} = 5.5 V	240			mA	

256×4-BIT PROGRAMMABLE READ ONLY MEMORY

- Open Collector Outputs The Lowest Power Dissipation in the Industry
- **Advanced Schottky Processing**
- Very High Programmability
- Field Programmable with Simple Programming Procedure
- Fast Programming Time Average of 1 ms/Bit
- Very High Reliability
- Fully Decoded On Chip Address Decoding

DESCRIPTION - The TM601PC is a fully decoded high speed 1024-bit field Programmable ROM organized 256 words by four bits per word, and it has uncommitted collector outputs. The outputs are disabled when either E_1 or E_2 are in the HIGH state. The TM601PC is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the programming

PACKAGE OUTLINE (P) 9B 16-Lead Molded Dual In-line



CONNECTION DIAGRAM (TOP VIEW)


ADDRESS A2

GND

v_{cc} ADDRESS A ADDRESS A A, ADDRESS 14 E2 CHIP ENABLE ADDRESS A CHIP ENABLE and CHIP ENABLE at $\overline{\mathbb{D}}_1$ PROGRAM PIN 12 $\overline{\mathbb{D}}_1$ DATA OUTPUT 11 $\overline{\mathbb{D}}_1$ Q₂ DATA OUTPUT ADDRESS A3 ADDRESS A ADDRESS A. 10 Q₃ DATA OUTPUT

Q4 DATA OUTPUT

SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage Input Voltage Input Current Output Current Storage Temperature Ambient Temperature

 $-0.5 \, V$ to $7.0 \, V$ -1.5 V to 5.5 V -20 mA to 5.0 mA 100 mA –65 °C to +150 °C $0 \,^{\circ}\text{C}$ to $+ 70 \,^{\circ}\text{C}$

DC CHARACTERISTICS (Guaranteed over the Following Ranges: V_{CC} = +5.0 V±5%, T_A = 0 °C to +70 °C)

SYMBOL	PARAMETER	V _{cc}	OTHER CO	ONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{IL}	LOW Level Input Voltage						0.8	V
V _{IH}	HIGH Level Input Voltage				2.0			V
V _{IC}	Input Clamp Voltage	MIN.	I _i =18 mA			-1.0	-1.5	V
ال	LOW Level Input Current	MAX.	$V_1 = 0.45 \text{ V}$				-250	ķΑ
I _{IH}	HIGH Level Input Current	MAX.	V ₁ =2.4 V				40	μΑ
l ₁	Max. Level Input Current	MAX.	V _I =4.5 V (Program Pin) 5.5 V (Other Inputs)				1.0	mA
Icc	Power Supply Current	MAX.					130	mA
Cı	Input Capacitance	5.0 V	V _I = 2.0 V	T _A = 25 °C,		7.0		pF
Co	Output Capacitance	5.0 V	$V_0 = 2.0 \text{ V}$	f=1 MHz		8.0		pF
I _{CEX}	Output Leakage Current	MAX.	$V_0 = 2.4 \text{ V}$	•			100	μА
V _{OL}	LOW Level Output Voltage	MIN.	$I_{OL} = 16 \text{ mA}$			0.35	0.5	V

AC CHARACTERISTICS (with Standard Test Load) V_{CC} = +5.0 V, T_A = 25 °C

SYMBOL	PARAMETER	MAX.	UNITS
t _{AA}	Address Access Time	55	ns
t _{EA}	Enable Access Time	30	ns
t _{ER}	Enable Recovery Time	30	ns


DEFINITION OF WAVEFORMS

ADDRESS ACCESS TIME


Input Pulse Amplitude 3.0 V Input Rise and Fall Times 5 ns from 1.0 V to 2.0 V

Measurements Made at 1.5 V

CHIP ENABLE ACCESS TIME AND RECOVERY TIME



STANDARD TEST LOAD



PROGRAMMING INSTRUCTIONS

Device Description

The device is manufactured with all outputs high in all storage locations. To make an output low at a particular word, a nichrome fusible link must be changed from a low resistance to a high resistance. This procedure is called programming.

Programming Description

To select a particular fusible link for programming, the word address is presented with TTL levels on all inputs, a V_{CC} of 5.5 V is applied or left applied, and the program pin (ordinarily an enable input) and the output to be programmed are taken to an elevated voltage to supply the required current to program the fuse. The outputs must be programmed one output at a time, since internal decoding circuitry is capable of sinking only one unit of programming current at a time.

Other Enable Input

Other enable input is logic enable and is not used during programming. It may be high, low or open during programming. When checking that an output is programmed (which is called verification), the PROM must be enabled. The simplest procedure is to tie other enables into the enable position for programming and verification.

Timing

The programming procedure involves the use of the program pin (an enable) and the output pin. In order to guarantee that the output transistor is off before increasing the voltage on the output pin, the program pin's voltage pulse must come before the output pin's programming pulse. A 100 ns delay is adequate. The programming pulse applied to the output pin and program pin must have a rise time rate of $0.34 \text{ V/}\mu\text{s}$ to $0.46 \text{ V/}\mu\text{s}$.

Verification


After programming a device, it can be checked for a low output by enabling the part. Since we must guarantee operation at minimum and maximum $V_{\rm CC}$, load current and temperature, the device must be required to sink 12 mA at 4.2 V $V_{\rm CC}$ and 0.2 mA at 6.0 V $V_{\rm CC}$ at room temperature.

PROGRAMMING SPEED

Typically, fuses will blow on the rise time of the first pulse. In automated programmers which must copy devices in short time because of production requirements, the following pulse and voltage sequences have been found to maximize reliability, programming yield and thruput. The device should be verified after each programming attempt and be advanced to the next bit in the device has programmed.

PULSE NUMBER	PROGRAM PIN VOLTAGE	OUTPUT VOLTAGE
1 to 3	27 V	20 V
4 to 6	30 V	23 V
7 to 9	33 V	26 V

PROGRAMMING TIMING



$$\begin{split} &t_{R}\!=\!0.4\;\text{V}/\mu\text{s}\!\pm\!15\%\\ &t_{P}\!=\!1\;\mu\text{s}\;\text{MIN.,}\;40\;\mu\text{s}\;\text{MAX.}\\ &t_{\blacksquare\!1}\!=\!80\;\mu\text{s}\!\pm\!10\;\mu\text{s}\\ &t_{\blacksquare\!2}\!=\!100\;\text{ns}\;\text{MIN.} \end{split}$$

*NOTE Output Load = 0,2 mA During 6.0 V Check Output Load = 12 mA During 4.2 V Check

PROGRAMMING PARAMETERS (Do not test these parameters or you may program the device)


SYMBOL	PARAMETER	TEST CONDITIONS		UNITS		
STIVIDUL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
t _R	Rise Time Rate of Program Pulse Applied to the Data Out or Program Pin		0.34	0.40	0.46	V/µs
V _{CCP}	V _{CC} Required During Programming		5.40	5.50	5.60	V
I _{QLV1}	Output Current Required During Verification	Chip Enabled $T_A = 25$ °C, $V_{CC} = 4.2$ V	11	12	13	mA
I _{OLV2}	Output Current Required During Verification	Chip Enabled $T_A = 25$ °C, $V_{CC} = 6.0$ V	0.19	0.20	0.21	mA
MDC	Maximum Duty Cycle During Automatic Programming of Program Pin and Output Pin	t _P /t _C			25	%
V _{PP}	Required Programming Voltage on Program Pin		27	27	33	V
VoutP	Required Programming Voltage on Output Pin		20	20	26	V
I _{LP}	Required Current Limit of Power Supply Feeding Program Pin and Output During Programming	$V_{PP} = 33 \text{ V}, V_{outP} = 26 \text{ V}, V_{CC} = 5.5 \text{ V}$	240			mA
t _{D1}	Required Time Delay between Disabling Memory Output and Application of Output Programming Pulse	Measure at 10% Levels	70	80	90	μS
t _{D2}	Required Time Delay between Removal of Programming Pulse and Enabling Memory Output	Measure at 10% Levels	100			ns

256×4-BIT PROGRAMMABLE READ ONLY MEMORY


- 3-State Outputs
- The Lowest Power Dissipation in the Industry Advanced Schottky Processing

- Very High Programmability
 Field Programmable with Simple Programming Procedure
 Fast Programing Time-Average of 1 ms/Bit
- Very High Reliability
- Fully Decoded-On Chip Address Decoding

DESCRIPTION - The TM621PC is a fully decoded high speed 1024-bit field Programmable ROM organized 256 words by four bits per word, and it has 3-state outputs. The outputs are disabled when either \vec{E}_1 or \vec{E}_2 are in the HIGH state. The TM621PC is suppled with all bits stored as logic "1"s and can be programmed to logic "0"s by following the programming procedure.



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage Input Voltage Input Current **Output Current** Storage Temperature Ambient Temperature

-0.5 V to 7.0 V -1.5 V to 5.5 V -20 mA to 5.0 mA -100 mA to 100 mA -65 °C to +150 °C 0 °C to + 70 °C

DC CHARACTERISTICS (Guaranteed over the Following Ranges: V_{CC} = +5.0 V±5%, T_A = 0 °C to +70 °C)


LOW Level Input Voltage HIGH Level Input Voltage Input Clamp Voltage						0.8	V
						0.6	V
Input Clamp Voltage				2.0			٧
1 3	MIN.	$I_i = -18 \text{ mA}$			_1.0	_1.5	٧
LOW Level Input Current	MAX.	V ₁ = 0.45 V				-250	μА
HIGH Level Input Current	MAX.	$V_1 = 2.4 \text{ V}$				40	μΑ
Max. Level Input Current	MAX.	V _I = 4.5 V (Program Pin) 5.5 V (Other Inputs)				1.0	mA
Power Supply Current	MAX.					130	mA
Input Capacitance	5.0 V	V ₁ =2.0 V	T _A = 25 °C,		7.0		pF
Output Capacitance	5.0 V	$V_0 = 2.0 \text{ V}$	f=1 MHz		8.0		рF
LOW Level OFF State Output Current	MAX.	$V_{\rm O} = 0.5 \rm V$	•			-100	μА
HIGH Level OFF State Output Current	MAX.	V _O = 2.4 V				100	μА
Output Short Circuit Current	5.0 V	$V_0 = 0 V$		-20	_50	-90	mA
HIGH Level Output Voltage	MIN.	$I_{OH} = -3.2 \text{ mA}$		2.4	3.2		٧
LOW Level Output Voltage	MIN.	I _{OL} = 16 mA			0.35	0.5	V
	LOW Level Input Current HIGH Level Input Current Max. Level Input Current Power Supply Current Input Capacitance Output Capacitance LOW Level OFF State Output Current HIGH Level OFF State Output Current Output Short Circuit Current HIGH Level Output Voltage	LOW Level Input Current MAX. HIGH Level Input Current MAX. Max. Level Input Current MAX. Power Supply Current MAX. Input Capacitance 5.0 V Output Capacitance 5.0 V LOW Level OFF State Output Current MAX. HIGH Level OFF State Output Current MAX. Output Short Circuit Current 5.0 V HIGH Level Output Voltage MIN.	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

AC CHARACTERISTICS (with Standard Test Load) $V_{CC} = +5.0 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$

SYMBOL	SYMBOL PARAMETER		PARAMETER MAX.		UNITS
t _{AA}	Address Access Time	90	ns		
t _{EA}	Enable Access Time	30	ns		
t _{ER}	Enable Recovery Time	30	ns		


DEFINITION OF WAVEFORMS

ADDRESS ACCESS TIME




Input Rise and Fall Times 5 ns from 1.0 V to 2.0 V Measurements Made at 1.5 V

CHIP ENABLE ACCESS TIME AND RECOVERY TIME



STANDARD TEST LOAD



PROGRAMMING INSTRUCTIONS

Device Descriptions

The device is manufactured with all outputs high in all storage locations. To make an output low at a particular word, a nichrome fusible link must be changed from a low resistance to a high resistance. This procedure is called programming.

Programming Description

To select a particular fusible link for programming, the word address is presented with TTL levels on all inputs, a $V_{\rm CC}$ of 5.5 V is applied or left applied, and the program pin (ordinarily an enable input) and the output to be programmed are taken to an elevated voltage to supply the required current to program the fuse. The outputs must be programmed one output at a time, since internal decoding circuitry is capable of sinking only one unit of programming current at a time.

Other Enable Input

Other enable input is logic enable and is not used during programming. It may be high, low or open during programming. When checking that an output is programmed (which is called verification), the PROM must be enabled. The simplest procedure is to tie other enables into the enable position for programming and verification.

Timing

The programming procedure involves the use of the program pin (an enable) and the output pin. In order to guarantee that the output transistor is off before increasing the voltage on the output pin, the program pin's voltage pulse must come before the output pin's programming pulse. A 100 ns delay is adequate. The programming pulse applied to the output pin and program pin must have a rise time rate of $0.34 \text{ V/}\mu\text{s}$ to $0.46 \text{ V/}\mu\text{s}$.

Verification


After programming a device, it can be checked for a low output by enabling the part. Since we must guarantee operation at minimum and maximum V_{CC} , load current and temperature, the device must be required to sink 12 mA at 4.2 V V_{CC} and 0.2 mA at 6.0 V V_{CC} at room temperature.

PROGRAMMING SPEED

Typically, fuses will blow on the rise time of the first pulse. In automated programmers which must copy devices in a short time because of production requirements, the following pulse and voltage sequences have been found to maximize reliability, programming yield and thruput. The device should be verified after each programming attempt and be advanced to the next bit in the device has programmed.

PULSE NUMBER	PROGRAM PIN VOLTAGE	OUTPUT VOLTAGE
1 to 3	27 V	20 V
4 to 6	30 V	23 V
7 to 9	33 V	26 V

PROGRAMMING TIMING



 $\begin{array}{l} t_{\rm R}\!=\!0.4\,\text{V}/\mu\text{s}\!\pm\!15\%\\ t_{\rm P}\!=\!1\,\mu\text{s}\,\text{MIN.,}\,40\,\mu\text{s}\,\text{MAX.}\\ t_{\rm D1}\!=\!80\,\mu\text{s}\!\pm\!10\mu\text{s}\\ t_{\rm D2}\!=\!100\,\text{ns}\,\text{MIN.} \end{array}$

*NOTE Output Load = 0.2 mA During 6.0 V Check Output Load = 12 mA During 4.2 V Check

PROGRAMMING PARAMETERS (Do not test these parameters or you may program the device)


SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS	S	UNITS	
STINIDOL	PANAIVIETEN	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS	
t _R	Rise Time Rate of Program Pulse Applied to the Data Out or Program Pin		0.34	0.40	0.46	V/µs	
V _{CCP}	V _{CC} Required During Programming		5.40	5.50	5.60	V	
I _{OLV1}	Output Current Required During Verification	Chip Enabled $T_A = 25$ °C, $V_{CC} = 4.2$ V	11	12	13	mA	
I _{OLV2}	Output Current Required During Verification	Chip Enabled $T_A = 25$ °C, $V_{CC} = 6.0$ V	0.19	0.20	0.21	mA	
MDC	Maximum Duty Cycle During Automatic Programming of Program Pin and Output Pin	t _P /t _C			25	%	
V_{PP}	Required Programming Voltage on Program Pin		27	27	33	V	
V _{outP}	Required Programming Voltage on Output Pin		20	20	26	V	
I _{LP}	Required Current Limit of Power Supply Feeding Program Pin and Output During Programming	$V_{PP} = 33 \text{ V}, V_{outP} = 26 \text{ V}, V_{CC} = 5.5 \text{ V}$	240			mA	
t _{D1}	Required Time Delay between Disabling Memory Output and Application of Output Programming Pulse	Measure at 10% Levels	70	80	90	μs	
t _{D2}	Required Time Delay between Removal of Programming Pulse and Enabling Memory Output	Measure at 10% Levels	100			ns	

512×4-BIT PROGRAMMABLE READ ONLY MEMORY


- 3-State Outputs
- Very High Programmability
- Advanced Schottky Processing
- Field Programmable with Simple Programming Procedure
- Fast Programming Time Average of 1 ms/Bit
- Very High Reliability
- Fully Decoded On Chip Address Decoding

DESCRIPTION -The TM622PC is a fully decoded high speed 2048-bit field Programmable ROM organized 512 words by four bits per word, and it has 3-state outputs. The outputs are off when \bar{E}_1 input is in the HIGH state. The TM622PC is supplied with all bits stored as logic "1"s and can be programmed to logic "0"s by following the programming procedure.

PACKAGE OUTLINE



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage Input Voltage Input Current Output Current Storage Temperature Ambient Temperature -0.5 V to 7.0 V -1.5 V to 5.5 V -20 mA to 5.0 mA -100 mA to 100 mA -65 °C to +150 °C 0 °C to + 70 °C

DC CHARACTERISTICS (Guaranteed over the Following Ranges: $V_{CC} = +5.0 \text{ V} \pm 5\%$, $T_A = 0 \, ^{\circ}\text{C}$ to $+70 \, ^{\circ}\text{C}$)


SYMBOL	PARAMETER	V _{CC}	OTHER CO	ONDITIONS	MIN.	TYP.	MAX.	UNITS
VIL	LOW Level Input Voltage						0.8	V
VIH	HIGH Level Input Voltage				2.0			V
V _{IC}	Input Clamp Voltage	MIN.	$l_1 = -18 \text{ mA}$			-1.0	-1.5	V
I	LOW Level Input Current	MAX.	V _I = 0.45 V	V _I = 0.45 V			-250	μA
I _{IH}	HIGH Level Input Current	MAX.	V _I = 2.4 V				40	μΑ
I ₁	Max. Level Input Current	MAX.	V _I =4.5 V (Program Pin) 5.5 V (Other Inputs)				1.0	mA
I _{cc}	Power Supply Current	MAX.					130	mA
Cı	Input Capacitance	5.0 V	V ₁ =2.0 V	T _A =25 °C,		7.0		pF
Co	Output Capacitance	5.0 V	$V_0 = 2.0 \text{ V}$	f=1 MHz		8.0		pF
I _{LZ}	LOW Level OFF State Output Current	MAX.	$V_0 = 0.5 \text{ V}$				-100	μА
I _{HZ}	HIGH Level OFF State Output Current	MAX.	V _O = 2.4 V				100	μΑ
I _{OS}	Output Short Circuit Current	5.0 V	V _O =0 V		-20	-50	-90	mA
V _{OH}	HIGH Level Output Voltage	MIN.	$I_{OH} = -3.2 \text{mA}$		2.4	3.2		V
V _{OL}	LOW Level Output Voltage	MIN.	I _{OL} = 16 mA			0.35	0.5	V

AC CHARACTERISTICS (with Standard Test Load) $V_{CC} = +5.0 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$


SYMBOL	PARAMETER	MAX.	UNITS
t _{AA}	Address Access Time	60	ns
t _{EA}	Enable Access Time	30	ns
t _{ER}	Enable Recovery Time	30	ns

DEFINITION OF WAVEFORMS


ADDRESS ACCESS TIME



CHIP ENABLE ACCESS TIME AND RECOVERY TIME



STANDARD TEST LOAD



PROGRAMMING INSTRUCTIONS

Device Description

The device is manufactured with all outputs high in all storage locations. To make an output low at a particular word, a nichrome fusible link must be changed from a low resistance to a high resistance. This procedure is called programming.

Programming Description

To select a particular fusible link for programming, the word address is presented with TTL levels on all inputs, a V_{CC} of 5.5 V is applied or left applied, and the program pin (ordinarily an enable input) and the output to be programmed are taken to an elevated voltage to supply the required current to program the fuse. The outputs must be programmed one output at a time, since internal decoding circuitry is capable of sinking only one unit of programming current at a time.

Timing

The programming procedure involves the use of the program pin (an enable) and the output pin. In order to guarantee that the output transistor is off before increasing the voltage on the output pin, the program pin's voltage pulse must come before the output pin's programming pulse. A 100 ns delay is adequate. The programming pulse applied to the output pin and program pin must have a rise time rate of 0.34 V/us to 0.46 V/us.

Verification


After programming a device, it can be checked for a low output by enabling the part. Since we must guarantee operation at minimum and maximum V_{CC} , load current and temperature, the device must be required to sink 12 mA at 4.2 V V_{CC} and 0.2 mA at 6.0 V V_{CC} at room temperature.

PROGRAMMING SPEED

Typically, fuses will blow on the rise time of the first pulse. In automated programmers which must copy devices in a short time because of production requirements, the following pulse and voltage sequences have been found to maximize reliability, programming yield and thruput. The device should be verified after each programming attempt and be advanced to the next bit in the device has programmed.

PULSE NUMBER	PROGRAM PIN VOLTAGE	OUTPUT VOLTAGE
1 to 3	27 V	20 V
4 to 6	30 V	23 V
7 to 9	33 V	26 V

PROGRAMMING TIMING



 $\begin{array}{l} t_{\text{R}} = 0.4 \ \text{V/}\mu\text{s}\pm 15\% \\ t_{\text{P}} = 1 \ \mu\text{s} \ \text{MIN.}, \ 40 \ \mu\text{s} \ \text{MAX.} \\ t_{\text{D}1} = 80 \ \mu\text{s}\pm 10\mu\text{s} \\ t_{\text{D}2} = 100 \ \text{ns} \ \text{MIN.} \end{array}$

*NOTE Output Load = 0.2 mA During 6.0 V Check Output Load = 12 mA During 4.2 V Check

PROGRAMMING PARAMETERS (Do not test these parameters or you may program the device)

CVMPOL	DADAMETED	TECT CONDITIONS		LAUTO		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX. 0.46 5.60 13 0.21 25 33 26	UNITS
t _R	Rise Time Rate of Program Pulse Applied to the Data Out or Program Pin		0.34	0.40	0.46	V/µs
V _{CCP}	V _{CC} Required During Programming		5.40	5.50	5.60	V
I _{OLV1}	I_{OLV1} Output Current Required During Verification Chip Enabled $T_A = 25 ^{\circ}\text{C}$, $V_{CC} = 4 ^{\circ}$		11	12	13	mA
I _{OLV2}	Output Current Required During Verification	Chip Enabled $T_A = 25$ °C, $V_{CC} = 6.0$ V	0.19	0.20	0.21	mA
MDC	Maximum Duty Cycle During Automatic Programming of Program Pin and Output Pin	t _P /t _C			25	%
V _{PP}	Required Programming Voltage on Program Pin		27	27	33	V
V _{outP}	Required Programming Voltage on Output Pin		20	20	26	V
l _{LP}	Required Current Limit of Power Supply Feeding Program Pin and Output During Programming	$V_{PP} = 33 \text{ V}, V_{outP} = 26 \text{ V}, V_{CC} = 5.5 \text{ V}$	240			mA
t _{D1}	Required Time Delay between Disabling Memory Output and Application of Output Programming Pulse	Measure at 10% Levels	70	80	90	μS
t _{D2}	Required Time Delay between Removal of Programming Pulse and Enabling Memory Output	Measure at 10% Levels	100			ns

512×8-BIT PROGRAMMABLE READ ONLY MEMORY

3-State Outputs

Very High Programmability

Advanced Schottky Processing

Field Programmable with Simple Programming Procedure


Fast Programming Time - Average of 1 ms/Bit

Very High Reliability

■ Fully Decoded - On Chip Address Decoding


DESCRIPTION - The TM624PC is a fully decoded high speed 4096-bit field Programmable ROM organized 512 words by eight bits per word, and it has 3-state outputs. The outputs are enabled when E_1 and E_2 are LOW and E_3 and E_4 are HIGH. The TM624PC is supplied with all bits stored as logic "1"s and can be programmed to logic "0" by following the programming

PACKAGE OUTLINE 9N 24-I ead Molded Dual In-line




CONNECTION DIAGRAM

(TOP VIEW)



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage Input Voltage Input Current **Output Current** Storage Temperature Ambient Temperature

-0.5 V to 7.0 V -1.5 V to 5.5 V -20 mA to 5.0 mA -100 mA to 100 mA -65 °C to +150 °C 0 °C to + 70 °C

DC CHARACTERISTICS ((Guaranteed over the Following Ranges: $V_{CC} = +5.0 \text{ V} \pm 5\%$, $T_A = 0 ^{\circ}\text{C}$ to $+70 ^{\circ}\text{C}$)
----------------------	---


SYMBOL	PARAMETER	Vcc	OTHER CO	ONDITIONS	MIN.	TYP.	MAX.	UNITS
V _{IL}	LOW Level Input Voltage						0.8	V
V _{IH}	HIGH Level Input Voltage				2.0			V
V _{IC}	Input Clamp Voltage	MIN.	$I_1 = -18 \text{ mA}$			-1.0	_1.5	V
I _{IL}	LOW Level Input Current	MAX.	$V_1 = 0.45 \text{ V}$				-250	μА
I _{IH}	HIGH Level Input Current	MAX.	V ₁ = 2.4 V				40	μΑ
l ₁	Max. Level Input Current	MAX.	V _I = 4.5 V (Program Pin) 5.5 V (Other Inputs)				1.0	mA
I _{cc}	Power Supply Current	MAX.					170	mA
Cı	Input Capacitance	5.0 V	V ₁ =2.0 V	T _A = 25 °C,		7.0		pF
Co	Output Capacitance	5.0 V	$V_{O} = 2.0 \text{ V}$	f=1 MHz		8.0		pF
I _{LZ}	LOW Level OFF State Output Current	MAX.	V _O = 0.5 V				-100	μΑ
I _{HZ}	HIGH Level OFF State Output Current	MAX.	$V_{\rm O} = 2.4 \text{ V}$				100	μΑ
los	Output Short Circuit Current	5.0 V	$V_O = 0 V$		-20	50	-90	mA
V _{OH}	HIGH Level Output Voltage	MIN.	I _{OH} =-3.2 mA		2.4	3.2		V
V _{OL}	LOW Level Output Voltage	MIN.	$I_{OL} = 12 \text{ mA}$			0.35	0.5	V

AC CHARACTERISTICS (with Standard Test Load) $V_{CC} = +5.0 \text{ V}$, $T_A = 25 \text{ }^{\circ}\text{C}$


SYMBOL	PARAMETER	MAX.	UNITS
t _{AA}	Address Access Time 55		ns
t _{EA}	Enable Access Time	30	ns
t _{ER}	Enable Recovery Time	30	ns

DEFINITION OF WAVEFORMS


ADDRESS ACCESS TIME



CHIP ENABLE ACCESS TIME AND RECOVERY TIME



STANDARD TEST LOAD



PROGRAMMING INSTRUCTIONS

Device Description

The device is manufactured with all outputs high in all storage locations. To make an output low at a particular word, a nichrome fusible link must be changed from a low resistance to a high resistance. This procedure is called programming.

Programming Description

To select a particular fusible link for programming, the word address is presented with TTL levels on all inputs, a V_{CC} of 5.5 V is applied or left applied, and the program pin (ordinarily an enable input) and the output to be programmed are taken to an elevated voltage to supply the required current to program the fuse. The outputs must be programmed one output at a time, since internal decoding circuitry is capable of sinking only one unit of programming current at a time.

Other Enable Inputs

Other enable inputs are logic enables and are not used during programming. They may be high, low or open during programming. When checking that an output is programmed (which is called verification), the PROM must be enabled. The simplest procedure is to tie other enables into the enable position for programming and verification.

Timing

The programming procedure involves the use of the program pin (an enable) and the output pin. In order to guarantee that the output transistor is off before increasing the voltage on the output pin, the program pin's voltage pulse must come before the output pin's programming pulse. A 100 ns delay is adequate. The programming pulse applied to the output pin and program pin must have a rise time rate of $0.34 \text{ V/}\mu\text{s}$ to $0.46 \text{ V/}\mu\text{s}$.

Verification


After programming a device, it can be checked for a low output by enabling the part. Since we must guarantee operation at minimum and maximum V_{CC} , load current and temperature, the device must required to sink 12 mA at 4.2 V V_{CC} and 0.2 mA at 6.0 V V_{CC} at room temperature,

PROGRAMMING SPEED

Typically, fuses will blow on the rise time of the first pulse. In automated programmers which must copy devices in a short time because of production requirements, the following pulse and voltage sequences have been found to maximize reliability, programming yield and thruput. The device should be verified after each programming attempt and be advanced to the next bit in the device has programmed.

PULSE NUMBER	PROGRAM PIN VOLTAGE	OUTPUT VOLTAGE
1 to 3	27 V	20 V
4 to 6	30 V	23 V
7 to 9	33 V	26 V

PROGRAMMING TIMING



 $\begin{array}{l} t_{R} = 0.4 \text{ V/}\mu\text{s} + 15\% \\ t_{P} = 1 \text{ }\mu\text{s} \text{ MIN}_{**}, 40 \text{ }\mu\text{s} \text{ MAX}. \\ t_{D1} = 80 \text{ }\mu\text{s} \pm 10\mu\text{s} \\ t_{D2} = 100 \text{ }n\text{s} \text{ MIN}. \end{array}$

*NOTE
Output Load 0.2 mA During 6.0 V Check
Output Load = 12 mA During 4.2 V Check

PROGRAMMING PARAMETERS (Do not test these parameters or you may program the device)

SYMBOL	DADAMETED	TEST CONDITIONS		LINITO		
SAMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP	90	UNITS
t _R	Rise Time Rate of Program Pulse Applied to the Data Out or Program Pin		0.34	0.40	0.46	V/μs
V _{CCP}	V _{cc} Required During Programming		5.40	5.50	5.60	V
(_{Ol.V1}	Output Current Required During Verification	Chip Enabled $T_A = 25$ °C, $V_{CC} = 4.2$ V	11	12	13	mA
I _{OLV2}	Output Current Required During Verification	Chip Enabled $T_A = 25 ^{\circ}\text{C}, V_{CC} = 6.0 \text{V}$	0.19	0.20	0.21	mA
MDC	Maximum Duty Cycle During Automatic Programming of Program Pin and Output Pin	t _P /t _C			25	%
Vpp	Required Programming Voltage on Program Pin		27	27	33	V
Voute	Required Programming Voltage on Output Pin		20	20	26	V
l _{l P}	Required Current Limit of Power Supply Feeding Program Pin and Output During Programming	$V_{PP} = 33 \text{ V}, V_{outP} = 26 \text{ V}, V_{CC} = 5.5 \text{ V}$	240			mA
$t_{D^{\pm}}$	Required Time Delay between Disabling Memory Output and Application of Output Programming Pulse	Measure at 10% Levels	70	80	90	μS
t _{D2}	Required Time Delay between Removal of Programming Pulse and Enabling Memory Output	Measure at 10% Levels	100			ns

FOR MORE INFORMATION ON TECHNICAL DATA AND/OR TERMS OF DELIVERY APPLY TO: