Z80°-CPU Z80A-CPU



Product Specification

MARCH 1978

The Zilog Z80 product line is a complete set of micro-computer components, development systems and support software. The Z80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

The Z80 and Z80A CPU's are third generation single chip microprocessors with unrivaled computational power. This increased computational power results in higher system through-put and more efficient memory utilization when compared to second generation microprocessors. In addition, the Z80 and Z80A CPU's are very easy to implement into a system because of their single voltage requirement plus all output signals are fully decoded and timed to control standard memory or peripheral circuits. The circuit is implemented using an N-channel, ion implanted, silicon gate MOS process.


Figure 1 is a block diagram of the CPU, Figure 2 details the internal register configuration which contains 208 bits of Read/Write memory that are accessible to the programmer. The registers include two sets of six general purpose registers that may be used individually as 8-bit registers or as 16-bit register pairs. There are also two sets of accumulator and flag registers. The programmer has access to either set of main or alternate registers through a group of exchange instructions. This alternate set allows foreground/background mode of operation or may be reserved for very fast Interrupt response. Each CPU also contains a 16-bit stack pointer which permits simple implementation of


multiple level interrupts, unlimited subroutine nesting and simplification of many types of data handling.


The two 16-bit index registers allow tabular data manipulation and easy implementation of relocatable code. The Refresh register provides for automatic, totally transparent refresh of external dynamic memories. The I register is used in a powerful interrupt response mode to form the upper 8 bits of a pointer to a interrupt service address table, while the interrupting device supplies the lower 8 bits of the pointer. An indirect call is then made to this service address.

FEATURES

- Single chip, N-channel Silicon Gate CPU.
- 158 instructions—includes all 78 of the 8080A instructions with total software compatibility. New instructions include 4-, 8- and 16-bit operations with more useful addressing modes such as indexed, bit and relative.
- 17 internal registers.
- Three modes of fast interrupt response plus a non-maskable interrupt.
- Directly interfaces standard speed static or dynamic memories with virtually no external logic.
- 1.0 μ s instruction execution speed.
- Single 5 VDC supply and single-phase 5 volt Clock.
- Out-performs any other single chip microcomputer in 4-, 8-, or 16-bit applications.
- All pins TTL Compatible
- Built-in dynamic RAM refresh circuitry.







Z80, Z80A CPU PIN CONFIGURATION

A₀-A₁₅ (Address Bus)

Tri-state output, active high. A_0 - A_{15} constitute a 16-bit address bus. The address bus provides the address for memory (up to 64K bytes) data exchanges and for I/O device data exchanges.

D₀-D₇ (Data Bus)

Tri-state input/output, active high. D_0 - D_7 constitute an 8-bit bidirectional data bus. The data bus is used for data exchanges with memory and I/O devices.

M₁ (Machine Cycle one) Output, active low. \overline{M}_1 indicates that the current machine cycle is the OP code fetch cycle of an instruction execution.

MREQ (Memory Request)

Tri-state output, active low. The memory request signal indicates that the address bus holds a valid address for a memory read or memory write operation.

IORQ (Input/ Output Request) Tri-state output, active low. The IORQ signal indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. An IORQ signal is also generated when an interrupt is being acknowledged to indicate that an interrupt response vector can be placed on the data bus.

RD (Memory Read)

Tri-state output, active low. RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

WR (Memory Write) Tri-state output, active low. WR indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.

RFSH (Refresh)

Output, active low. RFSH indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to do a refresh read to all dynamic memories.

HALT (Halt state)

Output, active low. HALT indicates that the CPU has executed a HALT software instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.

WAIT (Wait)

Input, active low. WAIT indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active.

INT
(Interrupt
Request)

Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled.

NMI (Non Maskable Interrupt) Input, active low. The non-maskable nterrupt request line has a higher priority than \overline{INT} and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. \overline{NMI} automatically forces the Z-80 CPU to restart to location 0066H.

RESET

Input, active low. RESET initializes the CPU as follows: reset interrupt enable flip-flop, clear PC and registers I and R and set interrupt to 8080A mode. During reset time, the address and data bus go to a high impedance state and all control output signals go to the inactive state.


BUSRQ (Bus Request) Input, active low. The bus request signal has a higher priority than $\overline{\text{NMI}}$ and is always recognized at the end of the current machine cycle and is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these busses.

BUSAK
(Bus
Acknowledge)

Output, active low. Bus acknowledge is used to indicate to the requesting device that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals.


INSTRUCTION OP CODE FETCH

The program counter content (PC) is placed on the address bus immediately at the start of the cycle. One half clock time later \overline{MREQ} goes active. The falling edge of \overline{MREQ} can be used directly as a chip enable to dynamic memories. \overline{RD} when active indicates that the memory data should be enabled onto the CPU data bus. The CPU samples data with the rising edge of the clock state T_3 . Clock states T_3 and T_4 of a fetch cycle are used to refresh dynamic memories while the CPU is internally decoding and executing the instruction. The refresh control signal \overline{RFSH} indicates that a refresh read of all dynamic memories should be accomplished.




MEMORY READ OR WRITE CYCLES

Illustrated here is the timing of memory read or write cycles other than an OP code fetch (M_1 cycle). The \overline{MREQ} and \overline{RD} signals are used exactly as in the fetch cycle. In the case of a memory write cycle, the \overline{MREQ} also becomes active when the address bus is stable so that it can be used directly as a chip enable for dynamic memories. The \overline{WR} line is active when data on the data bus is stable so that it can be used directly as a R/W pulse to virtually any type of semiconductor memory.




INPUT OR OUTPUT CYCLES

Illustrated here is the timing for an I/O read or I/O write operation. Notice that during I/O operations a single wait state is automatically inserted (Tw*). The reason for this is that during I/O operations this extra state allows sufficient time for an I/O port to decode its address and activate the WAIT line if a wait is required.



INTERRUPT REQUEST/ACKNOWLEDGE CYCLE

The interrupt signal is sampled by the CPU with the rising edge of the last clock at the end of any instruction. When an interrupt is accepted, a special M_1 cycle is generated. During this M_1 cycle, the \overline{IORQ} signal becomes active (instead of \overline{MREQ}) to indicate that the interrupting device can place an 8-bit vector on the data bus. Two wait states (Tw*) are automatically added to this cycle so that a ripple priority interrupt scheme, such as the one used in the Z80 peripheral controllers, can be easily implemented.



Z80, Z80A Instruction Set

The following is a summary of the Z80, Z80A instruction set showing the assembly language mnemonic and the symbolic operation performed by the instruction. A more detailed listing appears in the Z80-CPU technical manual, and assembly language programming manual. The instructions are divided into the following categories:

8-bit loads Miscellaneous Group 16-bit loads Rotates and Shifts Exchanges Bit Set, Reset and Test Memory Block Moves Input and Output

Memory Block Searches Jumps 8-bit arithmetic and logic Calls 16-bit arithmetic Restarts General purpose Accumulator Returns & Flag Operations

In the table the following terminology is used.

≡ a bit number in any 8-bit register or memory location

СС ≡ flag condition code

NZ ≡ non zero Z ≡ zero NC ≡ non carry ≡ carry \mathbf{C}

PO ≡ Parity odd or no over flow PE ≡ Parity even or over flow

P **■** Positive

M ≡ Negative (minus)

	Mnemonic	Symbolic Operation	Comments
	LD r, s	r ← s	$s \equiv r, n, (HL),$ (IX+e), (IY+e)
ADS	LD d, r	d←r	$d \equiv (HL), r$ $(IX+e), (IY+e)$
8-BIT LOADS	LD d, n	d ← n	$d \equiv (HL),$ $(IX+e), (IY+e)$
8-E	LD A, s	$A \leftarrow s$	$s \equiv (BC), (DE),$ (nn), I, R
	LD d, A	d ← A	$d \equiv (BC), (DE),$ (nn), I, R
	LD dd, nn	dd ← nn	$dd \equiv BC, DE,$ HL, SP, IX, IY
S	LD dd, (nn)	dd ←(nn)	$dd \equiv BC, DE,$ HL, SP, IX, IY
16-BIT LOADS	LD (nn), ss	(nn) ← ss	$ss \equiv BC, DE,$ HL, SP, IX, IY
16-BIT	LD SP, ss PUSH ss	$SP \leftarrow ss$ $(SP-1) \leftarrow ss_H; (SP-2) \leftarrow ss_I$	ss = HL, IX, IY ss = BC, DE,
	POP dd	$dd_{L} \leftarrow (SP); dd_{H} \leftarrow (SP+1)$	HL, AF, IX, IY dd = BC, DE, HL, AF, IX, IY
	EX DE, HL	DE ↔ HL	
EXCHANGES	EX AF, AF' EXX	$ \begin{pmatrix} AF \leftrightarrow AF' \\ DE \\ DE \\ HI \end{pmatrix} \leftrightarrow \begin{pmatrix} BC' \\ DE' \\ HI \end{pmatrix} $	
Ŧ	EX (SP), ss	$(SP) \leftrightarrow ss_L, (SP+1) \leftrightarrow ss_H$	$ss \equiv HL, IX, IY$

d = any 8-bit destination register or memory location dd ≡ any 16-bit destination register or memory location = 8-bit signed 2's complement displacement used in e relative jumps and indexed addressing L ≡ 8 special call locations in page zero. In decimal notation these are 0, 8, 16, 24, 32, 40, 48 and 56 ≡ any 8-bit binary number n ≡ any 16-bit binary number nn = any 8-bit general purpose register (A, B, C, D, E, ≡ any 8-bit source register or memory location S = a bit in a specific 8-bit register or memory location Sh = any 16-bit source register or memory location subscript "L" = the low order 8 bits of a 16-bit register subscript "H" = the high order 8 bits of a 16-bit register \equiv the contents within the () are to be used as a pointer to a memory location or I/O port number 8-bit registers are A, B, C, D, E, H, L, I and R 16-bit register pairs are AF, BC, DE and HL 16-bit registers are SP, PC, IX and IY

Addressing Modes implemented include combinations of

the following: Immediate Indexed Immediate extended Register Modified Page Zero Implied Relative Register Indirect Extended Bit

		Extended	11
	Mnemonic	Symbolic Operation	Comments
MEMORY BLOCK MOVES	LDI LDIR	(DE) ← (HL), DE ← DE+1 HL ← HL+1, BC ← BC-1 (DE) ← (HL), DE ← DE+1 HL ← HL+1, BC ← BC-1	
RY BLO	LDD	Repeat until BC = 0 (DE) \leftarrow (HL), DE \leftarrow DE-1 HL \leftarrow HL-1, BC \leftarrow BC-1	
MEMO	LDDR	(DE) ← (HL), DE ← DE-1 HL ← HL-1, BC ← BC-1 Repeat until BC = 0	
HES	CPI	A-(HL), HL ← HL+1 BC ← BC-1	
MEMORY BLOCK SEARCHES	CPIR	A-(HL), HL ← HL+1 BC ← BC-1, Repeat until BC = 0 or A = (HL)	A-(HL) sets the flags only. A is not affected
Y BLO	CPD	$A-(HL), HL \leftarrow HL-1$ $BC \leftarrow BC-1$	
MEMOF	CPDR	A-(HL), HL ← HL-1 BC ← BC-1, Repeat until BC= 0 or A = (HL)	
	ADD s	$A \leftarrow A + s$	
_	ADC s	$A \leftarrow A + s + CY$	CY is the carry flag
8-BIT ALU	SUB s	$A \leftarrow A - s$	
BIT	SBC s	$A \leftarrow A - s - CY$	$s \equiv r, n, (HL)$
∞,	AND s OR s	$\begin{vmatrix} A \leftarrow A \land s \\ A \leftarrow A \lor s \end{vmatrix}$	(IX+e), (IY+e)
	XOR s	$A \leftarrow A \oplus S$	
			L

	Mnemonic	Symbolic Operation	Comments
n	CP s	A - s	s = r, n (HL)
AL	INC d	d ← d + 1	(IX+e), (IY+e)
8-BIT ALU	DEC d	d ← d − 1	d = r, (HL) (IX+e), (IY+e)
	ADD HL, ss	HL ← HL + ss)
	ADC HL, ss	HL ← HL + ss + CY	$ss \equiv BC, DE$
TIC	SBC HL, ss	$HL \leftarrow HL - ss - CY$	∬ HL, SP
HME	ADD IX, ss	$IX \leftarrow IX + ss$	$ss \equiv BC, DE,$
16-BIT ARITHMETIC	ADD IY, ss	$IY \leftarrow IY + ss$	IX, SP $ss \equiv BC, DE,$ IY, SP
16-BI	INC dd	dd ← dd + 1	$dd \equiv BC, DE,$
	DEC dd	dd ← dd - 1	HL, SP , IX , $IYdd \equiv BC, DE,HL$, SP , IX , IY
	DAA	Converts A contents into	Operands must
GP ACC. & FLAG		packed BCD following add or subtract.	be in packed BCD format
.C. &	CPL	$A \leftarrow \overline{A}$	
AC	NEG	A ← 00 − A	
B	CCF	$CY \leftarrow \overline{CY}$	
	SCF	CY ← 1	
	NOP	No operation	
OUS	HALT	Halt CPU	
ANE	DI	Disable Interrupts	
ELL	EI IM 0	Enable Interrupts Set interrupt mode 0	00004
MISCELLANEOUS	IM 1	Set interrupt mode 1	8080A mode Call to 0038 _H
-	IM 2	Set interrupt mode 2	Indirect Call
	RLC s	CY 7 0 0 S	
	RL s	CY 7 0 0 S	
	RRC s	T O CY	
FTS	RR s	7 0 CY	
ROTATES AND SHIFTS	SLA s	7 0 0 S	$s \equiv r, (HL)$ $(IX+e), (IY+e)$
ATES A	SRA s	7 — 0 CY	
ROT,	SRL s	0 - 7 - 0 CY S	
	RLD	7 4 3 0 7 4 3 7 (HL)	
	RRD	7 4 3 0 7 4 3 0 (HL)	

, .	Mnemonic	Symbolic Operation	Comments
& T	BIT b, s	$Z \leftarrow \overline{s_h}$	Z is zero flag
. К.	SET b, s	$s_b \leftarrow 1$	$s \equiv r, (HL)$
BIT S.	RES b, s	$s_b \leftarrow 0$	(IX+e), (IY+e)
В	IN A, (n)	A ← (n)	
	IN r, (C)	$r \leftarrow (C)$	Set flags
	INI	$(HL) \leftarrow (C), HL \leftarrow HL + 1$	
		B ← B − 1	
	INIR	$(HL) \leftarrow (C), HL \leftarrow HL + 1$	
		B ← B - 1 Repeat until B = 0	
	IND	$(HL) \leftarrow (C), HL \leftarrow HL - 1$	
JT		B ← B - 1	
INPUT AND OUTPUT	INDR	$(HL) \leftarrow (C), HL \leftarrow HL - 1$	
00		$B \leftarrow B - 1$	
ANE	OUT(n), A	Repeat until B = 0 $(n) \leftarrow A$	
UT	OUT(I), A OUT(C), r	$(C) \leftarrow r$	
N.	OUTI	$(C) \leftarrow (HL), HL \leftarrow HL + 1$	
		B ← B − 1	;
	OTIR	$(C) \leftarrow (HL), HL \leftarrow HL + 1$	
		B ← B - 1 Repeat until B = 0	
	OUTD	(C) \leftarrow (HL), HL \leftarrow HL - 1	
	OUID	$B \leftarrow B - 1$	
	OTDR	$(C) \leftarrow (HL), HL \leftarrow HL - 1$	
	·	$B \leftarrow B - 1$ Repeat until $B = 0$	
		Repeat until D = 0	
		200	
	JP nn	PC ← nn	NZ PO
	JP nn JP cc, nn	If condition cc is true	Z PE
			Z PE
MPS	JP cc, nn	If condition cc is true PC ← nn, else continue PC ← PC + e If condition kk is true	cc Z PE NC P C M
JUMPS	JP cc, nn JR e	If condition cc is true PC ← nn, else continue PC ← PC + e	cc Z PE NC P C M
	JP cc, nn JR e JR kk, e JP (ss)	If condition cc is true PC ← nn, else continue PC ← PC + e If condition kk is true PC ← PC + e, else continue PC ← ss	$ \begin{array}{c c} cc & Z & PE \\ NC & P \\ C & M \end{array} $ $ \begin{array}{c c} NZ & NC \end{array} $
	JP cc, nn JR e JR kk, e	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow ss$ $B \leftarrow B - 1$, if $B = 0$	$\begin{array}{c} cc \\ Cc \\ NC \\ P \\ C \\ M \\ Rk \\ NZ \\ NC \\ Z \\ C \\ \end{array}$
	JP cc, nn JR e JR kk, e JP (ss) DJNZ e	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow ss$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$	$\begin{array}{c} cc \\ Cc \\ NC \\ P \\ C \\ M \\ Rk \\ NZ \\ NC \\ Z \\ C \\ \end{array}$
JUME	JP cc, nn JR e JR kk, e JP (ss)	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow ss$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$ $(SP-1) \leftarrow PC_H$	$ cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases} $ $ kk \begin{cases} NZ & NC \\ Z & C \end{cases} $ $ ss = HL, IX, IY $
JUME	JP cc, nn JR e JR kk, e JP (ss) DJNZ e CALL nn	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow ss$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$	$ cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases} $ $ kk \begin{cases} NZ & NC \\ Z & C \end{cases} $ $ ss = HL, IX, IY $
	JP cc, nn JR e JR kk, e JP (ss) DJNZ e	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow ss$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$ ($SP-1$) $\leftarrow PCH$ ($SP-2$) $\leftarrow PCL$, $PC \leftarrow nn$ If condition cc is false continue, else same as	$cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases}$ $kk \begin{cases} NZ & NC \\ Z & C \end{cases}$ $ss = HL, IX, IY$ $\begin{cases} NZ & PO \\ Z & PE \end{cases}$
CALLS	JP cc, nn JR e JR kk, e JP (ss) DJNZ e CALL nn CALL cc, nn	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow ss$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$ ($SP-1$) $\leftarrow PC$ _L ($SP-2$) $\leftarrow PC$ _L , $PC \leftarrow nn$ If condition cc is false continue, else same as $CALL nn$	$cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases}$ $kk \begin{cases} NZ & NC \\ Z & C \end{cases}$ $ss = HL, IX, IY$ $cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \end{cases}$
CALLS	JP cc, nn JR e JR kk, e JP (ss) DJNZ e CALL nn	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow ss$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$ ($SP-1$) $\leftarrow PC$ _L ($SP-2$) $\leftarrow PC$ _L , $PC \leftarrow nn$ If condition cc is false continue, else same as $CALL nn$	$cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases}$ $kk \begin{cases} NZ & NC \\ Z & C \end{cases}$ $ss = HL, IX, IY$ $cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \end{cases}$
CALLS	JP cc, nn JR e JR kk, e JP (ss) DJNZ e CALL nn CALL cc, nn	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow SS$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$ (SP-1) $\leftarrow PC$ (SP-2) $\leftarrow PC$ L, $PC \leftarrow nn$ If condition cc is false continue, else same as $PC \leftarrow PC \leftarrow PC$ (SP-1) $\leftarrow PC$ (SP-2) $\leftarrow PC$ L, $PC \leftarrow nn$ (SP-1) $\leftarrow PC$ (SP-2) $\leftarrow PC$ L, $PC \leftarrow DC$ (SP-2) $\leftarrow PC$ L, $PC \leftarrow DC$	$cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases}$ $kk \begin{cases} NZ & NC \\ Z & C \end{cases}$ $ss = HL, IX, IY$ $cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \end{cases}$
JUME	JP cc, nn JR e JR kk, e JP (ss) DJNZ e CALL nn CALL cc, nn	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow SS$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$ (SP-1) $\leftarrow PC$ (SP-2) $\leftarrow PC$ L, PC $\leftarrow nn$ If condition cc is false continue, else same as $CALL \ nn$ (SP-1) $\leftarrow PC$ (SP-2) $\leftarrow PC$ CALL nn (SP-1) $\leftarrow PC$ (SP-2) $\leftarrow PC$ CALL nn	$cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases}$ $kk \begin{cases} NZ & NC \\ Z & C \end{cases}$ $ss = HL, IX, IY$ $cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \end{cases}$
CALLS	JP cc, nn JR e JR kk, e JP (ss) DJNZ e CALL nn CALL cc, nn	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow SS$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$ (SP-1) $\leftarrow PC$ (SP-2) $\leftarrow PC$ L, $PC \leftarrow nn$ If condition cc is false continue, else same as $PC \leftarrow PC$ CALL PC CALL	$cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases}$ $kk \begin{cases} NZ & NC \\ Z & C \end{cases}$ $ss = HL, IX, IY$ $cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \end{cases}$
RESTARTS CALLS JUMF	JP cc, nn JR e JR kk, e JP (ss) DJNZ e CALL nn CALL cc, nn	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow SS$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$ (SP-1) $\leftarrow PC$ (SP-2) $\leftarrow PC$ L, PC $\leftarrow nn$ If condition cc is false continue, else same as $CALL \ nn$ (SP-1) $\leftarrow PC$ (SP-2) $\leftarrow PC$ CALL nn (SP-1) $\leftarrow PC$ (SP-2) $\leftarrow PC$ CALL nn	$cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases}$ $kk \begin{cases} NZ & NC \\ Z & C \end{cases}$ $ss = HL, IX, IY$ $cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \\ C & M \end{cases}$
RESTARTS CALLS JUMF	JP cc, nn JR e JR kk, e JP (ss) DJNZ e CALL nn CALL cc, nn RST L	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow SS$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$ (SP-1) $\leftarrow PCH$ (SP-2) $\leftarrow PCL$, $PC \leftarrow nn$ If condition cc is false continue, else same as $CALL \ nn$ (SP-1) $\leftarrow PCH$ (SP-2) $\leftarrow PCL$, PCH (SP-2) $\leftarrow PCL$	$cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases}$ $kk \begin{cases} NZ & NC \\ Z & C \end{cases}$ $ss = HL, IX, IY$ $cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \\ C & M \end{cases}$
RESTARTS CALLS JUMF	JP cc, nn JR e JR kk, e JP (ss) DJNZ e CALL nn CALL cc, nn RST L	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow SS$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$ (SP-1) $\leftarrow PCH$ (SP-2) $\leftarrow PCL$, $PC \leftarrow nn$ If condition cc is false continue, else same as $CALL \ nn$ (SP-1) $\leftarrow PCH$ (SP-2) $\leftarrow PCL$ (SP-2) $\leftarrow PCL$ (SP-2) $\leftarrow PCL$ (SP-1) $\leftarrow PCH$ (SP-2) $\leftarrow PCL$ (SP-1) $\leftarrow PCH$ (SP-2) $\leftarrow PCL$ (SP-2) $\leftarrow PCL$ (SP-1) If condition cc is false continue, else same as RET Return from interrupt,	$cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases}$ $kk \begin{cases} NZ & NC \\ Z & C \end{cases}$ $ss = HL, IX, IY$ $cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \\ C & M \end{cases}$ $cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \end{cases}$
CALLS	JP cc, nn JR e JR kk, e JP (ss) DJNZ e CALL nn CALL cc, nn RST L RET RET cc	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow SS$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$ (SP-1) $\leftarrow PCH$ (SP-2) $\leftarrow PCL$, $PC \leftarrow nn$ If condition cc is false continue, else same as $CALL \ nn$ (SP-1) $\leftarrow PCH$ (SP-2) $\leftarrow PCL$, PCH (SP-2) $\leftarrow PCL$ PCL $\leftarrow C$ PCH $\leftarrow C$ P	$cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases}$ $kk \begin{cases} NZ & NC \\ Z & C \end{cases}$ $ss = HL, IX, IY$ $cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \\ C & M \end{cases}$
RESTARTS CALLS JUMF	JP cc, nn JR e JR kk, e JP (ss) DJNZ e CALL nn CALL cc, nn RST L RET RET cc	If condition cc is true $PC \leftarrow nn$, else continue $PC \leftarrow PC + e$ If condition kk is true $PC \leftarrow PC + e$, else continue $PC \leftarrow SS$ $B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$ (SP-1) $\leftarrow PCH$ (SP-2) $\leftarrow PCL$, $PC \leftarrow nn$ If condition cc is false continue, else same as $CALL \ nn$ (SP-1) $\leftarrow PCH$ (SP-2) $\leftarrow PCL$ (SP-2) $\leftarrow PCL$ (SP-2) $\leftarrow PCL$ (SP-1) $\leftarrow PCH$ (SP-2) $\leftarrow PCL$ (SP-1) $\leftarrow PCH$ (SP-2) $\leftarrow PCL$ (SP-2) $\leftarrow PCL$ (SP-1) If condition cc is false continue, else same as RET Return from interrupt,	$cc \begin{cases} Z & PE \\ NC & P \\ C & M \end{cases}$ $kk \begin{cases} NZ & NC \\ Z & C \end{cases}$ $ss = HL, IX, IY$ $cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \\ C & M \end{cases}$ $cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \end{cases}$

 $T_A = O^{\circ}C$ to $70^{\circ}C$, $V_{CC} = +5V \pm 5\%$, Unless Otherwise Noted.

Signal	Symbol	Parameter	Min	Max	Unit	Test Condition
	t _e	Clock Period	.4	[12]	μsec	
Ф	t _w (ФН)	Clock Pulse Width, Clock High	180	[E]	nsec]
	t _w (ΦL)	Clock Pulse Width, Clock Low	180	2000	nsec	•
	t _{r, f}	Clock Rise and Fall Time	ļ	30	nsec	
	^t D (AD)	Address Output Delay		145	nsec	
	tF (AD)	Delay to Float Address Stable Prior to MREQ (Memory Cycle)	[1]	110	nsec	1
A ₀₋₁₅	t _{aem}	Address Stable Prior to MREQ (Methory Cycle) Address Stable Prior to IORQ, RD or WR (I/O Cycle)	121		nsec	$C_L = 50pF$
	tea	Address Stable from RD, WR, IORQ or MREQ	[3]		nsec	1
	t _{caf}	Address Stable From RD or WR During Float	[4]		nsec	1
	^t D (D)	Data Output Delay		230	nsec	
	^t F (D)	Delay to Float During Write Cycle		90	nsec	
_	tSΦ (D)	Data Setup Time to Rising Edge of Clock During M1 Cycle	50		nsec]
D_{0-7}	^t SΦ (D)	Data Setup Time to Falling Edge of Clock During M2 to M5	60		nsec	$C_L = 50 pF$
	^t dem	Data Stable Prior to \overline{WR} (Memory Cycle) Data Stable Prior to \overline{WR} (I/O Cycle)	[6]		nsec	
	^t dei ^t edf	Data Stable From WR	[7]		lisec	
	t _H	Any Hold Time for Setup Time	0	 	nsec	
	 		 			
	^t DLΦ (MR)	MREQ Delay From Falling Edge of Clock, MREQ Low MREQ Delay From Rising Edge of Clock, MREQ High	<u> </u>	100	nsec	Į
MREQ	^t DHΦ (MR)	MREQ Delay From Rising Edge of Clock, MREQ Fligh		100	nsec nsec	C = 50nF
MKEQ	^t DHΦ (MR) ^t w (MRL)	Pulse Width, MREQ Low	[8]	100	nsec	$C_L = 50pF$
	tw (MRH)	Pulse Width, MREQ High	[9]		nsec	1
	tor + (m)	IORQ Delay From Rising Edge of Clock, IORQ Low		90	nsec	
TO DO	^t DLΦ (IR) ^t DLΦ (IR)	IORQ Delay From Falling Edge of Clock, IORQ Low		110	nsec	
IORQ	^t DHΦ (IR)	IORQ Delay From Rising Edge of Clock, IORQ High		100	nsec	C _L = 50pF
	^t DH⊕(IR)	IORQ Delay From Falling Edge of Clock, IORQ High		110	nsec	
	^t DLΦ (RD)	RD Delay From Rising Edge of Clock, RD Low		100	nsec	C _{I.} = 50pF
\overline{RD}	^t DLΦ (RD)	RD RD Delay From Falling Edge of Clock, RD Low		130	nsec	
KD	^t DHΦ (RD)	RD Delay From Rising Edge of Clock, RD High		100	nsec	L - John
	^t DH⊕ (RD)	RD Delay From Falling Edge of Clock, RD High		110	nsec	
	tDLΦ (WR)	WR Delay From Rising Edge of Clock, WR Low	L	80	nsec	
\overline{WR}	¹DLΦ(WR)	WR Delay From Falling Edge of Clock, WR Low		90	nsec	C _L = 50pF
	tDH (WR)	WR Delay From Falling Edge of Clock, WR High Pulse Width, WR Low	[10]	100	nsec	1 -[,-
	 `` 		1			
M1	tDL (M1) tDH (M1)	MI Delay From Rising Edge of Clock, MI Low MI Delay From Rising Edge of Clock, MI High		130	nsec	$C_L = 50pF$
	TDH (M1)		-		11300	
RFSH	tDL (RF)	RFSH Delay From Rising Edge of Clock, RFSH Low		180	nsec	$C_{L} = 50 pF$
	^t DH (RF)	RFSH Delay From Rising Edge of Clock, RFSH High	ļ	150	nsec	L .
WAIT	t _s (WT)	WAIT Setup Time to Falling Edge of Clock	70		nsec	
HALT	^t D (HT)	HALT Delay Time From Falling Edge of Clock		300	nsec	C _L = 50pF
ĪNT	t _s (IT)	INT Setup Time to Rising Edge of Clock	80		nsec	
NMI	tw (NML)	Pulse Width, NM1 Low	80		nsec	
BUSRQ	t _s (BO)	BUSRQ Setup Time to Rising Edge of Clock	80		nsec	†
2301.0	 		1			
BUSAK	^t DL (BA) ^t DH (BA)	BUSAK Delay From Rising Edge of Clock, BUSAK Low BUSAK Delay From Falling Edge of Clock, BUSAK High		110	nsec	C _L = 50pF
RESET	ts (RS)	RESET Setup Time to Rising Edge of Clock	90		nsec	
	^t F(C)	Delay to Float (MREQ, IORQ, RD and WR)		100	nsec	
	t _{mr}	MI Stable Prior to IORO (Interrupt Ack.)	[11]		nsec	
	1 1111	(1,	1	1	1

[12]
$$t_c = t_{w(\Phi H)} + t_{w(\Phi L)} + t_r + t_f$$

[1]
$$t_{acm} = t_{w(\Phi H)} + t_f - 75$$

2]
$$t_{aci} = t_c - 80$$

[3]
$$t_{ca} = t_{w(\Phi L)} + t_r - 40$$

[4]
$$t_{caf} = t_{w(\Phi L)} + t_r - 60$$

[5]
$$t_{dem} = t_c - 210$$

6]
$$t_{dci} = t_{w(\Phi L)} + t_r - 210$$

[7]
$$t_{cdf} = t_{w(\Phi L)} + t_{r} - 80$$

[8]
$$t_{w(MRL)} = t_c - 40$$

[9]
$$t_{w(MRH)} = t_{w(\Phi H)} + t_f - 30$$

[10]
$$t_{w(\overline{WRL})} = t_{c} - 40$$

[11]
$$t_{mr} = 2t_c + t_{w(\Phi H)} + t_f - 80$$


NOTES:

- A. Data should be enabled onto the \overline{CPU} data bus when \overline{RD} is active. During interrupt acknowledge data should be enabled when $\overline{M1}$ and $\overline{10RQ}$ are both active.
- B. All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock
- C. The RESET signal must be active for a minimum of 3 clock cycles.
- D. Output Delay vs. Loaded Capacitance


 $TA = 70^{\circ}C$ $Vcc = +5V \pm 5\%$

Add 10nsec delay for each 50pf increase in load up to a maximum of 200pf for the data bus & 100pf for address & control lines

E. Although static by design, testing guarantees $t_{w(\Phi H)}$ of 200 μsec maximum



Load circuit for Output



Absolute Maximum Ratings

Temperature Under Bias Storage Temperature Voltage On Any Pin with Respect to Ground Power Dissipation Specified operating range. -65°C to +150°C -0.3V to +7V

1.5W

*Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: For Z80-CPU all AC and DC characteristics remain the same for the military grade parts except $I_{\rm CC}$.

 $I_{cc} = 200 \text{ mA}$

Z80-CPU D.C. Characteristics

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{cc} = 5V \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	-0.3		0.45	V	
V _{IHC}	Clock Input High Voltage	V _{cc} 6		V _{cc} +.3	V	
v _{iL}	Input Low Voltage	-0.3		0.8	V	
V _{IH}	Input High Voltage	2.0		v _{cc}	V	
V _{OL}	Output Low Voltage			0.4	V	I _{OL} =1.8mA
v _{oH}	Output High Voltage	2.4			V	$I_{OH} = -250\mu A$
I _{CC}	Power Supply Current			150	mA	
I _{LI}	Input Leakage Current			10	μΑ	V _{IN} =0 to V _{cc}
I _{LOH}	Tri-State Output Leakage Current in Float			10	μΑ	V _{OUT} =2.4 to V _{cc}
I _{LOL}	Tri-State Output Leakage Current in Float			-10	μΑ	V _{OUT} =0.4V
I _{LD}	Data Bus Leakage Current in Input Mode			±10	μΑ	$0 \le V_{IN} \le V_{cc}$

Z80A-CPU D.C. Characteristics

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{cc} = 5V \pm 5\%$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
v _{ILC}	Clock Input Low Voltage	-0.3		0.45	V	
V _{IHC}	Clock Input High Voltage	V _{cc} 6		V _{cc} +.3	V	
v _{IL}	Input Low Voltage	-0.3		8.0	V	
v _{IH}	Input High Voltage	2.0		V _{ee} .	V	
v _{OL}	Output Low Voltage			0.4	V	l _{OL} =1.8mA
v _{OH}	Output High Voltage	2.4			V	$I_{OH} = -250\mu\Lambda$
1 _{CC}	Power Supply Current		90	200	mA	
ILI	Input Leakage Current			10	μΑ	V _{IN} =0 to V _{ee}
LOH	Tri-State Output Leakage Current in Float			10	μ A	V _{OUT} =2.4 to V _{ee}
I _{LOL}	Tri-State Output Leakage Current in Float			-10	μΑ	V _{OUT} =0.4V
1 _{LD}	Data Bus Leakage Current in Input Mode			±10	μΑ	$0 \le V_{1N} \le V_{cc}$

Capacitance

T_A = 25°C, f = 1 MHz, unmeasured pins returned to ground

Symbol	Parameter	Max.	Unit
$C_{\mathbf{\Phi}}$	Clock Capacitance	35	pF
c _{iN}	Input Capacitance	5	pF
C _{OUT}	Output Capacitance	10	pF

Z80-CPU Ordering Information

C - Ceramic

P - Plastic

S - Standard 5V ±5% 0° to 70°C

 $E - Extended 5V \pm 5\% - 40^{\circ} to 85^{\circ}C$

M - Military 5V ±10% -55° to 125°C

Capacitance

T_A = 25°C, f = 1 MHz, unmeasured pins returned to ground

Symbol	Parameter	Max.	Unit
Сф	Clock Capacitance	35	рF
C _{IN}	Input Capacitance	5	рF
COUT	Output Capacitance	10	рF

Z80A-CPU Ordering Information

C – Cerami

P-Plastic

S - Standard 5V ±5% 0° to 70°C

 $T_A = O^{\circ}C$ to $70^{\circ}C$, $V_{CC} = +5V \pm 5\%$, Unless Otherwise Noted.

Signal	Symbol	Parameter	Min	Max	Unit	Test Condition
	t _c	Clock Period	.25	[12]	μsec	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Φ	t _w (ΦH)	Clock Pulse Width, Clock High	110	[E]	nsec	
-1100	t _w (ΦL)	Clock Pulse Width, Clock Low Clock Rise and Fall Time	110	2000 30	nsec	
Same and	tr, f	Clock Rise and Fair Fiffic	1000000	30	Hisec	# 17 (H1200)
	^t D (AD)	Address Output Delay		110	nsec	
	tF (AD)	Delay to Float	(1)	90	nsec	
A ₀₋₁₅	tacm taci	Address Stable Prior to MREQ (Memory Cycle) Address Stable Prior to IORQ, RD or WR (I/O Cycle)	[1]		nsec	C _L = 50pF
	t _{ca}	Address Stable from RD, WR, IORQ or MREO	[3]	200	nsec	1
	t _{caf} Address Stable From RD or WR During Float	[4]	1111	nsec	The state of the s	
2012	In (p)	Data Output Delay	34-56	150	nsec	436569
	^t D (D) ^t F (D)	Delay to Float During Write Cycle		90	nsec	4000000
	^t SΦ (D)	Data Setup Time to Rising Edge of Clock During M1 Cycle	35	5 - 10 M C	nsec	
D ₀₋₇	¹SΦ (D)	Data Setup Time to Falling Edge of Clock During M2 to M5	50		nsec	$C_L = 50 pF$
	^t dcm	Data Stable Prior to WR (Memory Cycle) Data Stable Prior to WR (I/O Cycle)	[5]	5425 mgt	nsec	4
	^t dci ^t cdf	Data Stable From WR	[7]	2,000	lisee	1
	t _H	Any Hold Time for Setup Time		Ō	nsec	Section 1997
	1000	MREQ Delay From Falling Edge of Clock, MREQ Low	Comment States	85	nsec	Control of the contro
	^t DLΦ (MR) ^t DHΦ (MR)	MREQ Delay From Rising Edge of Clock, MREQ High	-	85	nsec	1
MREQ	tDH (MR)	MREQ Delay From Falling Edge of Clock, MREQ High		85	nsec	C ₁ = 50pF
	tw (MRL)	Pulse Width, MREQ Low	[8]		nsec	1 5
	tw (MRH)	Pulse Width, MREQ High	[9]	Control of the State of the Sta	nsec	
	^t DLΦ (IR)	IORQ Delay From Rising Edge of Clock, IORQ Low		75	nsec	C - 50-F
IORO	¹DL∓(IR)	IORQ Delay From Falling Edge of Clock, IORQ Low		85	nsec	
IORQ	^t DHΦ (IR)	IORQ Delay From Rising Edge of Clock, IORQ High		85	nsec	$C_L = 50pF$
	¹DHΦ (IR)	tDH⊕(IR) IORQ Delay From Falling Edge of Clock, IORQ High	\$155 ht	85	nsec	Control of the Contro
	tDLΦ (RD)	RD Delay From Rising Edge of Clock, RD Low		85	nsec	
RD	^t DLΦ (RD)	RD Delay From Falling Edge of Clock, RD Low	100000	95	nsec	C ₁ = 50pF
	[†] DHΦ (RD)	RD Delay From Rising Edge of Clock, RD High RD Delay From Falling Edge of Clock, RD High		85	nsec	4 %
	^t DHФ (RD)	TO Delay 110m 1 anning Edge of Clock, RD Ingi	1000	85	Histo	
	^t DLΦ (WR)	WR Delay From Rising Edge of Clock, WR Low		65	пѕес	According to the second
WR	¹DLΦ (WR)	WR Delay From Falling Edge of Clock, WR Low WR Delay From Falling Edge of Clock, WR High	(FFT (F)(FFT)	80 80	nsec	$C_1 = 50pF$
	tDH (WR)	Pulse Width, WR Low	[10]	80	nsec	1
		MI Delay From Pining Edge of Clock MI Law		100		
MI	^t DL (M1) ^t DH (M1)	M1 Delay From Rising Edge of Clock, M1 Low M1 Delay From Rising Edge of Clock, M1 High	-	100	nsec	$C_L = 50 pF$
	-DH (M1)	The Control of the Co	1000			State of the state
RFSH	^t DL (RF)	RFSH Delay From Rising Edge of Clock, RFSH Low		130	nsec	$C_T = 50pF$
<u> </u>	^t DH (RF)	RFSH Delay From Rising Edge of Clock, RFSH High		120	nsec	L
WAIT	t _s (WT)	WAIT Setup Time to Falling Edge of Clock	70		nsec	and the state
HALT	^t D (HT)	HALT Delay Time From Falling Edge of Clock		300	nsec	C _L = 50pF
ĪNT	ts (IT)	INT Setup Time to Rising Edge of Clock	80	12.5	nsec	and the second s
NMI .	tw (NML)	Pulse Width, NM1 Low	80		nsec	And the second s
BUSRQ	t _s (BQ)	BUSRQ Setup Time to Rising Edge of Clock	50		nsec	
BUIGLEE	^t DL(BA)	BUSAK Delay From Rising Edge of Clock, BUSAK Low	nate 18 Septem	100	nsec	6 50 5
BUSAK	^t DH (BA)	BUSAK Delay From Falling Edge of Clock, BUSAK High	1000	100	nsec	C _L = 50pF
RESET	t _s (RS)	RESET Setup Time to Rising Edge of Clock	60	and the	nsec	Application of the second
	t _F (C)	Delay to Float (MREQ, TORQ, RD and WR)	all and the second	80	nsec	Control of the second
		M1 Stable Prior to IORQ (Interrupt Ack.)	[11]	3000	nsec	

[12]
$$t_c = t_{w(\Phi H)} + t_{w(\Phi L)} + t_r + t_f$$

[1]
$$t_{acm} = t_{w(\Phi H)} + t_f - 65$$

[2]
$$t_{aci} = t_c - 70$$

[3]
$$t_{ca} = t_{w(\Phi L)} + t_r - 50$$

[4]
$$t_{caf} = t_{w(\Phi L)} + t_r - 45$$

[5]
$$t_{dcm} = t_c - 170$$

[6]
$$t_{dci} = t_{w(\Phi L)} + t_r - 170$$

[7]
$$t_{cdf} = t_{w(\Phi L)} + t_r - 70$$

[8]
$$t_{w}(\overline{MR}L) = t_{c} - 30$$

[9]
$$t_{w(\overline{MRH})} = t_{w(\Phi H)} + t_{f} - 20$$

[10]
$$t_{w}(\overline{WR}L) = t_{c} -30$$


[11]
$$t_{mr} = 2t_c + t_{w(\Phi H)} + t_f - 65$$

NOTES:

- A. Data should be enabled onto the CPU data bus when \overline{RD} is active. During interrupt acknowledge data should be enabled when $\overline{M1}$ and \overline{IORQ} are both active.
- All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock.
- The RESET signal must be active for a minimum of 3 clock cycles.
- D. Output Delay vs. Loaded Capacitance
 TA = 70°C Vcc = +5V ±5%

Add 10nsec delay for each 50pf increase in load up to maximum of 200pf for data bus and 100pf for address & control lines.

E. Although static by design, testing guarantees $t_{W(\Phi H)}$ of 200 μ sec maximum



Load circuit for Output

Package Package Outline Configuration 2.100 MAX. (5.334 cm) A₁₂ 38 37 A₁₅. 36 .514 (1.3056) .588 (1.4935) 34 33 Da 10 31 A₀ .230 MAX (.5842) D, 12 GND 29 Z-80 A 13 28 27 ► RESH CPU M₁ 15 26 INT 16 25 BUSRO 0.020 MIN NMI 24 WAIT .100 (.254) HALT -BUSAK 18 23 MREQ -19 ► WR RD *Dimensions for metric system are in parentheses ZILOG U.S. DISTRIBUTORS

EASTERN

Hallmark Electronics 4739 Commercial Drive Huntsville, AL 35805 TEL 205 837 8700 TWX 810 726 2187

Hallmark Electronics 1302 West McNab Road Fort Lauderdale, FL 33309 TEL 305 971 9280 TWX 510 956 9720

Hallmark Electronics 7233 Lake Ellenor Drive Orlando, FL 32809 TEL 305 855 4020 TWX 810 850 0183

Hallmark Electronics 3355 Amberton Drive Baltimore MD 21227 TEL 301 796 9300 TWX 710 862 1942

Hallmark Electronics 1208 Front Street Building K Raleigh, NC 27609 TEL 919 832 4465 TWX 510 928 1831

Hallmark Electronics Pike Industrial Park Huntington Valley, PA 19006 TEL 215 355 7300 TWX 510 667 1750

Summit 916 Main Street Buffalo, NY 14202 TEL 716 884 3450 Wilshire Electronics 2554 State Street Hamden, CT 06517 TEL 203 281 1166 TWX 800 922 1734

Wilshire Electronics 1855 New Highway Farmingdale, LI, NY 11735 TEL 516 293 5775 TWX 212 895 8707

Wilshire Electronics One Wilshire Road Burlington, MA 01803 TEL 617 272 8200 TWX 710 332 6359

Wilshire Electronics 1111 Paulison Avenue Clifton, NJ 07015 TEL 201 340 1900 TWX 710 989 7052

MIDWESTERN

Hallmark Electronics 180 Grossen Avenue Elk Grove Village, IL 60076 TEL 312 437 8800 TWX 910 223 3645

Hallmark Electronics 11870 West 91st Street Congleton Industrial Park Shawnee Mission, KS 66214 TEL 913 888 4747 TWX 910 749 6620

Hallmark Electronics 9201 Penn Avenue South Suite 10 Bloomington, MN 55435 TEL 612 884 9056 TWX 910 576 3187 Hallmark Electronics 13789 Rider Trail Earth City, MO 63045 TEL 314 291 5350 TWX 910 760 0671

Hallmark Electronics 6969 Worthington Galena Road Worthington, OH 43085 TEL 614 846 1882

Hallmark Electronics 4846 S. 83rd E. Avenue Tulsa, OK 74145 TEL 918 835 8458 TWX 910 845 2290

Hallmark Electronics 3100-A Industrial Terrace Austin, TX 78758 TEL 512 837 2841 TWX 910 874 2031

Hallmark Electronics 9333 Forest Lane Dallas, TX 75231 TEL 214 234 7300 TWX 910 867 4721

Hallmark Electronics 8000 Westglen Houston, TX 77063 TEL 713 781 6100 TWX 910 881 2711

Hallmark Electronics 237 South Curtis West Allis, WI 53214 TEL 414 476 1270 TWX 910 262 3186

RM Electronics 4860 South Division Kentwood, MI 49508 TEL 616 531 9300 TWX 810 273 8779 RM Electronics 47 Chestnut Lane Westmont, Illinois 60559 TEL 312 323 9670

MOUNTAIN

Century Electronics 121 Elizabeth, NE Albuquerque, NM 87123 TEL 505 292 2700 TWX 910 989 0625

WESTERN

Intermark Electronics 1802 E. Carnegie Avenue Santa Ana, CA 92705 TEL 714 540 1322 TWX 910 595 1583

Intermark Electronics 4040 Sorrento Valley Blvd. San Diego, CA 92121 TEL 714 279 5200 714 453 9005 TWX 910 335 1515

Intermark Electronics 1020 Stewart Drive Sunnyvale, CA 94086 TEL 408 738 1111 TWX 910 339 9312

R.V. Weatherford Co. 6921 San Fernando Road Glendale, CA 91201 TEL 213 849 3451 TWX 910 498 2223 R.V. Weatherford Co. 1550 Babbitt Avenue Anaheim, CA 92805 TEL 714 634 9600 TWX 910 593 1334

R.V. Weatherford Co. 1095 East Third Street Pomona, CA 91765 TEL 714 623 1261 TWX 910 581 3811

R.V. Weatherford Co. 3240 Hillview Avenue Stanford Industrial Park Palo Alto, CA 94304 TEL 415 493 5373

R.V. Weatherford Co. 3311 W. Earll Drive Phoenix, AZ 85017 TEL 602 272 7144 TWX 910 951 0636

Sterling Electronics 5608 6th Avenue South Seattle, WA 98108 TEL 206 762 9100 TLX 32-9652

Western Microtechnology 977 Benicia Avenue Sunnyvale, CA 94086 TEL 408 737 1660

CANADA

Future Electronics 5647 Ferrier Street Montreal, Quebec, CANADA H4P 2K5 TEL 514 735 5775 TWX 610 421 3251

ZILOG SALES OFFICES

EASTERN REGION

Zilog, Inc. 76 Treble Cove Road No. Billerica, MA 01862 TEL 617 667 2179 TWX 710 347 6660

MIDATLANTIC REGION

Zilog, Inc. P.O. Box 92 Bergenfield, NJ 07625 TEL 201 385 9158 TWX 710 991 977 1

MIDWESTERN REGION

Zilog, Inc. 1701 Woodfield Place Suite 417 Schaumburg, IL 60195 TEL 312 885 8080 TWX 910 291 1064

SOUTHWESTERN REGION

Zilog, Inc. 17982 Sky Park Circle Suite C Irvine, CA 92714 TEL 714 549 2891 TWX 910 595 2803

EUROPEAN HDQTS

Zilog (UK) Ltd. Nicholson House Maidenhead, Berkshire England TEL (0628) 36131/2/3 TWX 848 609

Zilog

Telephone: (408) 446-4666

TWX: 910-388-7621