MEMORANDUM 3249-LA-166

8 April 1963

TO:

W. S. Fujitsubo

CC:

Drs. R. A. Kudlich, J. W. Burkig; Messrs. M. Berkson, A. Faulkner, F. Gurzi, M. Gutman, E. Hughes, L. Kaplan, L. Keranen, K. KirkPatrick, J. Lane, R. Lucas, R. Magraudy, P. Morewedge, R. Morris, T. Murphy (2) P. Peck, J. Ricketts,

R. Rutman, J. Schulte, R. Schumacher, J. Schwartje,

R. Wattenberg, J. Weiss

FROM:

A. Norgaard*

SUBJECT:

MAGIC I Logic

ABSTRACT

The logical equations and a descriptive glossary of logical terms for the MAGIC I computer is presented

Attached is a copy of the revised logical equations for the MAGIC I computer, together with a descriptive glossary of all logical terms.

Due to the prototype nature of the computer, logical changes are to be expected. Changes contemplated for the MAGIC II computer will first be made in MAGIC I, wherever possible, to verify their logical correctness. When changes are made, revised copies of the affected pages will be forwarded to the above distribution.

^{*}Original Instruction Processing Unit Logic by F. Gurzi.

MAGIC 1 LOGICAL EQUATIONS

- 1. INSTRUCTION PROCESSING UNIT
 - 1.1. CORE MEMORY HEAD AND CONTROL
 - 1.2. INSTRUCTION BUFFER REGISTER
 - 1.3. OPERATION CODE REGISTER
 - 1.4. CONTROL COUNTER AND INPUT/OUTPUT ADDRESS REGISTER
 - 1.5. OPERATION CYCLE COUNTER
 - 1.6. INSTRUCTION COUNTER
 - 1.7. BIAS REGISTER
 - 1.8. OPERAND ADDRESS ADDER
 - 1.9. MEMORY ADDRESS BUFFER REGISTER
 - 1.10. LEMORY ADDRESS REGISTER
 - 1.11.INTERRUPT
 - 1.12.IDLE
 - 1.13.MCU INPUT SYNCHRONIZING

2. ARITHMETIC UNIT

- 2.1. ACCUMULATOR REGISTER
- 2.2. MULTIPLIER/QUOTIENT REGISTER
- 2.3. MULTIPLICAND/DIVISOR REGISTER
- 2.4. MULTIPLY CONTROL
- 2.5. DIVIDE CONTROL
- 2.6. ADDERS
- 2.7. MULTIPLY/DIVIDE BIT COUNTER
- 2.8. DIS CRETE INPUTS

- 3. ACCELEROMETER AND OUTPUT PROCESSING UNITS
 - 3.1. AC ELEROMETERS AND REAL TIME
 - 3.2. VORD COUNTER
 - 3.3. 400 CYCLE COUNTER
 - 3.4. GIMBAL ANGLE COUNTERS
 - 3.5. BARTH NAVIGATION, STAR SCANNER AND EXTRAPOLATOR
 - 3.6. GYRO TORQUING AND AUTOPILOT
- 3.7. HALF ADDER B
- 3.8. SERIAL INPUTS TO A REGISTER
- 3.9. DISCRETE OUTPUTS

1. INSTRUCTION PROCESSING UNIT

1.1. CORE MEMORY READ AND CONTROL

1.1.1. READ AND RESTORE

LROS = SAO CPS

ODD BITS

MROR = SAO* CRS

MRES = SAE CPS

EVEN BITS

MRER = SAE* CPS

 $CMO = LRO(TRS CZ + STO)^{+} + LO TRS CZ + AO STO$

CME = MRE(TR3 CC + 3TO)* + M2 TR3 CZ + A2 5TO

1.1.2. SERIAL OUTPUT

CAS = CMO ODT + CME EDT

1.1.3. READ/WRITE CONTROL

 $RDIS = [(MPY + DIV)PC6 + IDL \(\begin{array}{c} \begin{array}{c} \begin{array}{c} MPY + DIV)CZ & + EX + \(\begin{array}{c} \begin{array}{c} \begin{array}{c} MPY + DIV)CZ & + EX + \(\begin{array}{c} \begin{$

WDIS = RDI DT1

WDIR = KDI* DT1

1.2. INSTRUCTION BUFFER REGISTER

 $IB24P5 = CAS(C2 IDL^* EX^* + TP6)$

+ IB1 [C2*(DY* + CZ) + IDL EX*]

+ ENTKYS EX

IB24PR = IB24P5*

IB243 = IB24P CP*

IB24R = IB24P* CP*

IBnPS = IBn+1

 $n = 23, 22, \ldots 1$

IBm3 = IBmP CP*
IBmR = IBmP* CP*

IBnPR = IBn+1*

IBGC = (C2 + TP6)CP5 + (C1 DT2-7 + C2* DT1223)(DY* + CZ)CP1

4

5

1.3. OPERATION CODE REGISTER

```
STO = OR6* OR5* OR4* OR3
OR6S = IB24
OR6R = 1B24*
                         ADD = OR6* OR5* OR4 OR3* C2*
                         SUB = OR6* OR5* OR4 OR3 C2*
                        LDA = OR6* OR5 OR4* OR3* C2*
OR5S = IB23
                                        OR4* OR3 C2*
OR5R = IB23*
                         MSK = OR6* OR5
                                        OR4 OR3* C2*
                        DIV = OR6 OR5
                                        OR4 OR3 C2*
OR45 = IB22
                        MPY = ORS OR5
OR4R = 1822*
                         TRA = OR6 OR5* OR4* OR3 C2*
                         TR3 = OR6 OR5* OR4 OR3* C2*
OR33 = 1821 + TRM
OR3R = IB21* THM*
                         LRS = 0H6 OR5 OR4* OR3* OR2* OR1* C2*
                        RTE = OR6 OR5 OR4* OR3* OR2* OR1 C2*
OR25 = 1320
                         XAB = 0R6 OR5 0R4* 0R3* 0R2 0R1* C2*
OR2R = IB20*
                         3BR = 0R6 0R5 0R4* 0R3* 0R2 0R1 02*
                         MBR = OR6 OR5 OR4* OR3 OR2* OR1* C2*
OR13 = 1819
OR1R = 1819*
                         INP = OR6 OR5 OR4 OR3* OR2* OR1* C2*
ORGC = BC CP*
                         OUT = OR6 OR5 OR4 OR3* OR2* OR1
                                                           C2*
TRM = 1824 1823* 1822* A24 D31 = OR6 OR5 OR4 OR3* OR2 OR1* C2*
                         DSO = OR6 OR5 OR4 OR3* OR2 OR1 C2*
                         JMP = 056 085 084 083 A24 02*
BCS = SE CPS
BOK = DT1 OP5
DY = TRA + TRS + MPY + DIV
CZ = DIV PZ + MPY PC3 + (TRA + TRS )PC5
```

1.4. CONTROL COUNTER AND INPUT/OUTPUT ADDRESS REGISTER CAIPS = CAI* DEC + (IB14 + MDTN)32 CAls = Calp Cp* CAIPR = CAIPS* CAIR = CAIP* CP* $CA2RS = CA2^* CA1^* DEC + (IB15 + MDTN)SE$ $CA2S = CA2P CP^*$ CAZPR = CA2 CA1* DEC + IB15* MDTN* SE CAZR = CAZP* CP* CA3S = CA3P CP* CA3P3 =Ph DEC + (IB16 + LDTN)3E CASE = CASP* CP* CA3PR =PC4 DEC + IB16* LDTN* 3E C143 = C14P CP* CA4PS = CA4* PZ DEC + IB17 SE CA4R = CA4P* OP* CA4PR = CA4 PZ DEC + IB17* SE CA53 = CA5P CP* CA5PS - IB18 3E CASPR - CA4* PZ DEC + IB18* SE CASR # CASP* CP* CA63 = CA6P CP* CA6PS = IB13 SE CAGR = CAGP* CP* CA6PR = IB13* 3E CAGC = C2* DT24 CP5 + (LP3 + RTE)DT24* CP1 $DEC = DY CZ^* + 3CS$ MDTN = IB24* IB23 IB22 + IB24 IB23* + JN JN = 1B24 1B22 1B21 SE = (DY* + CZ)DT24 C2* PC7 = CA3 CA2 CA1 307 PO6 = CA3 CA2 CA1* 3 C6 - (Not decoded) PC5 = Ca3 CA2* Ca1 305] PC4 = CA3 CA2* CA1* 3 04 = CA6 CA5* CA4* PC3 = CA3* CA2 CA1 3 C3 = CA6* CA5 CA4 PC2 = CA3* CA2 CA1* PC1 = CA3* CA2* CA1 5 02 = CA6* CA5 CA4* S CL = CA6* CA5* CA4 SZ = CA6* CA5* CA4* PZ = CA3* CA2* CA1* 1.4.1. LES AND RIE CONTROL SCFPS = CA6 DT24 CP1 3 CFS = 3 CFP CP* S CFPR = DT1 SCFR = SCFP* CP* $3CS = (PZ^* + CA4 + CA5)(IRS + RTE)DT1-12$ SCP = CA6(LRS + RTE)DT1-12*

1.5. OPERATION CYCLE COUNTER

```
CIPS = CO(DY^* + CZ)
                                            | Cls = Clp Cp*
    CLPR = CL(DY^* + CL) + TP6
                                            ClR = ClP^* CP^*
    C2PS = CI(DY^* + CZ)
                                            023 = 02P CP^*
    C2PR = C2(DY^* + C2)IDL^*
                                            02R = 02P* CP*
    CGC = DT24 CP5
    \infty = 0.1* 0.2*
1.6. INSTRUCTION COUNTER
     IC12PS = IC1(TP7* DZ1* C2* + TP7 DT1823 + IDL)
                                                         ICI25 = ICI2P CP*
          + CMS TP7 DT1-12
            + 34 D.71
            + AB1 C2(INT1* + INT2)IDL*
            + M2 C2 INT1 INT2* IDL*
     ICI2PN = ICI2PS*
                                                          ICLER = ICLEP* CP*
                     n = 11, 10, \dots, 1
   ICnP3 = ICn+1
                                                          ICn3 = ICnP CP^*
     I CnPR = I Cn+1*
                                                          ICMR = ICMP* CP*
     I CG C = (TP7* DT1217 + TP7 DT1825)CP1 + TP7 DT1-12 CP5
     TP6 = (TRA + TRS)PC6
     TP7 = (TRA + TRS)PC7
     D21 = (DY^* + CZ)C1
  1.6.1. INSTRUCTION COUNT INCICEMENTER
     33 = ICL • CY3
     CY3P3 = DE1 JMP* IDL* DT11 CP1
                                                 CY33 = CY3P CP*
     CY3PR = (IC1* DT11* + DT18) CP1
                                                 CY3R = CY3P* CP*
1.7. BLAS REGISTER
     Bk12P3 = (Bk1 MBR* + AB1 MBR)TP7*(SBR* + DT1823)
                                                           | BR123 = BR12P CP*
            + CMS TP7
            + ABI SBR DT1214
     BR12PR = BR12P3*
                                                            BR12R = BR12P* CP*
     BRnP3 = BEn+1
                         n = 11, 10, \dots, 1
                                                            BRn3 = BRnP CP*
     BRnPR = BRn+1*
                                                           BRNR = BRNP* CP*
    BRGC = TP7* DT1217 CP1 + (TP7 + 3BR DT1823)DT1-12* CP5
```

7

1.7.1. BIAS REGISTER AND INSTRUCTION COUNTER ODD/EVEN OUTPUT

BDOS = BR1 DT1-12* + ICI DT1-12

BDOR = BDOS*

BDOC = CP7

BDE = BDOS

1.8. OPERAND ADDRESS ADDER

34 = X4 ⊕ Y4 ⊕ CY4

X4 = IB13(X4G + JC)DT1217 + GC

Y4 = (BR1 BI3* + ICI BI3)Y4G DT1217

X4G3 = (DY* + CZ)DT10

 $X4GR = AC^{\bullet} TC^{\bullet} DT15 + DT16$

Y4GS = (IB24* IB20* + IB24 IB23 IB21)(DY* + CC)DT10

Y4GR = DT18

CY4P3 = X4 Y4 + INTI TRS PC6 DT17

CY4PR = X4* Y4* CY4

CY4G C = INT1 TR3 PC6 DT17 CP5 + (INT1 TR3 PC6 DT17)*CP1

CCP6 = (X4G AC* TC* JC* IB13 DT14 + AC DT15)CP5

CCPR = DT17 CP5

ACS = IB24* IB20(DY* + CZ)DT10

ACR = DT17

TCS = LB24 IB23*(DY* + CL)DT10

TCR = DT17

J 35 = JN 1823 (DY* + CZ)DT10

JCR = IB12* DT16 + DT18

BISS = (JN + IB19)DT10

BI3R = JN* 1B19* DT10

Q

CY43 = CY4P CP*

CCi = CCP CP*

CCR = CCP* CP*

 $CY4R = CY4P^* CP^*$

1.9. MEMORY ADDRESS BUFFER REGISTER

 $AB12P3 = ICI(C2 IDL^* + TP7)$

+ 33 DZ1 (INT1* + INT)

+ 34 [CO(DY* + CZ) + TR3 PC6]

+ ABL IDL EN*

+ ENTKYS EN

+INT1 INT

AB12PR = AB12PJ*

AB12R = AB12P* CP*

ABnP3 = ABn+1

ABnPR = ABn+1*

 $n = 11, 10, \dots, 1$

ABn3 = ABnP CP*
ABnR = ABnP* CP*

AB123 = AB12P CP*

ABGC = [[DY* JMP* + CZ]DT1217 + (INT1 INT + TR3 PC6 + TP7]DT1823] EN* CP1 + DT1-12 EN CP5

1.10. MEMORY ADDRESS REGISTER

L'And = ABn

 $n = 12, 11, \dots, 1$

MAnR = ABn*

MAGC = DT24 CP6

1.11. INTERRUPT

INTIS = INT3 (MDTN* + CZ)(IB12* + IB11) C1 DT1 CP7

INTIR = TRS CZ + INT2 TRS* CO CP1

INTES = INTI INT* CL

INTER = INTI*

INT33 = INT INT1 DT24

INTER = INTE

INT43 = C2 INT1

INT4R = FC3P DT24

INT5S = MCUINT

INTSR = INT4

INT = FOAP FOLP OF INTA* NORMINT IDL* + INTS

9

· 1.12. IDLE

10 .

IDLS = LOGIDL EX* WS* C2 DT1
IDLR = (LOGIDL* + EX + WS) C2 DT1

1.13. MOU INPUT SYNC.

EXS = EXINST IDL EXK = IDL* CO DT1

WSS = WDSTEP IDL WSR = IDL* 00 DT1

ENS = ENTOTR IDL DT1

ENR = DT18

2. ARITHMETIC UNIT

2.1. ACCULULATOR REGISTER

```
A24P5 = 32(W24 + W27 + ADD + SUB)
                                                      A243 = A24P CP*
     + 31 W25
      + B1 5 CF (L)S
      + B2 (DIV CZ DT24* + XAB + 3 CP 3 CF* + RTE)
      + MRE(A2 MSK + LDA)
       + IE INP
      + ID D3I D724
       + A2 (DIV PU7 + STO + OUT + DSI DT24 + IDL)
      + A24 LRS DT1-12
A24PR = A24P4*
                                                      A24R = A24P* CP*
A23P3 = 31(W24 + W27 + ADD + SUB)
                                                      A233 = A23P CP*
      + 320 1725
      + BI(DIV CZ + XAB + SCP + RTE)
       + MRO(Al MSK + LDA)
     + 10 IMP
       + A1 (DIV PC7 + STO + OUT + DSI-+ IDL)
      + A24 LBS DT1-12
A23PR = A23P6*
                                                     A23R = A23P* CP*
Anps = An+2
                  n = 22, 21, \dots, 1
                                                      And = AnP CP*
anPR = An+2
                                                      AnR = AnP* CP*
ABPS = B1 DIV PC7
                                                      ABS = ABP CP*
     + A2(W27 LET* + DIV*)
     + BB W27 LBT
ABPR = ABPS*
                                                     ABR = ABP* CP*
AGC = BGC + (LDA + ADD + SUB + STO + INP + OUT + MSK + DSI + IDL) CP3
AFS = Al ODT + AZ EDT
```

```
2.2. TOLTIPLIER/QUOTIENT REGISTER
                                                                   12
      B24P3 = A2(MPY PC7 + W24 LBT + DIV CZ + XAB) B243 = B24P CP*
            + B2 (MPY PC7* LBT* + DIV PC7 + KTE)
            + 31 MPY CE LBT
            + B1 (W27 + LES SCF)
            + A24 LRS 3 CF*
      B24PR = B24PS*
                                                            B24R = 124P* CP*
      B23P3 = A1 (LPY PC7 + W24 LBT + DIV CZ + XAB)
                                                           1 B233 = B23P CP*
            + Bl (MPY PC7* LBT* + DIV PC7)
            + A2 (MPY CZ LBT + RTE + LRS)
            + DC W27 FBT*
      B23PR = B23P3*
                                                            B23R = B23P* CP*
      B22R3 = A1 (IR3 + RTS) + B24 IN3* RTE*
                                                            B223 = B22P CP*
      B22Ph = B22P6*
                                                            B22R = B22P* CP*
      BnPG = Bn+2
                         n = 21, 20, \dots, 1
                                                            BnS = BnP CP*
      BnPR = Bn+2*
                                                            BnR = BnP^* CP^*
      BBPS = B2
                                                            BB3 = BBP CP*
      BBPR = B2*
                                                           BBR = BBP* CP*
      BGC = (324 + 325 + 327 + 33 + 33) CP1
         + (MPY PC7 + DIV W27* + KAB)CP3
2.3. MULTIPLICAND/DIVISOR REGISTER
     124B = [LTE(LPY + DIV) + BIE TIJ] PC7
                                                           1243 = 124P CP*
           * (MB MPY + 12 DIV) CL* PC7
           + ICI INT INTI
     124PR = 124R*
                                                           M24R = 124F* CP*
      123R1 = [130(MPY + DIV) + BIO TRS] POT
                                                           ME33 = 123P CP*
          + (MA MPY + MI DIV)PUT*
     1123PA = 1123P6*
                                                           1238 = 123P* OF*
     imph = im+2 n = 22,21,...,1
     linPs = lin+2
                                                            Mind = MinP CP*
                                                            Mar = Map* op*
     13PS = 12(112Y* + PO7*)
                                                            1133 = 113P CP*
     MBPR = LBPS*
                                                            MER = MBP* CP*
     MAPS = MI (MPY* + PO)*)
                                                            MAS = MAP CP*
     MAPK = MAPS*
                                                           MAR # MAP* CP*
     MGC = [ WR4 + W25 + W27 + S CB + 3 CP ] LFS * HTE* PC7* + NCK ] IDL* CP1
         + [[MPY + DIV]PC7 + TR3 (PC7 + PC5]] CP3
```

MCK = INTL INTE* CO* DT1217*

G3 = D1 LBT* MPY + DIV

AD*= D3 APY + DC DIV + SUB

```
13
2.4. FULTIPLY CONTROL
                                                     D35 = D3P CP*
      D3P5 = B4
                                                      D3R = D3P* CP*
      D3FR = 34*
      DEPS - 54* BS BEA + 54 ES* BEA*
                                                     DES = DEP OP*
      Dam - Dans
                                                      DER = DEP* CP*
      D1P5 = 33 P2A* + B3* B2A
                                                      DIS = DIP CP*
                                                     DIE = DIP* CP*
      DIFR = DIFS*
   · DGC = G1 CP1
      G1 = (MFY + DIV)PC7* LS7 + (MFY* DIV* + FC7)DT24
      WE4S = MPY PC6 DT1
      WEAR = DIZ4 PBT
      W253 = MPY PC4 DT24 FBT
      W25B = DT7
2.5. DIVIDE CONTROL
      DOPS = (A2 ⊕ M E* )PO7 + (A1 ⊕ CM2 )PO7*
                                                      DOS DOP OP
                                                      Ja.= Dop* op*
      DOPR = DOPS*
      DOGC = 61 CPL
      W273 = DIV PO6 DT1
      727R = (CL + IDL) DT1
2.6. ADDERS
      31 = X1 + Y1 + CY1
      X1 = A1 - G2 + (A3) G2^{\bullet}
      Y1 = 11 C3 + 13 (D1 13T + D2 ) MPY + 1RO MPY DIV
      CY1 PS = [(Y2 + CY2)(X2 + AD*) + Y2 CY2] G1*
                                                              CY13 = CY1P CP*
      CYLPR = CYLPS*
                                                              CYIR = CYIP* CP*
      CYIGO = (MPY + DIV)CPI + MPY* DIV* CP3
      32 =(X2 +) Y2 + CY2)(MPY* + PC7*)
      XZ = AZ CZ + AI DIV + AB LBT LPY
      Y2 = M2 G3 + M1 D2 L8T* MPY + MB(D1 + D2)LBT MPY + MRE MPY* DIV*
      CY2 = (Y1 + CY1)(X1 \oplus AD^{\dagger}) + Y1 CY1
      G2 = LBT* MPY + LPY* DIV*
```

32DPS = 32 AGC | 32D3 = 32DP CP*

32DFR = 32* AGC | S2DR = 32DP* CP*

2.7. MULTIPLY/DIVIDE BIT COUNTER

14

MCIPS = MCI* MC4*(MCS + MC2*) + MC3* MC4 DIV MCIS = MCIP CP*
MCIPR = MCI(MC4* + MC2 MC3) MCIS = MCIP CP*

MCnP3 = MCn-1 n = 2,3,...,6 $MCnS = MCnP CP^*$ $MCnP1 = MCnP^* CP^*$

LOG C =- (PC7* + PBT*)CP1

FBT = MC1 MC2* MC3* MC4 LBT = MC2* MC3 MC4*

2.6. DISC ETE INDUTS

ID = FLY S2 PC3 + IAA SZ PC4 + ICP SZ PC5 + MCD 3C PC6 + NAV 3C PC7

EMO SCI PC3 + 301 SCI PC4 + 302 SCI PC5 + 303 SCI PC6 + 304 SCI PC7

S05 SC2 PC3 + 306 SC2 PC4 + 307 SC2 PC5 + 310 SC2 PC6 + DRR SC2 PC7

S3P-SC3 PC3 + TAR SC3 PC4 + TIM SC3 PC5 + TSA SC3 PC6 + TSB SC3 PC7

3.1. ACCELEROMETERS AND REAL TIME

3.1.1. ACCELERONETER PROCESSING

3,1,1,1, U AXIS

AUR19 = IUR DT25 CP5
AUR2R = IUH* DT23 CP5
AUR2R = AUR1 DT24 CP5
AUR2R = AUR1* DT24 CP5
AUQ13 = IUQ DT25 CP5
AUQ18 = IUQ* DT25 CP5
AUQ18 = AUQ1* DT24 CP5
AUQ18 = AUQ1* DT24 CP5

AUBS = [AUR1*(AUC1 AUQ2* + AUQ1* AUR2) + AUR1 (AUQ1* AUR2* + AUQ1* AUC2)] DT24 CP*

AUBR = DT6 IUV* CP*

AUGS = [AURI*(AUG1* AUG2 + AUG1 AUR2) + AUR1 (AUG1* AUR2* + AUG1 AUG2*)] DT24 CP*

AUCR = DT6 IUV* CP*

3.1.1.2. V AXIS

 AVR1S = IVR DT5 CP5
 AVR2S = AVR1 DT6 CP5

 AVR1R = IVR* DT5 CP5
 AVR2R = AVR1* DT6 CP5

 AVQ1S = IVQ DT5 CP5
 AVQ2S = AVQ1 DT6 CP5

 AVQ1R = IVQ* DT5 CP5
 AVQ2R = AVQ1* DT6 CP5

AVB3 = [AVR1*(AVQ1 AVQ2* + AVQ1* AVQ2)] DT6 CP*

AVER = DT12 IUV* CP*

AVCB = [AVR1*(AVQ1* AVC2 + AVQ1 AVC2*] DT6 CP*
AVCR = DT12 IUV* CP*

3.1.1.3. WAXIS

AWRES = AWRI DT12 CP5

AWRER = IWR DT11 CP5

AWRER = AWRI DT12 CP5

AWES = [AWR1 * (AWQ1 AWQ2 + AWQ1 * AWE2]

+ ATR1 (AWC1 AWR2* + AWC1* AWC2) DTL2 CP*

AWBR = DTL8 IWD* CP*

AWCS = AWR1*(AWC1* AWQ2 + AWC1 AWR2) + AWR1 (AWQ1* AWR2* + AWC1 AWQ2*)] DT12 CP* AWCR = DT18 IWD* CP*

3.1.2. ACCELEROMETER AND REAL TIME REGISTERS

3.1.2.1. U AND V ACCELEROMETER REGISTER

UV18P3 = HAS IUV* UV16PR = UV18PS*

UV185 = UV18P CP* UV18R = UV18P*CP*

UVnPS = UVn+1

n = 17.16.....1

UVnS = UVnP CP*

UVnPR = UVn+1*

UVnR = UVnP* CP*

UVG C = HAT* DT1223* IUV* CP1 + (DT1-9 + DT1321)IUV CP5

IUV = INP PZ

3.1.2.2. W ACCELEROLETER AND DELTA T HEGISTER

7D18PS = HAS IND* WD18PR = WD18PS*

WD183 = WD18P CP*

WD18R = WD18P*CP*

MDnP3 = WDn+1 WDnPR = WDn+1* $n = 17, 16, \dots, 1$

WDn3 = WDnP CP* WDnH = WDnP* CP*

WDGC = HAT* DT1223 IWD* CP1 + (DT1-9 + DT1321)IWD CP5

IWD = INP PCL

HATES = (DT5 + DT11 + DT17 + DT23)CP1 HATPH = (DT6 + DT12 + DT18 + DT24)CP5

HATE = HATP CP*

HATR = HATP* CP*

3.1.2.3. SERIAL INPUTS TO A REGISTER

IADOS = (UV1 IUV + WD1 TWD)(DT1-9 + DT1321) + ASK:DT1-9* DT1321*

IADOR = IADOS*

IADOC = CP7

IADES = (UV2 IUV + WD2 IWD)(DT1-8 + DT1320) + ASM DT1-9* DT1321* + ASMS

IADER = IADES*

IADEC = CP7

ASIS = [UV1 IVV(DT9 - BT21) + WD1 IWD DT9] CP7

ASMR = (DT1 + DT13)CP7

17

HAS = HAI @ HAK

HAI = UV1 DT1223* + VD1 DT1223

HAKS = (HUK DT6-17* + HVK DT6-17)DT1223* + (HNK DT6-17 + HDK DT6-17*)DT1223

HAKE = HAKS*

HAKC = CP*

HUK3 = (AUB + AUC)HAT DT1223*

HUKR = (UV1 AUB + UV1* AUC)HAT* + DT1223

HUEC - CP1

HVES = (AVB + AVC)HAT DT6+17

HVKR = (UV1 AVB + UV1* AVC)HAT* + DT6-17

HVKC = CP1

HNKS = (ANB + ANC)HAT DT1223

HWKR = (WD1 AWB + WD1* AWC)HAT* + DT1223*

HVKC = CP1

HDKS = HAW HAT DT24*

HDKR = (WD1*, HAT* DT6-17* DT1223 + DT24)IWD*

HDKC = CP1

HAWPS = HAW DT24 CP5

HAWPR = HAW DT24 CP5

HAWS = HAWP CP*

3.2. WORD COUNTER

VCLPS = VCL* DT24 CP5 WCLPR = WCL DT24 CP5

WC2P3 = WC2* WC1P*

WCZPR = WCZ WCIP*

WCIS = (WCIP + ONS)DTI WCIR = WCIP* ONS* DTI

1025 = 102P 1701P

WOZR = WOZP* WOLP

3.3. 400 CYCLE COUNTER

FC4PS = FC4* FC1* FC4PR = FC4(FC2 + FC3* FC1*)

FC3PS = FC4 FC3PR = FC4*

FC2PS = FC3 FC2PR = FC3*

FCIPS = FC2 FCIPR = FC2*

FOGC = GCL CP*

FOG = FRG + FCLP* FC4P FC2P*

FRG = FC1P(FC3P FC2P* + FC3P* FC2P)

3.4. GIMBAL ANGLE COUNTERS

3.4.1. GIMBAL ANGLE COUNT CONTROL

GCIS = GF* GC2 CF1

GCIR = GC2 CP1

GC23 = GC1 C12*

GCZR = GF CP*

GCBS = GA* FC4P* FC2P FC1P* GC1 GC2 CP

GCSR = FC2P*

GC4P3 = GCG CP1

GC4PR = GCG* CP1

GCAS = GCAP CP* $GC4R = GC4P^* CP^*$

GCG = GP* GSG + GCS (GP* + GSG)

G3G = GA FC4P* FC2P FCEP* + FO4P FC3P(GB FC2P + GC FC2P*)

18

FC4S = FC4F CP1 FC4R = FC4P* CP1

PC33 = PC3PCP1FC3R = FC3P* CP1

FC23 = FC2P CP1

FC2R = FC2P* CP1

FOIS - FOIP CP1 FCIR = FCIP* CP1

GASR = GASP* CP*

GA6S = GA6P CP*

GAGR = GAGP* CP*

GA79 = GA7P CP*

GATR = GATP* CP*

GA125 = GA12P CP*

GARS = GARP CP*

GANR = GANP* CP*

GAIRR = GAIRP* CP*

3.4.2. GIMBAL ANGLE COUNTER - LOW ORDER

 $GAlPS = (GAl^* GC4 + GRG)CPl$ GAIS = GAIP CP* GAIPR = GAI GC4 CPI GAIR = GAIP* CP* GAZPS = GAZ* GAIPR + GRG CP1 GAZ3 = GAZP CP* GAZPR = GA2 GA1PR GAZR = GAZP* CP* GA3P3 = GA3* GA2PR + GRG CP1 GA3S = GA3P CP* GASPR = GAS GAZPR GA3R = GA3P* CP* GA4PS = GA4* GASPR + GRG CP1 GA4S = GA4P CP* GA4PR = GA4 GA3PR GA4R = GA4P* CP* GASPS = GAS* GA4PR + GRG CP1 GA53 = GA5P CP*

GA5PR = GA5 GA4PR

GAGPS = GAG* GASPR + GRG CP1 GAGPR = GAG GASPR

GA7PS = GA7* GA6PR + GRG CP1 GA7PR = GA7 GA6PR

GC59 = GATPR GC4 CP1 GC5R = GATPR DT19* CP1

GC68 = GC6 GA7PR* GC6B = GC6* WC1 DT19

GRG = IGA DT24 + FRG

GAC = GGS WCL DT18

3.4.3. GIMBAL ANGLE COUNTER - HIGH ORDER

GALERS = ERS + IGA + PRG GALERE = HRS IGA * PRG*

GAMPS = GAM+1 n = 11,10,9,8 GAMPR = GAM+1*

GAGE = (WC1 + IGA + FRG)DT1928 CP5

IGA = IMP PCS

GAR = GA1 DELL + GA3 DELS + GA5 DELS + GA7 DELY + GA9 DEL923

GAO = GAZ DT13 + GA4 DT15 + GA6 DT17 + GA8 DT1923

IGARS = GAR DT1121 CP7

IGAER = (GAR* + DT1121*)CP7

IGAGS = GAO DT1123 CP7

IGAGR = (GAO" + D71125*)GP7

3.5. EARTH NAVIGATION. STAR 3 CANNER AND EXTRAPOLATOR

3.5.1. EARTH NAV. STAR SCANNER AND EXTRAPOLATOR REGISTER

NS12PS = ARS ONS + HBS ONS*(INS* + DT1-12)

NS12PR = NS12PS*

NS123 = NS12P CP* NS12R = NS12P* CP*

Ninff = Nin+1 Ninff = Nin+1*

 $n = 11, 10, \dots, 1$

NSnS = NSnP CP* NSnR = NSnP* CP*

MSGC =[DT1-12* INS, + DT1-12(OMS + WC1)] CP5

INSES = NS2 DY1-12* CP7

INSER = (NS2* + DT1-12)CP7

INS 03 = NS1 DY1-12* CP7

INSOR =(N31* + DT1-12)CP7

INS = INP POP

ONS = OUT PC2

5.5.2. ODOMETER AND ALTIMETER SYNCHRONIZING

3.5.2.1. ODOMONTER

OPIS = POD OPE* DT23

OPIR = OP2 WC1* DT23

ONIS = NOD ONE DT25

ONIR = ON2 WOL* DT23

OC = OPZ 701 DT5

OB = ONE WCI DES

3.5.2.2. ALTIMETER

LPIS = PAI LPZ* DT23

LPIR = LPZ WCI DT23

LNIS = WAL LNZ* DTS

LWIR = LN2 WGL DT23

LC = LP2 WC1 DT24

LB = LN2 WCI* DT24

OP25 = OP1 WC2P DT1 OPER = VC1* VC2P* DT24

ON25 = OM1 WC2P DT1

ONER = OPER

LP2S = LP1 WCZ DT1

LP2R = WC1 VC2* DT24

LN2S = LN1 WC2 DT1

LWZR = LPZR

3.5.3. STAR SCANNER

3.5.3.1. SCAN MODE CONTROL

GPMS = 5 C4 POS DSO CP5

 $GPMR = \{3SP + MOF + DOF\}CP5$

ISSS = 3 C4 PC4 DS0 DT2

ISSR = (SSP + MOF + DOF) DT16

SSPS - [SKI* SKZ + NSZ WCI (GPM + SEM]] DT16

SSPR = (ONS + DOF)DT16

3.5.3.2. POLARITY CONTROL

3AC3 = 3C4 P2 D30 CP5

SACR = CSR CP5

SAPS = SC4 PC1 DSO CP5

SAFR = CUR CP5

3ECS = 3C4 PC2 DS0 CP5

SECR = CSR CP5

SEFS = 3C4 PC3 D30 CP5

SEFR = CSR CP5

CSR = 3C4 PC5 DSO

3.5.3. ENABLE

ZACS = 3 C3 PZ D60 CP5

EACR = (SSP + MOF + DOF)CP5

EAP3 = 3 C3 PCI DSO CP5

EAFR = EACH

ZECS = 303 PCZ D50 CP5

RECR = RACR

ERFS = 5 C3 PC5 DS 0 CP5

REFR = RACH

3.5.3.4. NS REGISTER ZERO DETECTOR

BSZS = DTl

132R = 1312P

3.5.3.5. SCAN CONTROL COUNTER

5K13 = 5K2* 5W3 5T1 DT12 3K1R = 5K2 537 5T1 DT9 + I35*

3K2S = 3K1 3DP* ST1 DT5 3K2R = 3K1* DT24

3.5.3.6. STAR PULSE WIDTH COUNTER

SW4PS = SHS ISW CP5 | SW4S = SW4P CP* SW4PR = (3HS* + ISW)CP5 | SW4R = SW4P* CP*

SHS = SWA @ SHC

SHCPS = SDP ST1 DT8 CP5 SHCP CP*
SHCPR = SW1* SHC CP5 SHCR = SHCP* CP*

ISW = IMP PC5

ISWON = SW1 JP4 ISWOR = SW1* CP4

3.5.3.7. COARSE PULSE CONTROL

SJIS = NS6 DT2 CP5 SJIR = NS6* DT2 CF5

3J23 = [3J1* M311 3AF* 3EF* + 3J1 M311* (SAF + 3EF)] 138 WC1 1M3* DT9 CP5 3J2R = DT8 CP5

3.5.3.8. SCAN PAST COUNTER

3P4P3 = (SP1 @ SP4*)SPGC | SP4S = SP4P DT8 3P4PR = (SP1 @ SP4)SPGC + ISS* | SP4R = SP4P* DT8

 SPnPS = 3Pn SPGC
 3PnS = 3PnP DT8

 SPnPR = 3Pn* SPGO
 3PnR = 3PnP* DT8

3PGC =(3T1 3K2 + 337* 3K2*)DT6

. SS7 = SP1 SP2 SP3

3.5.3.9. OUTPUT PULSE SYNCHRONIZING

3T13 = 3T2* FOG WC1* (GPM + ISS)DT3 CP5

STIR = DT2 CP5

ST23 = ST1 DT24 CP5

STER = FOG* CP5

3.5.3.10. OUTPUT PULSE GATES

FAP = SAF* EAF ST1

PAN = SAF EAR STI

CAP = 5AC (RAC + 3JZ 138)(ST1 + 9J2)

CAN = 3AC(RAC + 5J2 138)(3T1 + 3J2)

FEP = SRFT REP ST1

PEN = SHP BEP ST1

CEP = SEC* (EEC + SJ2 133)(ST1 + SJ2)

CER = SEC(EEC + SJ2 I38)(ST1 + SJ2)

3.5.3.11. CARRY AND BORROW

SC = (SAP* EAP + SEF* EEP)ISS STI SSP* DT24 SB = [GPM + ISS (SAP EAP + SEP EEP]] STI SSP* DT24

3.5.4. EXTRAPOLATOR

SELS = SC2 PC4 DSO CP5

SEMR = (MOF + DOF)CP5

EXOS = SEM SSP

EXOR = MOF + DOF

RB = 3EM EXO* WC1* DT24

300 = EXO

3.6. CYRO TORQUER AND AUTOPILOT

3.6.1. GYRO TORQUER AND AUTOPILOT REGISTER

TA21RS = ARS OTA + HBS OTA*

TAZIPR = TAZIS*

TA215 = TA21P CP*

TAZIR = TAZIP* CP*

TAnP3 = TAn+1 n = 20,19,...,1

TANS = TANP CP*

TAnPR = TAn+1* TANR =TANP* CP*

TAGC = (WC1* FIT* + OTA)(DT1-7 + DT9-15 + DT1723)CP5

OTA = OUT PO

3.6.2. GYRO TOROUTHE PULSE CONTROL

3.6.2.1. POLIRITY CONTROL

TSX3 = TA21 OFA DT8 CP5

THE TAZI OTA DIE CP5

THYS - TAZ1 OTA DT16 CP5

TEYR = TAZI OTA DT16 CP5

BIZS = TA21 OTA DT24 CP5

THE TARE TARE OTA DIRECTOR

3.6.2.2. INHIBIT

THES = [THE X HERE* TAL* DT7 + THEX* HERE DT8 | THE THE + FLT] CP5

THER = (OTA FLT* + MOF)CP5

THIS . [TEY HEKI TAI DTIS + TEY HEKI DTI6 TKZ TK3 + FLT CP5

THER - THER

TRZS = [TBZ HBK2* TA1* DT23 + TBZ* HBK2 DT24) TK2 TK3* + PLT] CP5

TRZR . TNXR

3.6.2.3. OPERATION AND OUTPUT CONTROL

TK13 = FOG TK3* WCL DT25 CP5

TKIR = DT2 CF5

TK25 - TK1 OTA DP1 CP*

TERR = TK3 DIES CP5

TK39 = TK2 DT24 CP5

TESR = POG* CP5

HBKLS . HBKLP CP* HBKIR . HBKIPR CP*

HBK23 - HBK2P CP*

HBK2R = HBK2P* CP*

3.6.2.4. OUTPUT PULSE GATES

TXP = TSX* TNX* TPG TXN = TSX TNX* TPG

TYP = TSY* TNY* TPG TYN = TSY TNY* TPG

 $TZP = TSZ^* TNZ^* TPG$ TZN = TSZ TNZ* TPG

TPG = TK2 TK3 OTA*

3.6.2.5. CARRY AND BORROW

TC1 = TST THY TK2 TK3* DT8 TB1 = TSY TNY TK2 TK3 DT8

TC2 = TSX TNX* TK1 DT24 + TSZ TNZ* TK2 TK3* DT16 THE = THX THX THI DT24 + THE TRE TKS TKS DT16

HALF ADD B

HBS = HBI @ HBK

HBI = (NS1 DT1-12 + GA8 DT1-12*)WCI + TA1 WCI*

HBK = (MAY" + DT1-5)HBK1 + WAV DT1-5* HBK2 WC1 DT1-12 + HBK1 WOL DT1-12* +(HBK1 DT9-16 + HBK2 DT9-16*)WC1* PLT*

HBK1FS = (SC + SB + LC + LB + GAC + TCl + TB1 + EB)CP5 HBK1FR = [HBK1(HBC1 HBL* + HBB1 HBL) + HBCl* HBB1*]CP5

HBK2H3 = (OC + OB + TC2 + TB2)CP5 HBEZPH = [HBEZ (HBCZ HBI* + HBBZ HBI) + HBCZ* HBBZ*]CP5

RECIS = (SC + LC + GAC + TC1)CM1 HBCIR = (DT17 + DT23) 0P1

HBB13 = (SB + LB + TB1 + BB)CF1 HEBIR = DT17 CPA

HBC23 = (00 + 102)CF1
HBC2R = [[DT1 + DT17]WGI + DT9 WCI 1] CP1

HRB2S = (OB + TB2)CP1 HBBSR = FBCSR

3.8. SERIAL INPUTS TO A REGISTER

10 = IADO(IUV + IWD) + IGAO IGA + INSO INS + IMO PC5 + ISWO ISW

IE = IADE(IUV + IWD) + IGAE IGA + IMBE INB + IME PC5 + SWI ISW

3.9. DIS CRETE OUTPUTS

ACPS = SZ PZ DSO CP5 ACPR = (SC1 PZ DSO + MOF) CP5

AMIS = SZ PC DSO CP5 AMIR = (SCI PCI DSO + MOF)CP5

DATS = SZ PC2 DSO CP5 DATR = (SCI PC2 DSO + MOF) CP5

DIMS # 32 PC3 DS0 CP5 DIMR = (SC1 PC3 DS0 + MOF) CP5

NCPS = SZ PC4 DS 0 CP5 NCPR = (SCI PC4 DS 0 + MOF) CP5

REDS = 3Z PC5 DS0 CP5 REDR = (3C1 PC5 DS0 + MOF)CP5

3D1S = 3Z PC6 DS0 CP5 3D1R = (SC1 PC6 DS0 + MOF)CP5

FLXS = 32 PC7 DS0 CP5 FLXR = (SC1 PC7 DS0 + MOF)CP5

MRD # 303 205 DBO

ARMS = SC2 PZ DSO CP5 ARMR = (MOF + DOF) CP5

FCR = SC2 PC1 DS0

FLTS = 3C2 PC2 DSO CP5 FLTR = (MOF + DOF) CP5

GANS = SC2 PC5 DSO CP5 GANR = (NOF + DOF) CP5

STAR = SC2 PC DSO CP5 STAR = (NOF + DOP) CP5

3. 9. DISCRETE OUTPUTS (CONTO)

MAC = SC2 PC6 DS0

TAC = SC2 PC7 DSO

HALT = SC3 PC4 DSO

COPS = COPP COPGC*

COPP = COPP* COPGC*

COPPS = COP* COPGC COPPR = COP COPGC

COPGC # SC3 PC7 DSO DT9

DOF = SC4 PC7 DSO

GLOSSARY OF LOGICAL TERMS

Term	*	Section	Description
AB	S	2.1	A Register Even Bit Delay. Used in DIV operation for obtaining one bit left shifted sum (from A Register) as Augend (X) input to Adder. Used in MPY operation to remember sign of A Register at last bit time (LBT).
ABGC	L	1. 9	ABR Gated Clock. Provides either 1 mc. or 500 KC clock pulses for shifting the ABR.
ABR		1.9	Memory Address Buffer Register (AB1-AB12)
AB1	S	1. 9	Memory Address Buffer Register. A 12 bit serial register which accepts the address of the memory location to be accessed during the next word time. In normal operation, (no transfer or interrupt) operand addresses are shifted in during C2 (from IC) and CO (from S4) and the next instruction address is shifted in during C1 (from S3). The ABR is initialized from the Instruction Counter entry
ADIZ	, D	702	keys on the MCU when En=1.
AC	8	1.8	Absolute Address Control. Set at beginning of DT10 if next instruction to be executed refers to working storage (7600 - 7777), for its operand.
ACP	8	3. 9	Accepted Check Point Discrete Output Flip-Flop. Set code 7300. Reset code 7320.
AD	L	2.6	Add Subtract Control. Used in CY1 and CY2 logic to cause S1 and S2 to produce either a sum or difference.
ADD	L	1, 3	Add Command. Decoded from Operation Code Register (OR1-OR6). Used in A Register and AU Adder Logic to control the addition (2 bits at a time at 250 ke) of the contents of the selected memory location to the contents of the A Register, with the sum replacing the initial contents of the A Register.
AGC		2.1	A Register Gated Clock. Allows the A Register to be shifted only when used. The A Register shifts at 1 mc (2 bits at a time) during execution phase of MPY, DIV, LRS and RTE, and shifts at 250 kc (2 bits at a time) at all other times when used.
AMI	S	3, 9	Accepted Manual Input Discrete Output Flip-Flop. Set code 7302. Reset code 7322.
APU		3, 0	Accelerometer Processing Unit
AR		2. 1	A Register (A1-A24)
Bred autopolicianti proportioni suo.	war ika injara ya	and the state of t	A SECOND CONTROL OF THE PROPERTY OF THE PROPER

Storage Element Output Timing Signal

L =

T =

Logical Gate Output Computer Input Signal

ARM	s	3. 9	Arm Warhead Discrete Output Flip-Flop. Set code 7340. Reset code
			7317 (DOF). Also reset by MOF.
ARS	L	2.1	A Register Serial Output. Converts A Register output from 2 bits parallel - serial at 250 kc to one bit serial at 500 kc for purpose of communication with Input output Registers and MCU.
ASM	S	3. 1. 2	Accelerometer Registers Sign Storage Flip-Flop. Copies and holds sign bits of Accelerometer pulse accumulations so that the signs will be extended into bit positions 10 through 12 and 22 through 24 when the
			information is read into the A Register.
AU		2. 0	Arithmetic unit

Table 2

			Table 1 $t t-1$
AUB	s	3. 1. 1	1
KOD.		0. 1. 1	Borrow Storage Flip-flop.
			Set at beginning of DT24 if $\begin{vmatrix} 0 & 1 \\ \end{vmatrix} \uparrow \begin{vmatrix} 0 & 0 & 0 & 1 \\ \end{vmatrix} \downarrow 0$
			a unity subtract (borrow)
			condition is detected by the
			graphyoniging flip flop
			(AUR1, AUR2, AUQ1, AUQ2),
			Carry (C) or Borrow (R) is
			detected in accordance Carry Q2 0 1 1 0
			with the truth table as shown 0 1 = 1
			in Table 2. Input signals 0 - 0 0 0 1 1 1 1 0
			R (Reference) and Q R2
			(Quadrature) present a
			Gray Code sequence as
			shown in Table 1, with a
			change in the direction Borrow C2 1 0 1 1 0 1
			of the negative arrow 0 0 - 0 1 1 0 0
			required to produce a TITE 1 0 1 1 0 1 0 1
			Borrow (B) and a change R2 G 0 0 0
			in the positive direction
			required to produce a
			Carry (C).
			The R and Q signals are synchronized by the R1 and Q1 flip-flops
			which are copied, in turn, by the R2 and Q2 flip-flops. Therefore,
			if R1 and Q1 represent the states of the inputs at time t, R2 and Q2
			represent the previous states or the states at time t-1.
ATTO	g	3. 1. 1	II Ania Appalanamentan Communication Flow Flow Sot at headinging of
AUC	S	3, 1. 1	U Axis Accelerometer Carry Storage Flip-flop. Set at beginning of DT24 if a unity Add (Carry) condition is detected. See above discussion.
			D124 if a unity Add (Carry) condition is detected. See above discussion.
ATTO 1	g	3. 1. 1	U Axis Accelerometer Quadrature Signal Synchronizing Flip-flop.
AUQ1	S	3. 1. 1	Copies Quadrature Signal at end of D123.
			Copies Quantature Signar at end of \$123.
AUQ2	s	3. 1. 1	U Axis Accelerometer Quadrature Signal Synchronizing Delay Flip-flop.
AUWA	l ^B	0.1.1	Copies AUCT at end of DT24.
		0. 1	Copies Addi at end of D124.
AUR1	s	3. 1. 1	U Axis Accelerometer Reference Signal Synchronizing Flip-flop.
110101	Ĭ		Copies Reference Signal at end of DT23.
AUR2	S	3. 1. 1	U Axis Accelerometer Reference Signal Synchronizing Delay Flip-Flop.
110104			Copies AUR1 at end of DT24.
AVB	s	3. 1. 1	See description for AUB through AUR2. Substitute V for U, DT5 and DT6 for
AVC		0. 1. 1	DT23 and DT24 respectively. Timing is shifted so that a common unity
ÁVQ1			Add/Subtract unit can be used for all 3 accelerometers and real time.
AVQ2			
AVR1			보고 하는 생물로 보고 있는데 말로 그녀로 하는데 하는데 하는데 보고 있다. 그 사람이 하는 그는 생활하는 없는데 모르는데 그들이 되는데 하는데.
AVR2			
	•	•	

AWB AWC AWQ1 AWQ2 AWR1 AWR2	S	3. 1. 1	See description for AUB through AUR2. Substitute W for U and DT11 and DT12 for DT23 and DT24 respectively. Timing is, shifted so that a common unity Add Subtract unit can be used.
A1 † † † A24	8	2.1	Accumulator Register. A 24 bit register used in all Arithmetic and Input/Output operations except DSO. May be considered as two 12 bit shift registers with a common gated clock, one register holding the even numbered bits and the other register holding the odd numbered bits. See description of individual commands (ADD, SUB, MPY, etc.) for further details
ВВ	S	2. 2	B Register Even Bit Delay Flip-flop. Used in the execution of the DIV command to allow the least significant half of the double length dividend to be left shifted one bit position during each 12 µs cycle.
BC	S	1.3	IRR to OCR Transfer Control. Provides a 2 µs pulse when the IBR is to be parallel transferred to the OCR.
BGC	L	2. 2	B Register Gated Clock. Allows the B Register to be shifted only when used. The B Register shifts at 1 mc (2 bits at a time) during the execution phase of MPY, DIV, LRS and RTE, and shifts at 250 kc (2 bits at a time) at all other times when used.
BIE	8	1.7	Bias Register and Instruction Counter Even Bit Flip-Flep. Used to store the even bits of the Instruction Counter (during DT1-12) and Bias Register (during DT13-24) in preparation for transfer to the even half of the M Register during the first word (PC7) of execution of the TRS command.
вю	S	1.7	Bias Register and Instruction Counter Odd Bit Flip-Flop. Same function as BIE for odd bits.
BIS	S	1.8	Bias Register or Instruction Counter Select Flip-Flop. Used in the Memory Address Adder Logic to select the source of the Addend Input (Y4) for the computation of the effective address of the Operand to be used in the next command to be executed. BIS is set at the beginning of DT10 if the next command is a JOM or uses an Instruction Counter Referenced Operand. Otherwise it is reset.

BR		2.2	B Register (B1 - B24)
BRGC	L	1. 7	Bias Register Gated Clock. Allows the Bias Register to be shifted at either 1 mc or 500 kc depending on the command being executed.
X		To the same that	The Bias Register shifts at 1 mc during DT12 through DT17 at all times except during the first word of TRA and TRS, when it shifts at 500 kc during DT13 through DT24. It also shifts at 500 kc during
			DT18 through DT23 of SBR.
BR1	s	1.7	Bias Register. A 12 bit shift register used as an alternative reference for relative addressing of operands. The contents of the Bias Register
			may be changed indirectly by a TRA or TRS command or directly by an SBR or MBR command. At all other times the contents remain unchange
BR12			See description of TRA, TRS, SBR and MBR for further details
BSR			Bias Register (BR1 - BR12)
B1	s	2.2	Multiplier - Quotient (B) Register. A 24 bit register used in execution of MPY, DIV, LRS, RTE and XAB. May be considered as two 12 bit shift registers with a common gated clock, one register holding the
B24			even numbered bits and the other register holding the odd numbered bits. See description of above commands for further details.
			이 고양, 얼마, 동안 내려보다 하다 말했다면 하는 말했다면 하다 하셨다는 말을 만들었다.
CAGC	L	1.4	Control Counter and Input/Output Address Register Gated Clock.
			Provides a clock at the end of each C0 and C1 word for transfer of address field into CA1 through CA6 or for decrementing during the
			long commands. Also provides a 1 mc clock for LRS and RTE.
CAN	L	3. 5. 3	Coarse Azimuth Negative and Positive Pulses. The output signals to the Star Scanner Coarse Azimuth digital servo. Pulses are
			generated under program control at a 7.5 ms interval in the Gross Positioning Mode (GPM = 1) and at a 960 ms interval in the Star Scanning Mode (ISS = 1).
CA1	S	1.4	Control Counter and Input/Output Address Register. A 6 bit register used as a word counter for long commands (MPY, DIV, TRA and TRS),
			as a shift counter for LRS and RTE and as an address register for INP, OUT, DSI and DSO. In MPY, DIV, TRA and TRS the 3 least
	Selective relationships with	orders (Paris in account	significant bits (CA1, CA2, CA3) are set prior to command execution and decremented binarily at the end of each word time until CZ = 1.
		ASPY CONCESSION ASPY	In all other commands the address field (IB13 through IB18) of the instruction is parallel transferred into the Control Counter as shown, prior to command execution.

		S	1.4	Instruction Buffer Register
				24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 1
				6 5 4 3 2 1
				Control Counter
				In LRS and RTE the Control Counter is decremented at a 1 mc rate until
CA6				CA1 through CA5 are all zero.
CC		S	1.8	Complement Control Flip-flop. For relative addressing CC is used to
				extend the sign bit (initially in IB18) of the instruction address field for the effective address computation. For absolute addressing it is used
				to force "1"s into the four most significant bits of the 12 bit memory
				address.
CEN	1	L	3. 5. 3	Coarse Elevation Negative and Positive Pulses. The output signals to the
CEP	•	L	3.5.3	Star Scanner Coarse Elevation digital servo. Pulse rates same as
				CAN, CAP.
CME		L	1.1	Core Memory Even Bit Gate. Presents the even bits to be written into
UNID	į	_		memory. Except for STO and the last word of TRS these are the bits
				just read. In STO they are the even bits of the A Register and in the last
				word of TRS they are the even bits at the M Register (which contains the
				old Instruction Counter and Bias Register contents to be stored in
	ĺ			memory location zero).
СМО		L	1.1	Core Memory Odd Bit Gate. Same function as CME for odd bits.
02.20		_		
CMS		L	1.1	Core Memory Serial Gate. Combines CME and CMO to produce a 500 kc
				serial signal for input to the Instruction Buffer Register, Instruction
e de la companya de l				Counter and Bias Register.
CP*) em	Т		1 mcClock occurring between CP1 pulses.
CPS		T	•	Strobe Clock.
C P 1	1	T		1 mc Clock.
CP3	9 1	T		250 kc Clock. Coincident with CP5 during EDT.
CP4		T		250 kc Clock. Coincident with CP5 during ODT.
CP5		T		500 kc Clock. Coincident with 2nd CP1 in all digit times.
CP6 CP7		T T		500 kc Clock. Coincident with 1st CP1 in all digit times. 250 kc Clock. Coincident with CP6 during ODT.
CP8		T		250 kc Clock. Coincident with CP6 during EDT.
7 7 9			arc age	and and devote. Communication with OI o during DDI.

L	3. 5. 3	Common Sign Reset. A one word time discrete output signal used
	± 1	to baset the 4 Star Scanner Polarity Control Flip-Flop. Code 7313.
S	2. 6	Odd Bit Address Carry Flip-Flop. Provides carry borrow storage
		for the carry or borrow into the Odd Bit Adder.
L	2. 6	Even Bit Adder Carry Gate. Provides the carry borrow function for
		the carry or borrow into the Even Bit Adder.
s	1. 6	Instruction Count Incrementer Carry Flip-Flop. Provides carry
		storage for incrementing the instruction count.
S	1. 8	Operand Address Adder Carry Flip-Flop, Provides carry storage
		for the effective address computation.
L	1. 3	Control Zero. Designates the last word time of the long commands
		(MPY, DIV, TRA, TRS).
L	1.5	Zero State of Operation Cycle Counter. Normally true for one word
•		time (48 µs) unless a long instruction (MPY, DIV, TRA, TRS) is being executed.
S	1.5	Operation Cycle Counter. A two stage, three state counter used to
S	1.5	control the operation sequence of the Instruction Processing Unit. For normal operation (no Interrupt or Transfer) the sequence is as follows:
		normal operation (no interrupt of francist) inc sequence is as follows.
		[1] 경험 : [1] : [1
	S S L L	S 2.6 L 2.6 S 1.6 L 1.3 L 1.5

State	C2	C1	Serial Information Flow
C2	1	0	Read in two 12 bit instructions from memory
			location n into Instruction Buffer Register (IBR).
C0	0	0	Execute right hand instruction from memory leaves
			n-1. Compute effective address of operand for left hand instruction from location n and place in Memory Address Buffer Register (ABR).
C1	0	1	Execute left hand instruction from memory location n. Compute effective address of operand for right hand instruction from location n and place in Instruction Counter (IC), while simultaneously placing the
			incremented contents of IC, (n + 1), in ABR.
C2		O TOTAL STREET, AND THE STREET	Read in two 12 bit instructions from memory location n + 1 into IBR. Place contents of IC (effective address of right hand n operand) in ABR, while simultaneously placing the contents of ABR, (n + 1), in IC.
C0	0	0	Execute right hand n instruction, etc.
C1	0	1	
1 1	1 1		

DAT	S 3	3.9	Output to Data Link Discrete Output Flip-flop. Set code 7304. Reset code 7324. Also reset by MOF.
DC	S 2	2. 5	Divide Control Flip-flop. See DIV.
DEC	L 1	.4	Decrement Control Counter Signal. Enables binary countdown logic for CA1 through CA5.
DIM	S 3	3.9	Brightness Gain Change Discrete Output Flip-flop. Set Code 7306. Reset Code 7326. Also reset by MOF.
DIV	L 1	. 3	Divide Command. Decoded from Operation Code Register. Used to control gating in AU and IPU for execution of Divide command. During DIV the Operation Cycle Counter remains locked in either C0 or C1 and the Control Counter counts down to zero (PZ = 1) from its initial setting of 7 (PC7 = 1) at the word time rate. The dividend is assumed to be in the combined A (most significant half) and B (least significant half) Registers at the beginning of PC7. The divisor is shifted into the M Register from memory during PC7. At the end of PC7 the sign bits of the divisor and the dividend are compared and the Divide Control Flip-flop (DC) is set or reset depending on whether the signs are the same or different. During DT1 through DT6 of PC6 the divisor is subtracted from or added to the 1 bit left shifted dividend depending on whether DC is true or false. Subsequent changes in DC are made on the basis of comparison of A1 and CY2 at last bit time (LBT) which occurs every 12 \mus (6 digit times). DC has the dual function of controlling the Add/Subtract decision and holding the quotient bits which are entered into the least significant end of the B Register as the least significant bits of the dividend are shifted out. At the end of 24 Add/Subtract cycles (6 word times) the quotient (with sign bit inverted) is
			in the B Register and the residue is in the A Register. During PZ the A and B registers are exchanged and the quotient sign bit corrected.
DOF	*L 3	. 9	Discrete Outputs Off Signal. Used to reset certain discrete output flip-flops. Code 7317.
DRR	1 2	. 8	Data Register Ready Discrete Input Signal. Code 7256.
DSI		. 3	Discrete Input Command. Decoded from Operation Code Register. Used in conjunction with Input/Output Address Register (CA1 - CA6) decoding to cause sign bit of A Register (A24) to be set or reset depending on whether the selected Discrete Input is true or false. A1 through A23 are unaffected.

DSO	L	1. 3	Discrete Output Command. Decoded from Operation Code Regis Used in conjunction with Input Output Address Register (CA1-CA decoding to control Discrete Output flip-flops and signals, the Extrapolator Mode flip-flop and the Star Scanner Polarity and Enflip-flops.
DT1	T		Digit Time 1
* * * * * * * * * * * * * * * * * * *	8		Sequential timing pulses of 2 µs duration each occurring every 48 µs.
DT24	T		Digit Time 24
DTm-n or	T		Digit Times m through n inclusive.
DTmn			
DY	L	1. 3	Long Command Signal. True during MPY, DIV, TRA, TRS.
D1	S	2.4	Multiply Control Register. A 3 stage
D2 D3	S		register used to control the addition B4 B3 B2A D3 D2 D1
DS	D		or subtraction of the multiplicand (in the M Register) to or from the
			partial product (in the A Register). 0 0 1 +1 0 0 1
			The D1-D3 input logic performs the
			indicated transformation from the
	*		least significant multiplier bits at the end of each add cycle to control the $\begin{bmatrix} 0 & 1 & 1 & +2 & 0 & 1 & 0 \\ 1 & 0 & 0 & -2 & 1 & 1 & 0 \end{bmatrix}$
			operation during the following evole
			(Note that the B Register precesses

two bits to the right with respect to the 13 us add cycle). D1 and D2 are used to control whether the

subtraction is performed.

multiplicand or twice the multiplicand is used as the addend (Y1 and Y2) input. D3 determines whether an addition or

EAC	S 3. 5. 3	Enable Azimuth Coarse Flip-flop. Set code 7360. Reset by Scanner Servo Positioned (SSP) flip-flop, DOF or MOF. Used to control Coarse Azimuth Pulse gates (GAN and CAP) during GPM.
EAF	S 3, 5, 3	Enable Azimuth Fine flip-flop. Set code 7362. Reset same as EAC. Used to control Fine Azimuth Pulse gates (FAN and FAP) during GPM and ISS.
ЕВ	L 3.5.4	Extrapolator Borrow Signal. A 2 µs pulse occurring every 96 µs in the Extrapolator Mode (SEM = 1) when the NS Register is non-zero. Causes the NS Register to decrement every other word time until it reaches zero.
EDT	T	Even Digit Time. A 250 kc square wave, true in all even numbered digit times.
EEC	S 3, 5, 3	Enable Elevation Coarse Flip-flop. Set code 7364. Reset same as EAC. Used to control Coarse Elevation Pulse gates (CEN and CEP) during GPM.
EEF	S 3, 5, 3	Enable Elevation Fine Flip-flop. Set code 7366. Reset same as EAC. Used to control Fine Elevation Pulse gates (FEN and FEP) during GPM and ISS.

1	í		
EN	S	1. 13	ENTCTR Synchronizing Flip-Flop. Synchronizes the ENTCTR signal from the MCU with the computer word time. Used in AB Register
			logic to allow new Instruction Counter setting to be read in from the MCU during computer idle mode (IDL).
ENTCTR	I	1. 13	Enter Instruction Counter - signal from MCU.
ENTKYS	I	1. 2	Serial Information Line from MCU Control Register. When EN is
		1.9	true it presents the address which had been set in the Instruction
			Counter octal switches. When EX is true it presents the two instruc-
			tions which had been set in the Instruction Entry switches.
EX	S	1. 13	EXINST Synchronizing Flip-flop. Synchronizes the EXINST signal
			from the MCU with the computer word time. Used in IB Register
			logic to allow instructions to be read in from the MCU.
EXINST	I	1. 13	Execute Instruction - signal from MCU.
EXO	S	3. 5. 4	Extrapolator Zero Flip-flop. Set during word time that NS Register
			reaches zero in Extrapolator Mode. Reset by MOF or DOF.
FAN	L	3. 5. 3	Fine Azimuth Negative and Positive Pulses. The output signals to the
FAP	L	3. 5. 3	Star Scanner Fine Azimuth digital servo. Pulses are generated under
		7.	program control at a 7.5 ms interval in both the Gross Positioning Mode (GPM = 1) and the Star Scanning Mode (ISS = 1).
FBT	L	2. 7	First Bit Time A one misusered
			First Bit Time. A one microseond pulse occurring every 13 μ s during MPY and every 12 μ s during all other operations. Decoded
			from Multiply-Divide Bit Counter (MC1-MC4). Used in DIV to
	V. Thomas officers		designate time to place quotient bit (from DC) in B23 of B Register.
FCGC	L	3. 3. 1	400 Cycle Counter Gated Clock. Presents a synchronized pulse when the
	Tark, Value and Value divine		400 cycle reference signal (GF) goes negative. Used to clock the 400 Cycle Counter.
FCR	L	3. 9. 1	Flexowriter Carriage Return Discrete Output. Code 7342.

FC1 FC2 FC3 FC4	S S S	3. 3. 1 3. 3. 1 3. 3. 1 3. 3. 1	400 Cycle Counter. A four stage, twelve state shift logic type counter. Used in the generation of 1) the Interrupt signal (INT), 2) the Gyro Torquing Pulses (TXN, TXP, TYN, TYP, TZN, TZP), 3) the Star Scanner Servo Pulses (CAN, CAP, CEN, CEP, FAN, FAP, FEN, FEP) and 4) the Gimbal Angle Counter Control						
				(00	, 1	GC	, ' 1).		
			4	3	2	1	← GC	Operation	
			1	0	0	0	1	Output Servo Pulse (FOG = 1)	
			0	1	0	0	2		
			1	0	1	0	3		
			0	1	0	1	4	Reset GA Register (FRG=1), Output Servo Pulse (FOG=1	
			0	0	1	0	5	Count Alpha Gimbal Angle	
			1	0	0	1	6	Generate INT (middle of interval)	
			1	1	0	0	7	Count Gamma Gimbal Angle, Output Servo Pulse (FOG=1	
	and the second		1	1	1	0	8	Count Beta Gimbal Angle	
			0	1	1	1	9		
	***************************************		0	0	1	1	10	Reset GA Register (FRG=1), Output Servo Pulse (FOG=1)	
			0	0	0	1	11		
			0	0	0	0	12		
			1	<u> </u>	0	0	1	Output Servo Pulse (FOG=1)	
			1	1			1	Catput Sorvo Tariso (1 Ostri)	
			1	1					
			1	1		1			
				<u> </u>	1	<u></u> -	<u> </u>	L. A. C.	
FEP	L	3. 5. 3			r Sc			egative and Positive Pulses. The output signals to the e Elevation Digital Servo. Pulse rates same as FAN,	
FLT	S	3.9	· .		ght DOI	-	de Disc	rete Output Flip-flop. Set code 7344. Reset by MOF	
FLX	S	3. 9	2.					Discrete Output Flip-flop. Set code 7316. Reset code t by MOF.	
FLY	I	2.8	· · · · · · · · · · · · · · · · · · ·	<u>Init</u>	iate	Ai	rborne	Computations Discrete Input. Code 7206.	

FOG	L	3, 3	133 Cycle Output Pulse. Derived from 400 Cycle Counter (FC1-FC4).
FRG	L	3, 3	Gimbal Angle Counter Reset Signal. Derived from 400 Cycle Counter (FC1-FC4).
GA		3, 3	Alpha Gimbal Angle Input. A 400 cycle square wave with phase displacement from GF equal to Gimbal Angle Alpha.
GAC	L	3. 4. 2	Gimbal Angle Carry. Produces a synchronized signal to increment the high order counter (GA8 - GA12) with each overflow of GA7. The carry is synchronized to occur during the alternate word time when the high order counter is using the Unity Acceptance Unit (HBS).
GAE	L	3, 4, 3	Gimbal Angle Counter Scan Logic - Even Bits. Performs parallel to serial conversion of odd numbered bits of low order counter (GA1-GA7) and gates odd bits of high order counter to IGAE flip-flop. See IGA.
GAGC.	L	3, 4, 3	Gimbal Angle High Order Counter Gated Clock. Provides 500 ke clock pulses when counter is being incremented, recirculated or cleared.
GAN	S	3, 9	Autopilot Gain Change Discrete Output Flip-flop. Set code 7346. Reset by MOF or DOF.
GAO	L	3, 4, 3	Gimbal Angle Counter Scan Logic - Odd Bits. Performs parallel to serial conversion of even numbered bits of low order counter (GA1-GA7) and gates even bits of high order counter to IGAO flip-flop. See IGA.
GA1	S	3, 4, 2	Gimbal Angle Counter - Low Order. A 7 stage, 1 mc, straight binary counter. The counter is set (to all 1's) by FRG prior to the alpha count interval. During the alpha count interval it counts while GC4=1. During the Interrupt interval the count is read out into the A Register (IGA=1) and the counter is reset. During the first halves
GA7	S	3, 4, 2	of both the gamma and beta count intervals the counter counts while GC4=1 and is read out and reset during the last halves.
GA 8	S	3, 4, 3	Gimbal Angle Counter - High Order. A 5 stage serial shift register which increments on the overflow of GA7 during the gimbal angle count intervals. The register is set (to all 1°s) by FRG and also upon
GA12	·S	3, 4, 3	readout to the A Register (IGA=1).

GB	I	3.4.1	Beta Gimbal Angle Input. A 400 cycle square wave with phase displacement from GF equal to Gimbal Angle Beta.
GC	I	3.4.1	Gamma Gimbal Angle Input. A 400 cycle square wave with phase displacement from GF equal to Gimbal Angle Gamma.
GCG	L	3.4.1	Gimbal Angle Count Gate. A signal which is true during the phase displacement interval of each of the 3 count intervals. The phase displacement interval is defined as the interval from the fall of the reference signal (GF) to the fall of the angle signal (GA, GB or GC). For beta and gamma angles greater than 180°, the phase displacement interval is undefined.
GC1 GC2	SS	3.4.1 3.4.1	GF Trailing Edge Synchronizer. GC1 produces a 400 cycle pulse of 1µs duration in synchronism with the trailing edge of GF. This pulse is used (in FCGC) to step the 400 Cycle Counter and in the set logic of GC3.
GC3	S	3.4.1	Alpha > 180° Detector. This flip-flop is set at the beginning of the alpha count interval if the alpha gimbal angle is greater than 180°. Used in count gate logic GCG.
GC4	S	3.4.1	GCG Synchronizing Flip-flop. Synchronizes GCG with 1 mcclock.
GC5 GC6	S	3.4.2	Gimbal Angle Low Order Counter Overflow Detector and Synchronizing Fup-flops. Detects and holds the 1 µs overflow signal (GA7PR) until the high order counter (GA8-GA12) is incremented.
GF	I	3. 3 3. 4. 1	400 Cycle Reference Signal. A 400 cycle square wave used in the 400 Cycle Counter and Gimbal Angle Counter Control Logic.
GPM	S	3.5.3	Gross Positioning Mode Flip-flop. Set code 7315. Reset when, Scanner Servo Positioned Flip-flop is set (SSP=1). Also reset by MOF or DOF. Used in Star Scanner logic to enable borrow pulses (SB) to be generated for decrementing the NS Register and to enable the Output Pulse Sync. (ST1). During Gross Positioning Mode the Star Scanner is slewed from the index position to a predetermined star position under program control.
GRG		3.4.2	Gimbal Angle Low Order Counter Reset Gate. Used to set GA1-GA8 when FRG is true and also when the GA Register is read into the A Register (IGA=1).

	•	,	•	
	наі	L	3. 1. 3	Half Adder A Serial Input. Gates UV and WD Registers to Half Adder A (HAS)
	НАК	S	3. 1. 3	Half Acter A Carry Flip-flop. Used as a common second rank flip-flop for the 4 primary rank carry flip-flops (HUK, HVK, HWK, HDK).
	HALT	L	3.9	Halt Discrete Output Signal to MCU. Code 7370.
Andread a second second second second	HAS	L	3.1:3	Half Adder A Sum Output. Used to recirculate and increment UV and WD Registers.
en de imperior de la company d	НАТ	S	3. 1. 3	Half Adder A Timing Flip-flop. Used in control of carry Flip-flops (HUK, HVK, HWK, HDK).
Mary 1289 (Mary 1 Copyrights on mary	HAW	S	3. 1. 3	Alternate Word Flip-flop. Used to increment real time segment of WD Register at a frequency of 10 kc.
establishment of the object of the control of	HBB1	S	3.7	Half Adder B Borrow Storage Flip-flop No. 1. Detects the 2 µs borrow pulses from the Star Scanner (SB) Altimeter (LB) Gyro Torquer (TB1) and Extrapolator (EB) logic and causes HBK1 to be
Carlotte Charles and Carlotte				reset on the first "1" bit from the serial input (HBI) for decrementing.
AC A TO SUMMARY CONTRACTOR OF THE PROPERTY OF	нвв2		3.7	Half Adder B Borrow Storage Flip-flop No. 2. Detects the 2 μ s borrow pulses from the Odometer (OB) and Gyro Torquer (TB2) logic and causes HBK2 to be reset on the first "1" bit from the serial input (HBI) for decrementing.
Control Season was when secure and section in	НВС1		3.7	Half Adder B Carry Storage Flip-flop No. 1. Detects the 2 μs carry pulse from the Star Scanner (SC) Altimeter (LC) Gimbal Angle Counter (GAC) and Gyro Torquer (TC1) and causes HBK1 to be on the first "0" bit from the serial input (HBI) for incrementing
A TANK O MANAGE A STREET	HBC2	S	3.7	Half Adder B Carry Storage Flip-flop No. 2. Detects the 2 pulses from the Odometer (OC) and Gyro Torquer TC2 and causes
Selection of the last		· Little Company of the Company	e g	HBK2 to be reset on the first "0" bit from the serial input (HBI) for incrementing.
Designation of the last				
1		1		

ны	L	3.7	Half Adder B Serial Input Gates TA, NS and GA Registers to Half						Half		
			Add	er B	n accor	rdance with following	table:				
			Mode	wci	DT	" Function	Data Location	Carry/ Borrow Pulse	Carry- FF		
			NAV	g O	1-7	Gyro - X Axis	TA1-TA7	TC2, TB2	HBK2		
vet Vet			NAV	0	9-15	Gyro - Y Axis	TA8-TA14	TC1, TB1	нвк1		
	- The state of the		NAV	0	17-23	Gyro - Z Axis	TA16-TA21	TC2, TB2	нвк2		
			NAV	1	1-5	Altimeter	NS1-NS5	LC, LB	HBK1		
•			NAV	1	6-12	Odometer	NS6-NS12	OC,OB	нвк2		
			NAY	1	18-23	Gimbal Angles	GA8-GA12	GAC	HBK1		
K• ★ ₃ ,			FLT	0	1-7	Autopilot - Yaw Axis	TA1-TA7	(None)			
. <i>i</i>	i j		FLT	0	9-15	Autopilot-Roll Axis	TA8-TA14	(None)	-		
		•	FLT	0	17-23	Autopilot-Pitch Axis	TA16-TA21	(None)			
	•		FLT	1	1-12	Extrap/Scanner	NS1-NS5	EB, SB, SC	HBK1		
			FLT	1	18-23	And the second s	NS6-NS12	GAC	HBK1		
HBK1 HBK2	L S	3.7	acc <u>Hal</u> flip	Half Adder B Carry Input. Gates HBK1 and HBK2 to Half Adder B in accordance with preceding table. Half Adder B Carry/Borrow Flip-flops. Operate as Carry/borrow flip-flops for incrementing and decrementing functions as indicated in the preceding table.							
HBS	L	3.7			er B Su Register	m Output. Used to re	circulate and	l increment	ΓA, NS		
HDK	S	3.1.3		al Tin Regi		y Flip-flop. Used to i	ncrement re	al time count	er in		
HUK	S	3 1/3	Acc	celero	meter	Carry/Borrow Flip-f	lops. Used to	increment o	or		
HVK	S	3. 1. 3	dec	reme	nt Acce	elerometer counters i	n UV and WD	Registers.			
HWK	S	3. 1. 3									
IAA	4	2.8	Ind	ex An	gle Ach	nieved Discrete Input.	Code 7210.				
IADE	S	3	Inp eve	Input Accelerometer and Real Time Registers - Even Bits. Holds even bits of UV and WD Registers to be read into A Register.							

IADO	S	3.1.2	Input Accelerometer and Real Time Registers - Odd Bits. Holds odd bits of UV and WD Registers to be read into A Register.								
IBGC	L	1. 2	500	Instruction Buffer Register Gated Clock. Allows IBR to shift at 500 kc during instruction read in and at 1 mc during effective address computation and half rotation.							
IBR		1.2	<u>Ins</u>	truction B	uffer Registe	<u>r</u> (IB1 - IB24).					
IB1 	SS	1.2	the	Instruction Buffer Register. A 24 bit shift register used to buffer the instructions as they are read in from memory to recirculate the instructions for the purpose of the effective address computation.							
	and a control of the same		occ	DT	Shift Rate	Operation					
•			C2	1-24	500 kc	CMS→IB24. Read in two 12 bit instructions.					
			C0	12-23	1 mc	Full recirculation. IB13>X4 to form operand address for next C1 executed instruction.					
			C1	2-7	1 mc	Half recirculation to place right hand instruction in IB13 - IB24.					
				12-23	1 mc	Full recirculation. IB13 > X4 to form operand address for next C0 executed instruction.					
•			C2	1-24	500 kc	Repeat cycle.					
IC		1.6	Inst	ruction Co	ounter (IC1-I	C12)					
ICGC	L	1.6				Clock. Allows Instruction Counter to be 1 mc depending on operation.					
ICP	L	2.8	Inse	ert Check	Point Discret	e Input. Gode 7212					
IC1 IC12	s s	1.6 1.6	add			bit serial register used to buffer 1) the instruction id address of the instruction to be executed					

S

L

3.8

1. 12

 \mathbf{DL}

Œ

			1	-	The state of the s	proportion and a contract to the second of t	programme and a contract of the contract of th	
	IC1 (con't)	S	1.6	occ	DT	Shift Rate	Input	Output
The second second				C2	12-17	1 mc	AB1→IC12. Instruction address n	IC1→AB12. Operand address for next C0 executed instruction.
And of the continuent of the special states				C0	12-17	1 mc	IC1→ IC12. (Recirculate)	IC1→Y4 (BIS=1) to form operand address for next C1 executed instruction.
				C1	12-17	1 mc	S4→IC12. Operand address for next C0 instruction	IC1→Y4 (BIS=1) to form operand address for next C0 executed instruction.
3				C2	12-17	1 mc	AB1→IC12. Instruction address n+1. Repeat cycle.	IC1→AB12.
	ID	L	2.8	Disc	rete Inp	ut Selection	Gate. Combines Discre	ete Input signals and Input

Discrete Input Selection Gate. Combines Discrete Input signals and Input Output Address Register states (PC3-PC7 and SZ-SC3).

Computer Idle Flip-flop. Set at the beginning of C2 if LOGIDL is

Computer Idle Flip-flop. Set at the beginning of C2 if LOGIDL is true. During IDL all AU and IPU registers are either recirculated for output to the MCU or held static as indicated. Input/Output registers are unaffected.

Register		Dat	a Rate	•
AR	Recirculated	250 kc	2 bit para	lel
BR	Static		•	
MR	Static		*	
IBR	Recirculated	500 kc	Serial	
OCR	Static			
CAR	Static			
OCC	Static			
BSR	Recirculated	500 kc	Serial	
IC	Recirculated	500 kc	Serial	
ABR	Recirculated	500 kc	Serial	, # ,*
MAR	Static			

Input Even bit. Presents even bits of program selected input registers to the A Register logic.

IGA	L	3.4.3	Input GA Counter to A Register. Selects GA Counters to be read into A Register. Used in GA Counter logic to cause all counter stages to be set following readout. The GA Counter GA1 - GA12 is read into bit positions 12 through 23 of the A Register and the
The second secon			sign bit (A24) is always positive (zero). Therefore the odd numbered bits of GA (GA1, GA3, etc.) are read into even positions of A (A12, A14, etc.) and vice versa.
IME	Ι	3.8	Input MCU Data Register - Even Bits. Even bit data input line from MCU Data Register.
IMO	Ι	3.8	Input MCU Data Register - Odd Bits. Odd bit data input line from MCU Data Register.
INP	L	1.3	Input Command. Decoded from Operation Code Register. Used in A Register logic to allow IE and IO to be shifted in.
INS	L	3. 5. 1	Input NS Register. Selects NS Register to be read into A Register. Used in NS Register logic to cause all register stages to be reset following readout. The NS Register is read into bit positions 13
			through 24 of the A Register.
INSE	S	3.5.1	Input NS Register - Even Bits. Holds even bits of NS Register to be read into A Register.
INSO	S	3.5.1	Input NS Register - Odd Bits. Holds odd bits of NS Register to be read into A Register.
INT	L		Interrupt Signal. A variable length (T > 48 µs) logically generated pulse occurring every 30 ms. In the compute mode (IDL = 0) INT goes true in the middle of the Interrupt state of the 400 Cycle Counter, and initiates the Interrupt sequence. During the Interrupt sequence the following operations occur: 1) Program control is transferred from location n to location 7777 where the instruction pair No Op, TRS(AT) is stored (assuming that the Interrupt subroutine is to be executed). 2) The incremented IC (n+1) and the BSR settings are stored in location 0001. 3) The IC and BSR settings for the Interrupt subroutine are obtained from location AT. 4) The subroutine is executed. The last word of the subroutine contains a TRA (001) instruction which returns program control back to location n+1. For specific dtails of timing and information flow see next page.
1 :	1	1	

AR						A STATE OF THE STA		<u>and the state of </u>	a and property of the control of the		parameter and any section of the section of	Apple to the second				PCT
occ			C1			C2		C0		Ç1	and the second s		Ć2		/ J	<u></u>
DT	24 7	1 2 7	12 17	7 18 23 24	24 1 12	17 2	24 1 . 22	17 23	A 1 2 7	12	17 23 24	4 1 12	17	24	Į 1247	A 177
NT ====	and the state of t			and the second s	1	grap addingunga (grap) or objectioners day to copy a graphing the st		- g disk story i day disk sameno konkarang basar	ar ye yere a was in the form of the support of the		engo ak alembarah esta kali se malah aumah sada akhi k	delignada prisina esta e principal de la companya d	gan a port an eft wild of the little section and	man on the second of the secon	And the second of the second	Section of the second section
NT3		galling material and a supplying the first and a state of the contract of the supplying the supplyin	And the second section of the s	angilife a angla angla ang ang ang ang ang ang ang ang ang	ga dhankan shiniga bada sayati babana i kara bir a	en e	*	g a rentina agrica national restriction and are selected and selection a			THE THE PROPERTY OF THE PROPER	regional and real state of the	an a tha an			
NT1		A Commission of the Commission	englik digen selakakan kapadan kenada mendan mendalah selaja digenalah sel						a di salah d		a because of a benefit of the ending			Andrew Control of the	Andrews Color of the Color of t	
NT4			and the second section of the second section of the second section of the second section secti	and the second s		The second secon	# A	g a sign and the state of the s	and the second s							
NT2	and the spirit of the second s	Managaria aprili ambana	(2) (2) (2) (2) (2) (2) (2) (2) (2) (2)	e mages opphæsemæselige i store et han statement fære et hære				graphic and the angle of the state of the st			**************************************	The make a Standard Market of the second of				
instruction Executed		The second of th	ILa		C	Vone)	The state of the s	I Rn		No op			(None)			
	t n	The second secon	OL _n		and the second of the second	1777]				0 - No op			n+1] n+1]	•	AS	
Memory	In Out		OLn	And the second s	[7777] = No	and the state of t	T)	ORn ORn		0 - No op	<i>,</i>	[n	+13	د روس وروس در مان در این در	AS AS	The state of the s
	In	- 10						R	R/2		R	CM:SI	<u>[n+1]</u>			
IBR	Out	R/2	R		1R	8 [7777] in, ILa		n				TRS(AT	T), No op	4 × × × · · · · ·		dan dan sangan san
		and the second of the second o	S4(ARo)		<u>_M</u>	IR (n)		R			(AT)		ABR (n+1) AT	_	CMS(AS)	
L.	Out	opposite con a dispensive story of the engage of the experience of	n.	A STATE OF THE STA		ARn				ņ	n	•	A 1		, D T 1	Alle Services
BSR	<u>In</u>		R			R		R			R ·		R			<u>_C</u>
	Out	Commence of the second					*			4						
ABR	In		-2-	7777	<u>1C</u> ./	(ARn)		(A -No op) ARn		S3.4°	(n + 1) - No op	J	$\frac{IC (AT)}{n+1}$			
	Out	an addition to the second of t	ALA		177			Ann	The second secon							
MAR			ALn		77	777		ARn		A - No op)		n + 1		一	AT
		en e	1			Andrew T	i de la constante de la consta								IC(n+1)	В
MR	In Out		ic (a)			0				*.					10(11-1)	
	24 1	1 2 7	10 17	7 18 23 24	Applications with the design of the second		24 1 12	17	24 1 2 7	12	17 2: 24	4 1 12	2 17	24	1 12 13	13 1

n = Instruction Address n

ALn = Operand Address for left instruction from Location n

ARn = Operand Address for right instruction from Location n

AS = Address of first location of Interrupt subroutine

AT = Address of Transfer Table location where new IC and BSR settings are stored

BS = Bias Register Setting

ILn = Left instruction from Location n

IRn = Right instruction from Location n

OLn = Operand for left instruction from Location n

ORn = Operand for right instruction from Location n

			PC7	PC6	PC5 = CZ			CAR
ÇĪ	Č2		G 0	Co -	CO		G1 (a)	occ
The second of the second of the second of	23 24 1 12 17	24 1 12 12	17 16 23.24	1 12 14 18 23 24 1	12 17 24 1	2 7	19 17 24 A	DT
	and the second section of the second section is a second section of the second section	programme and the state of the	agentina and a service and the service of the servi	and the second s		and the second s		INT
g (1971) agus e e (1974) beartas a chiagianna (1974) e en •	ay day ana ang makang mga mga mga mga mga mga na na na ang mga mga mga mga na na Na na		i i i i i i i i i i i i i i i i i i i		popular and from the Control of State of Control of Con			INT3
	en e		garagen i vojasten en e				and the second s	INT
and the second s					nanga yang sang sang sang sang sang sang sang s	resolvening day of the contract of the	A transfer of the second secon	<u>INT4</u>
	and the second s		en e	The state of the s	and the second s	The state of the s		INT2
				9.2X				- I - I - I - I - I - I - I - I - I - I
No op	(None)			TRS	The state of the s	a see to the second	IL - AS	Inst. Execut
0 - No op 0 - No op	n+1	AS AS	BSb BSb	[AS]	$\frac{MR (n + 1, BSa)}{[0001]}$		OL - AS OL - AS	Memory
R	CMS[n+1] TRS(AT), No op			CMS [AS]	R	R /2	R	IBR
S4 (ΛΤ) n	ABR (n+1) AT	$\frac{CMS(AS)}{n+1}$	R	R	R		S4 (AR - AS) AS	IC
R	\mathbf{R}		CMS (BSb) BSa	R	R		R.	BSR
S3 (n + 1) A - No op	$\frac{IC (AT)}{n+1}$	in the second se	IC(AS)	S4 (0001) AS	S4 (AL - AS) 0001		S3 (AS+ 1) AL - AS	ABR
A - No op	n + 1		AΤ	AS	0001		AL - AS	MAR
		IC(n+1)	BSR (BSa)		$\begin{array}{c c} 0 & 0 \\ n+1 & BSa \end{array}$			MR
	2: 24 1 12 17	24 1 12 13	17 18 23 24	1 12 17 18 24 1	1 12 17 24 1		12 17 24 1	DT

BS = Bias Register Setting

ILn = Left instruction from Location n

IRn = Right instruction from Location n

OLn = Operand for left instruction from Location n
ORn = Operand for right instruction from Location n

R = Full cotation of register contents R/2 = Half cotation of register contents

INT1	S	1. 11	Interrupt Control Flip-Flops. Used to synchronize the Interrupt state (from the 400 Cycle Counter) with the OCC and to define the intervals at the Interrupt sequence. The Interrupt sequence is inhibited (at the beginning of C1) if a long command is not in its last word time of execution or if a transfer or a JOM is to be executed in the following CO. See timing chart on preceeding page.
INT5	S	1. 11	MCUINT Storage Flip-Flop. Remembers the MCU Interrupt signal until the Interrupt sequence can be initiated. Used in INT logic.
Ю	L	3.8	Input Odd Bit. Presents odd bits of program selected input registers to the A Register logic.
IPU		1.0	Instruction Processing Unit.
ISS	S.	3. 5. 3	Star Scanning Mode Flip-Flop. Set code 7311. Reset when the Scanner Servo Positioned Flip-Flop is set (SSP=1). Also reset by MOF or DOF. Used in Star Scanner logic to enable carry (SC) and borrow (SB) pulses to be generated for incrementing or decrementing the NS Register and to enable the Output Pulse Gates.
ISW	L	3. 5. 3	Input SW Register. Selects the SW Register to be read into the A Register. Used in SW Register logic to cause all register stages to be reset following readout. The star pulse width information is read into bit positions 1 through 4 of the A Register. Bit positions 5 through 24 are made zero.
ISWO	S	3. 53	Input SW Register - Odd Bits. Holds the odd bits of the SW Register to be read into the A Register.
IUQ IUR	I	1 1 1	U Accelerometer Quadrature and Reference Signals. Variable frequency square wave input signals indicating sign and magnitude of change of velocity along the U Axis. See AUQ1, AUR1.
IUV	L	3. 1. 2	Register. Used in UV Register logic to cause all register stages to be reset following readout. The U Accelerometer count is read into bit positions 1 through 9 of the A Register with the sign bit (position9) extended into positions 10 through 12. The V Accelerometer count is read into bit positions 13 through 21 with the sign bit (position21)
			extended into positions 22 through 24.

IVQ	I	3. 1. 1Ç	V Accelerometer Quadrature and Reference Signals. See
IVR	I	3. 1. 1	AVQ1, AVR1.
IWD	L	3. 1. 2	Input WD Register. Selects the WD Register to be read into the
			A Register. Used in WD Register logic to cause all register
			stages to be reset following readout. The W Accelerometer count
			is read into bit positions 1 through 9 of the A Register with the sign
			bit (position 9) extended into positions 10 through 12. The delta t
·4.			count is read into bit positions 13 through 21 (sign always positive).
IWQ	1	3. 1. 1	W Accelerometer Quadrature and Reference Signals. See AWQ1,
IW R	I	3. 1. 1	AWR1.

JC	S	1.8	JOM Control Flip-Flop. Set at the beginning of DT10 if a Jump-on-Minus (JOM) command is next to be executed. Used in the X4 logic to extend the sign of the 8 bit JOM address field in forming the effective address of the jump location.
JMP		1.3	Jump Signal. Decoded from the Operation Code Register. Concitional on the A Register being negative (A24=1). Used to inhibit the ABR will not change during C1 and the memory contents accessed during the following C2 will be from the JOM effective address. Therefore program control will be transferred to the JOM effective address. If JMP = 1 during C0 (right coded JOM) the ABR will not change during C0 and the memory contents accessed during the following C1 will be from the JOM effective address. This has the effect of changing the operand address of the left coded instruction following a right coded JOM to the JOM effective address but does not affect program control. If the left coded instruction following a right coded JOM is a TRA, TRS or TRM, the JOM effective address will be accessed instead of the specified transfer table address, thereby giving all memory locations the capability of being used as transfer table locations.
JN	L	1.4	JOM next C0 or C1. Decoded from operation code field of IBR. Used in MDTN to inhibit the Interrupt sequence. Also used in setting JC and BIS.
JOM	engeliere traditioner ingelier den stept of the stept of		Jump-on-Minus Command. An operation code not explicitly decoded but used in forming JMP. If the jump is executed (A24=1), either program control is transferred or the operand address of the following instruction is modified (see JMP). The location of the jump or operand address is relative to the Instruction Counter with a range of +127 to -128. If the jump is not executed (A24=0) the effect is essentially the same as if no operation had been coded.
LB	L	3.5.2	Altimeter Borrow. A 2 µs pulse occurring once for every Negative Altimeter pulse (NAL), synchronized with the Word Counter (WC1, WC2) and the digit time to occur at the proper time to decrement the Altimeter segment of the NS Register (See HBI). Used in the HBK1 and HBB1 logic.

LBT	L	2.7	Last Bit Time A one mismanal miles
1417) #	1	40 [Last Bit Time. A one microsecond pulse occurring every 13 us during MPY and every 12 us during all other operations. Decoded
			from Multiply-Divide Bit Counter (MC1-MC4). Indicates the last
			bit time of the 13 us multiply cycle and the 12 us divide cycle.
			Used in MPY to provide timing for 1) extending the sign bit of the
			right shifted partial product in the A Register, 2) placing the
			least significant bits of the partial product in the most significant
			end of the B Register, 3) setting up the Multiply Control Register
		10	(D1-D3) for the following cycle and 4) resetting the Carry flip-
			flop (CY1). Used in DIV to provide timing for 1) placing the most
	E.		significant bit of the B Register (initially containing the last
			significant half of the dividend) into the least significant end of the
			A Register, 2) setting up the Divide Control flip-flop (DC) and
			3) resetting the Carry flip-flop (CY1).
LC	L	3, 5, 2	Altimeter Carry. Same as LB for Positive Altimeter pulse (PAL).
			Used in the HBK1 and HBC1 logic.
LDA	L	1. 3	Load Accumulator Register Command. Decoded from Operation
			Code Register. Used in A Register logic to allow information from
			specified memory location to be read into A Register.
LN1	S	3, 5, 2	Negative Altimeter Pulse Synchronizing Flip-Flops. Provide a
LN2	S	3, 5, 2	single computer synchronized pulse for each negative altimeter pulse (NAL).
			엄마 얼마를 하다면 하다. 그는 내가 하는 사람들이 되는 것이 되었다면 하는 것이 되었다.
LP1	S	3.5.2	Positive Altimeter Pulse Synchronizing Flip-flops. Provide a single
		at military and the	computer syncrhonized pulse for each Positive Altimeter Pulse (PAL).
LRS	L	1. 3	Long Right Shift Command. Decoded from Operation Code Register.
•			Used to control gating in AU and IPU for execution of LRS command.
			Prior to the execution of LRS the address field of the LRS instruction
			(in IB13-IB18) is parallel transferred to CA1-CA6 (See CA1-CA6).
			During DT1 through DT12 the Control Counter is decremented at a
			1 mc rate and the combined A and B Registers are shifted at 1 mc, two bits at a time, sign bit extended, until CA1 through CA5 are all
i			zero. During DT13 through DT24 if CA6 = 1 the combined A And B
			Registers are rotated, bypassing the sign bit position of the B
•			Register (B24), to accomplish the one bit right shift. With the last
			clock pulse of the rotation (SCF=1) the sign bit (in B1 is placed in
			both A24 and B24.
MA	s	2, 3	M Register Odd Bit Delay Flip-Flop. Copies M1 during MPY. PC7*.
			Used as an additional stage in the rectrculation path of the odd M
			Register so that the multiplicand will not precess during the 13 µs multiply cycle.
			요한 생물을 통해 보고 있었다. 보는 이 물로에 보고 있었다. 보고 이 보고 있는 사람들이 보고 있는 것이 되었다. 이 보고 있는 것이 되었다. 그렇게 되었다. 그런 그런 그런 그런 그런 그런 그런 그 마음이 보고 있는 것이 그 물로 만들는 것이 되었다. 사람들은 사람들이 되었다. 그런
MAC !	L	3, 9	Manual Input Scanner Discrete Output. Code 7354.
			교육 사람들은 그는 그들은 그렇게 되었다. 이 점점 가장 모습을 보는 사람들이 되었다. 그는 그 사람들은 그는 그를 가장 하는 것이 되었다. 그렇게 하는 그는 그를 가장 하는 것이 없는 것이다. 그를 가장 하는 것이다.

MAGE	P	1.30
MA R.		1. 10
MA1	s	1. 10
MA12	s	1.10
NI Ri ₂₄	s	2.3
		of specific control of the spe
MBR	L	
		And the second s
MCGC	L _{itte}	2.7
MCU		X .
MC1	8	2 7
MC2	S	2.7
MC3	5	2.7
MC4	s	2.7

MA Register Gated Clock. Causes the ABR to be parallel transferred into the MAR at the middle of every DFM.

more Address Register. (MA - MA12)

Memory Address Register. A 12 bit parallel access register used to hold the address of the instruction or operand during the word time that the instruction or operand is being read out.

MRegister Even Bit Delay Flip-flop. Copies M2 during MPY. PC7*. Used as an additional stage in the recirculation path of the even M Register so that the multiplicand will not precess during the $13 \mu s$ multiply cycle.

Modify Bias Register Command. Decoded from the Operation Code Register. Used in the Bias Register logic to cause the Bias Register based effective address to replace the contents of the Bias Register. Modification may be in the range from +31 to -32 of the existing Bias Register contents.

MC Gated Clock. Causes the Multiply-Divide Bit Counter to shift at 1 mc at all times other than when the counter is in the FBT state during PC7.

Manual Control Unit

Multiply-Divide Bit Counter.

A 4 stage. 1 mc serial counter having 12 states during DIV. PC7* and 13 states at all other times. Used to define the 12 μ s add cycle during DIV and the 13 μ s add cycle during MPY. Normally, the counter is free running until PC7. FBT=1. When PC7*=1 it resumes counting and if DIV=1 it skips the 0000 state.

MC 1	MC2	MC3	MC4	MPY	DIV	
1	0	0]	1.	1	FBT
1	1	0	0	2	2	
0	1	1	0	3	3	
1	0	1	1	4	4	
1	1	0	1	5	5	
1	1	1	0	6	6	
0	1	1	1	7	7	
0	0	1	1	8	8	
0	0	0	1	9	9	
0	0	0	0	10		
1	0	0	0	11	10	
0	1	0	o	12	11	
0	0	1	0	13	12	LBT

•	1	1	
MDTN	L	1.4	Multiply, Divide, Transfer or Jump Next C0 or C1. Decoded
			from IBR. Used in setting CA1 - CA3 prior to execution of
			MPY, DIV, TRA, TRM, TRS and JOM. Also used to inhibit
	İ		the Interrupt sequence.
MGC	L	2.3	M Register Gated Clock. Allows the M Register to be shifted
	[T		only when used. The M Register shifts at 1 mc during the add
			cycles of MPY and DIV and when it is used as a buffer for the
		i.	Instruction Counter during the Interrupt sequence. It shifts at
1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -			
•		1	250 ke while accepting operands from memory during the first
			word of MPY and DIV and during TRS when it is used as a buffer
			for the Bias Register and Instruction Counter.
MOD	T 1	0.0	No. 1 Constant No.
MOF	Ι	3.9	Memory Off Signal. Generated by MCU. MOF = 1 when memory
	}	3.5.3	is not operational. Used to turn off certain Discrete Output and
•		3.5.4	Control Flip-flops.
		3.6.2	
MPY	L	1.3	Multiply Command. Decoded from Operation Code Register. Used
			to control gating in AU and IPU for execution of Multiply command.
	1		During MPY the Operation Cycle Counter remains locked in either
	•	h e	C0 or C1 and the Control Counter counts down to three (PC3=1) from
			its initial setting of 7 (PC7=1) at the word time rate. The multiplier
			is assumed to be in the A Register at the beginning of PC7. The
	*	7	multiplicand is shifted into the M Register from memory during PC7
			while the multiplier is shifted into the B Register and the A Register
			is reset. At the end of PC7 the Multiply Control Register (D1-D3) is
			set up for the first add cycle. During each of the first 11 add cycles
		£	(W24=1) a new partial product is formed from the previous partial
			product (in the A Register) and the multiplicand and placed in the A
		1	Register, shifted two bits to the right. The two low order bits of
			each partial product are placed in the high order end of the B Register,
		1.1	replacing used multiplier bits. During the last add cycle (W25=1) the
			new partial product is shifted one bit to the right and becomes the final
			# CONTROL #
	*		product. During the last 18 digit times of PC3 the registers are held
	i		static, with the sign bit of the product in A24 and B24, the most
			significant half of the product in A23 through A1 and the least signifi-
	1		cant half in B23 through B1.
	l.		
MR		2.3	M Register (M1 - M24)
-) 	
MRD	L	3.9	MAGIC Read Discrete Output. Code 7372
MRE	S	1.1	Memory Read Flip-Flop - Even Bits. Copies the even bit discriminator
		,	output at strobe clock (CPS) time.

	1	1	
MRO	S	1.1	Memory Read Flip-Flop - Odd Bits. Copies the odd bit discriminator, output at strobe clock (CPS) time.
MSK	L	1.3	Mask Command. Decoded from Operation Code Register. Used in the A Register logic to cause the contents of the A Register to be replaced with the logical and of the A Register contents and the specified memory location contents.
M1 	S S	2.3	Multiplicand - Divisor Register. A 24 bit register used in the execution of MPY, DIV, TRS and in the Interrupt sequence. May be considered as two 12 bit shift registers with a common gated clock, one register holding the even numbered bits and the other register holding the odd numbered bits.
NAL	I	3.5.2	Negative Altimeter Pulse Input. A $75 \pm 25 \mu s$ pulse occurring each time the altimeter senses a unit change in the negative direction.
NAV	I	2.8	Earth Navigation Mode Discrete Input. Code 7216.
NCP	S	The state of the s	Near Check Point Discrete Output Flip-flop. Set Code 7310. Reset code 7330. Also reset by MOF.
NOD	1	3.5.2	Negative Odometer Pulse Input. A $75 \pm 25~\mu s$ pulse occurring each time the odometer senses a unit distance change in the backward direction.
NORMINT	I	1.11	Normal Interrupt Signal from MCU. Used in the INT logic to enable the computer generated interrupt.
NSGC	L	3.5.1	NS Register Gated Clock. Allows the NS Register to shift at 500 kc when it is being recirculated, incremented, decremented or cleared.
NSZ	S	3.5.3	NS Register Zero Detector. Used in the Scan Mode Control logic to set SSP when the NS Register reaches the all zeroes state during GPM or SEM.
NS1 	S	3. 5. 1	Earth Navigation, Star Scanner and Extrapolator Register. A 12 stage serial shift register used as 1) an accumulator for the odometer and altimeter pulses during the Earth Navigation Mode, 2) an up-down counter for the Star Scanner Servo Control and 3) an extrapolator for generating the Sustainer Cut-off signal (SCO). The NS Register time shares Half Adder B for incrementing and decrementing. See HBI.

	•	1.	
ОВ	L	3.5.2	Odometer Borrow. A 2 µs pulse occurring once for every Negative Odometer Pulse (NOD), synchronized with the Word Counter (WC1, WC2) and the digit time to occur at the proper time to decrement the
			Odometer segment of the NS Register. Used in the HBK2 and HBB2 logic.
OC	L	3.5.2	Odometer Carry. Similar to OB for Positive Odometer pulse (POD). Used in HBK2 and HBC2 logic to increment the NS Register.
occ		1.5	Operation Cycle Counter (C1, C2)
OCR	P	1.3	Operation Code Register (OR1-OR6)
ODT	Т		Odd Digit Time. A 250 kc square wave, true in all odd numbered digit times.
ONS	AND THE PROPERTY OF THE PROPER		Output A Register to NS Register. Used in NS Register logic to cause the 12 least significant bits of the A Register to be read into the NS Register.
ON1 ON2	s s	3. 5. 2 3. 5. 2	Negative Odometer Pulse Synchronizing Flip-flops. Provide a single computer synchronized pulse for each Negative Odometer Pulse (NOD).
OPU			Output Processing Unit
ORGC	L	1.3	OCR Gated Clock. Provides a clock pulse for the parallel transfer of the order code field (IB19-IB24) of the IBR to the OCR.
OR1	S	1.3	Operation Code Register. A 6 bit register used to hold the commands during execution.
OR6	S	1.3	
ОТА		3.6.1	Output A Register to TA Register. Used in TA Register logic to cause the information in A1 - A7, A9 - A15 and A17 - A23 to be read into the TA Register.
OUT	L	1.3	Output Command. Decoded from the Operation Code Register. Used in the A Register logic to cause the register to recirculate.
PAL	Ι	3.5.2	Positive Altimeter Pulse Input. A $75 \pm 25 \mu s$ pulse occurring each time the altimeter senses a unit change in the positive direction.
POD	Ι	3.5.2	Positive Odometer Pulse Input. A $75 \pm 25 \mu s$ pulse occurring each time the odometer senses a unit distance change in the forward direction.
4	ĺ		

	1 1	1	
RDI	s	1.1	Read Drive Inhibit Flip-flop. Used to inhibit the memory read currents when information is not being read. Set after the first word of MPY, DIV and IDL.
RED	S	3.9	Ready to Launch Discrete Output Flip-flop. Set code 7312. Reset code 7332. Also reset by MOF.
RTE	L	1.3	Rotate Command. Decoded from Operation Code Register. Used to control gating in the AU and the IPU for execution of RTE command. Prior to the execution of RTE the address field of the RTE instruction (in IB13 - IB18) is parallel transferred to CA1 - CA6. During DT1 through DT12 the Control Counter is decremented at a 1 mc rate and the combined A and B Registers are rotated two bits at a time, bypassing the sign bit position of the B Register (B24), until CA1 through CA5 are all zero. During DT13 through DT24 if CA6 =1 the combined A and B Registers are again rotated to accomplish the one bit right shift. The sign bit of the B Register is made the same as the sign bit of the A Register.
SAC	S	3.5.3	Sign Azimuth Coarse Flip-flop. Set code 7301. Reset by CSR. Used in the Output Pulse Gate logic to select either CAN or CAP.
SAF	S.	3.5.3	Sign Azimuth Fine Flip-flop. Set code 7303. Reset by CSR. Used in 1) the Output Pulse Gate logic to select either FAN or FAP, 2) the Carry and Borrow logic (SB, SC) to cause the NS Register to increment or decrement and 3) the Coarse Pulse Control (SJ1, SJ2) in selecting whether a 0 to 1 change or a 1 to 0 change in NS7 will cause a Coarse Output Pulse.
SB	L	3.5.3	Star Scanner Borrow. A 2 μ s pulse occurring every 7.5 ms while the NS Register is non zero in 1) the Gross Positioning Mode or 2) the Star Scanning Mode if either the Azimuth or Elevation fine Eanble (EAF or EEF) has been set and the corresponding sign flip-flop (SAF or SEF) is true. The pulse is synchronized to occur at the proper word time to decrement the NS Register (See HBI). Used in HBK1 and HBB1 logic.
SBR		1.3	Set Bias Register Command. Decoded from Operation Code Register. Used in the Bias Register logic to cause the 6 most significant bits of the Bias Register to be replaced by the address field of the SBR instruction and the 6 least significant bits replaced by zero.
	- Takin and the same and the sa	One of the case of	

SC	L	3. 5. 3	Star Scanner Carry. A 2 µs pulse occurring every 7.5 ms while the NS Register is non zero if either the Azimuth or Elevation Fine Enable (EAF or EEF) has been set and the corresponding sign flip-flop (SAF or SEF) is false. The pulse is synchronized to occur at
			the proper time to increment the NS Register (See HBI). Used in HKB1 and HBC1 logic.
SCF	S		LRS and RTE Odd Bit Shift Sign Control Flip-Flop. SCF=1 during the Tast half of DT24 if an add LRS or RTE is specified. Used in the A24 and B24 logic to extend the sign bit for the LRS precession.
SCO	S	3. 5. 4	Sustainer Cut Off Discrete Input. Code 7226. An internally generated signal indicating that the NS Register has reached zero in the Extrapolator Mode.
SCP	L		LRS and RTE Precess Control. True during DT13-24 of LRS or RTE if an odd shift is specified. Used in A and B Register Logic to cause a one bit right precession of the operand in the combined A and B Registers.
SCS	L		LRS and RTE Shift Control. True during DT1-12 of LRS or RTE until the rightmost 5 bits of the Control Counter (CA1-CAJ) are zero. Used in the Control Counter Logic to enable the counter to decrement and in the A and B Register Logic to cause the operand to be right shifted or rotated.
			and B Register Logic to cause the operand to be right shifted or rotated.
SC1	L	1.4	Secondary Counter States. Decoded from CA4-CA6. Used in Input-Output
SC2	\mathbf{L}	1.4	Addressing.
SC3	L	1.4	
SC4	L	1.4	
SDP	1	3.5.3	Star Detection Pulse. A variable length signal from the Star Scanner indicating the presence of a star or noise. Used in the Carry Flip-
			flop (SHC) logic for the Pulse Width Counter and in the Scan Control Counter (SK1, SK2)
SD1	S	3. 9	Spare Discrete Output Flip-Flop No. 1. Set code 7314. Reset code 7334. Also reset by MOF.
SE	L	1.4	End of Short Command or End of Last Word of Long Command. A 2 μs pulse used in effecting the parallel transfer of the instruction in IB13-IB24 to the Operation Code Register (OR1-OR6) and the Control Counter (CA1-CA6)
SEC	\$	3. 5. 3	Sign Elevation Coarse Flip-Flop. Set code 7305. Reset by CSR. Used in 1) the Output Pulse Gate logic to select either FEN or FEP, 2) the Carry and Borrow logic (SB, SC) to cause the NS Register to increment or decrement and 3) the Coarse Pulse Control (SJ1, SJ2) in selecting whether a 0 to 1 change or a 1 to 0 change in NS7 will cause a Coarse Output Pulse.

Output Pulse.

SEM	S	3. 5. 4	Start Extrapolator Mode Flip-Flop. Set code 7350. Reset by MOF or DOF. Enables EB to decrement NS Register.
SHC	S	3. 5. 3	Start Pulse Width Counter Carry Flip-Flop. Produces a 2 to 8 µs signal every 7.5 ms while the Star Detection Pulse is true (SDP=1). Used in SHS to cause incrementation of the Star Pulse Width Counter.
SHS	L	3. 5. 3	Star Pulse Width Counter Half Adder. Used to recirculate or increment the Star Pulse Width Counter (SW1-SW4).

SJ1	s	3.5.3
SK1 SK2	S S	3.5.3 3.5.3

Coarse Pulse Control Flip-flops. Used to detect a change from 0 to 1 in NS7 if the NS Register is being incremented (SAF*.SEF*=1) or a change from 1 to 0 if decremented, during the Scan Mode (ISS=1). SJ2 produces a 46 μ s pulse for each such change which is directed to the Coarse Pulse Output Gates (CAP, CAN, CEP, CEN).

Scan Control Counter. Used to control the operation of the Star Pulse Width Counter (SW1-SW4) and the Scan Past Counter (SP1-SP4) during the Star Scan Mode (ISS=1)

State	SK2	SK1	Operation
0	0	0	Increment SWC every 7.5 ms if SDP=1. Go to state 1 if ISS=1 and a count of 2 is in the Star Pulse Width Counter (SWC). (A count of 2 or more in the SWC is the condition for a valid star pulse.)
1	0	1	Continue incrementing SWC until SDP=0, then go to state 2.
2	1	1	Step SPC every 7.5 ms until it returns to SS7 (15 states), then go to state 3
3	1	0	Set SSP. Return to state 0.

SPC S 3.5.3 SPGC L 3.5.3

Scan Past Counter (SP1-SP4)

Scan Past Counter Gated Clock. Provides clock pulses for shifting the SPC every 7.5 ms (if SK2=1) or every DT6 if it is not in its initial state (SS7) and SK2=0.

мемо	RANI	D UM 3249	9-LA-166 8 April 1963	SP →	4	3	2	1
				SS7	0	1	1	1
				SS8	0	0	1	1
•	1	1		SS9	0	0	0	1
SP1	S	3.5.3	Scan Past Counter. A 4 stage, 15 state Johnson	SS10	0	0	0	0
SP2	S	3.5.3	type counter used to define a 112.5 ms overshoot	SS11	1	0	0	0
SP3	S	3.5.3	past the trailing edge of the star pulse (SDP) in	SS12	0	-	0	0
SP4	S	3.5.3	the Star Scan Mode (ISS=1). Before a star is detected the counter is initialized to state SS7.	****		1	- siden under s	
			After the fall of the star pulse it steps through the	SS 13	1	0	1	0
			sequence as shown, returning to SS7, and indirectly	SS 14	0	1	0	1
			causing the Star Scan Mode to be terminated.	SS15	0	0	1	0
		e riadille		SS1	1	0	0	1
				SS2	1	1	0	0
				SS3	0	1	1	0
				SS4	1	0	1	1
				SS5	1	1		1
					1	1	1	0
							1	
				SS7	0	1	1	
							1	1
		1 1			•]	,	•	
•		*						
SSP	S	3.5.3	Scanner Servo Positioned Flip-flop. Set at the end of					
			past the star pulse during ISS, or when the NS Regis					
			zero during GPM or SEM. Used to reset the Enable (EAC, EAF, EEC, EEF) and the Mode Control Flip		-			· .
			ISS), and in setting the EXO flip-flop.	-Hops (GP.	1V1 ,		
			2007, und in botting the 2220 mp Hope					
SS7	L	3.5.3	Scan Past Counter State 7. Decoded from the SPC.					
STA	S	3.9	Staging Discrete Output Flip-flop. Set Code 7352.	Reset b	y			
	İ		MOF or DOF.					
STO	s	1.3	Store Command. Decoded from OCR. Used in A Re	gister a	nd	Cor	e.	
			Memory logic. During STO the A Register is recir	_				
			A1 and A2 go into CMO and CME.					
*								
	-							
	- Appropriate to the second							

ST1 ST2	S S	3. 5. 3 3. 5. 3	Star Scanner Output Pulse Synchronizing Flip-flops. ST1 produces a 46 µs pulse every 7.5 ms during GPM or ISS and is the basic timing pulse for the Star Scanner logic. ST2 prevents ST1 from being set more than once during the 7.5 ms interval.
SUB	L	1.3	Subtract Command. Decoded from OCR. Similar to ADD except that the contents of the selected memory location are subtracted from the contents of the A Register.
SWC		3.5.3	Star Pulse Width Counter. (SW1-SW4)
SW1 SW2 SW3 SW4	S S S S	3. 5. 3 3. 5. 3 3. 5. 3 3. 5. 3	Star Pulse Width Counter. A four stage shift register using a unity adder (SHS) for incrementation. Used to accumulate the number of ST1 pulses occurring while SDP=1. The register is cleared to zero as its contents are read out during ISW.
SZ	L	1.4	Secondary Counter State Zero. Decoded from CA4-CA6. Used in Input/Output Addressing.
S01 S02 S03 S04 S05 S06 S07 S10 S11		2.8	Spare Discrete Inputs.
S1	L	2.6	AU Odd Bit Adder. Produces the odd sum bit during ADD, SUB, MPY and DIV. Used in the A Register logic.
S2	L	2. 6	AU Even Bit Adder. Produces the even sum bit during ADD, SUB, MPY and DIV. Used in the A Register logic.
S2D	s	2.6	S2 Delay Flip-flop. Delays S2 for four μ s. Used in A Register logic.
S3	L	1.6	Instruction Counter Half Adder. Produces the incremented IC contents to be read into the ABR during C1.
S4		1.8	Operand Address Adder. Produces the effective address of the operand for the instruction to be executed during the following C0 or C1. Addresses computed during C0 go directly to the ABR. At the end of the address is parallel transferred to the AR and the contents of the effective address are accessed during C1. Addresses computed during C1 are buffered in the IC for a word time and go to the ABR during C2 to cause operand selection during C0.

TAC	L	3. 9	Target Scanner Discrete Output. Code 7356.
			Code 1000.
TAGC	L	3. 6. 1	TA Register Gated Clock. Produces 21 clock pulses per word time
			for shifting the TA Register when it is being recirculated, incre-
			mented or initialized.
			
TAR	I	2.8	Target Data Discrete Input. Code 7270.
TA1	s	3.6.1	Curro Transming and Autoritat Project
IAI		3.0.1	Gyro Torquing and Autopilot Register. A 21 stage shift register used to accept program computed output values for Gyro Torquing and
			Autopilot Control. During Earth Navigation and Preflight, three
			seven bit values corresponding to changes in the torque for three
			axes are sent to the TA Register and incremented or decremented at
			133 kc. During flight, three seven bit values corresponding to steering
TA21	S	3. 6. 1	error are sent to the TA Register and held until replaced.
TB1	L	3.6.2	Gyro Torquer Borrow Pulses. Produce a 2 µs pulse every 7.5 ms,
TB2			synchronized to occur at the proper time to increment a seven bit
			segment of the TA Register (See HBI).
TC	S	1.8	Transfer Address Central Elin flow Get et al. 1
		1.0	Transfer Address Control Flip-flop. Set at the beginning of DT10 if the next command to be executed is a TRA, TRM or TRS. For
			these commands the rightmost 8 bits of the instruction are treated
	-		as an absolute address. Therefore TC is used to prevent X4G from
			turning off until the end of DT15 and to inhibit the Complement
			Control Flip-flop (CC) from being set.
TC1	L	3.6.2	Gyro Torquer Carry Pulses. Similar to TB1, TB2. Used to
TC2	L		decrement a seven bit segment of the TA Register.
TIM	I	2.8	Time Markey Div. 4. T. 4. G. 1. Toma
1 11/1	1	2.0	Time Marker Discrete Input. Code 7272.
TK1	S	3. 6. 2	Gyro Torquer Control Flip-flops. Produce a control sequence every
TK2	S	3.6.2	7.5 ms. Used in the generation of the Gyro Torquer Carry and
TK3	S	3.6.2	Borrow pulses and the Gyro Torquer Output Pulses.
			DT 23 24 1 2 23 24 1 23 24 1
			TK1
		C) and the	TK2
	Acrimina Acr		TK3
	hogara.		
	1	į.	

	1	1	
TNX	s	3.6.2	Gyro Torquer Inhibit Flip-flops. Detect zero in each of the three
TNY	s	3.6.2	seven bit segments of the TA Register corresponding to the X, Y
TNZ	S	3.6.2	and Z axes. Used to inhibit the corresponding Carry, Borrow and
			Output Pulses.
			Catput Taises.
TPG	L	3.6.2	Torquer Pulse Gate. A state of the Control Flip-flops (TK2-TK3) used in the Gyro Torquer Output Pulse Gates.
TRA	L	1.3	Transfer Absolute Command. Decoded from OCR. Used in IPU logic. Prior to execution of TRA the Control Counter (CA1-CA3)
			is initialized to PC7. During the three word times required for
			TRA it counts down to PC5. During PC7 the contents of the Transfer
Y	ł		Table location specified in the 8 bit address part of the instruction
			replace the contents of the Bias Register and the Instruction Counter,
			and the ABR accepts the new Instruction Counter setting. During
			PC6 the instruction pair in the first transfer location is read into the
			IBR and during PC5 the effective address of the operand for the left
			hand instruction is computed.
TRM	L	1.3	Transfer on Minus Command. Decoded from the IBR and the sign
			bit of the A Register (A24). TRM is used to force the OCR to the
	Miles of the state		TRA state if the sign of A is negative (A24=1). If A24=0, no command is executed.
TRS	L	1.3	Transfer to Subroutine Command. Decoded from OCR. Used in IPU logic. Same as TRA with the following exceptions: 1) During PC7 the
			contents of the Bias Register and the Instruction Counter are sent to the M Register 2) During PC6 the ABR is cleared to zero 3) During
	į		PC5 the contents of the M Register are stored in location zero. If
			TRS is left coded in location n, the unincremented IC(n) will be
* .	į		stored. If TRS is right coded, the incremented IC (n+1) will be stored.
	Accepta		
TSA	I	2.8	Target Selection Discrete Inputs. Codes 7274 and 7276.
TSB	I	2.8	
TSX	S	3. 6. 2	Gyro Torquing Polarity Control. Detect the sign bits of each of the
TSY	S	3.6.2	three seven bit segments of the TA Register corresponding to the X,
TSZ	S	3.6.2	Y and Z axes. Used in Carry/Borrow selection, Output Pulse
			selection and zero detection.
TXN	L	3.6.2	Cura Tonguing Output Dulgo Cotog Deadus 46 ag miles and 7 5
TXP	L	3.0.2	Gyro Torquing Output Pulse Gates. Produce 46 µs pulses every 7.5 ms
			when the corresponding whibit Flip-flops are false. Negative (N) and
TYN	1		positive (P) pulses are mutually exclusive for each axis.
TYP	¥	,	
TZN	T	2 6 9	
TZP	L	3.6.2	

Ţ	JQ	I	3. 1. 1	U Axis Accelerometer Quadrature Signal Input. See AUB.
τ	J R	I	3. 1. 1	U Axis Accelerometer Reference Signal Input. See AUB.
Ţ	JVGC	\mathbf{L}	3. 1. 2	UV Register Gated Clock. Produces two groups of nine 1 mc clock pulses for recirculation and incrementation and two groups of nine 500 kc clock pulses for readout to the A Register.
τ	U V 1	S	3.1.2	UV Register. An 18 bit shift register used to accumulate pulse counts for the U and V axis accelerometers. The UV Register is addressable as an input to the A Register and is cleared to zero
τ	J V 18	S	3.1.2	on readout.
2.7	V Q	I	3. 1. 1	V Axis Accelerometer Quadrature Signal Input. See AUB.
1	/R	I	3. 1. 1	V Axis Accelerometer Reference Signal Input. See AUB.
	WC1 WC2	s s	3. 2 3. 2	Word Counter. A two stage, four state binary counter providing timing signals for 1) control of time sharing of Half Adder B and 2) synchroniztion of input signals.
				DT 24 1 24 1 24 1 24 1 24 1
				WC1P
				WC1
				WC2P
				WC2
V	WDGC	L	3. 1. 2	WD Register Gated Clock. Produces two groups of nine 1 mc clock pulses for recirculation and incrementation and two groups of nine 500 kc clock pulses for readout to the A Register.
1	N'DSTEP	I	1. 13	Word Step Signal from MCU.
7	VDI	S	1.1	Write Drive Inhibit. Copies RDI at DT1. Used to inhibit write currents during MPY, DIV and IDL.
	VD1	S	3. 1. 2	WD Register. An 18 bit shift register used to accumulate pulse counts for the W axis accelerometer and real time. The WD Register is addressable as an input to the A Register and is cleared to zero on readout.

	4)	
wQ	I	3. 1. 1	W Axis Accelerometer Quadrature Signal Input. See AUB.
WR	I	3. 1. 1	W Axis Accelerometer Reference Signal Input. See AUB.
ws	S	1. 13	WDSTEP Sync. Flip-flop. Synchronizes the WDSTEP signal from the MCU with the computer word time. Used in IDL logic to enable one operation cycle and return to C2.
W 24	S	2.4	Words 2 through 4 of MPY. Set at the beginning of the second word of MPY (PC6) and reset at the end of the 11th add/subtract cycle. Used in A, B and M Register logic to control clocks and inputs.
W25	S	2.4	Last cycle of MPY. True during the last 13 μ s add/subtract cycle of MPY. Used in A, B, and M Register logic to control clccks and inputs.
W27	S	2.5	Words 2 through 7 of DIV. Set at the beginning of the second word of DIV (PC6) and reset at the beginning of the 8th word (CZ=1). Used in A, B, and M Register logic to control clocks and inputs.
XAB	L	1.3	Exchange A and B Registers Command. Decoded from OCR. Used in A and B Register logic. During XAB the contents of the A Register are replaced with the contents of the B Register and vice versa.
X1	I	2.6	Odd Bit Adder Augend Input. Presents the odd bit of the augend to the Odd Bit Adder (S1). During DIV the one bit left shifted contents of the A Register is the augend input. For the Odd Bit Adder this data appears in AB. During MPY. LBT the sign of the contents of the A Register is extended. This data also appears in AB. During MPY. LBT*, ADD and SUB, A1 is the odd augend input.
X2	I.	2.6	Even Bit Adder Augend Input. Presents the even bit of the augend to the Even Bit Adder (S2). The one bit left shifted A Register contents appears in A1 during DIV and the extended sign bit appears in AB during MPY. LBT. During MPY. LBT*, ADD and SUB, A2 is the even augend input.
X4	L	1.8	Operand Address Adder Addend Input. Presents the address field of the next command to be executed to the Operand Address Adder. Also presents "1" bits for extending the sign or for producing a 77 ₈ or 76 ₈ in the 2 MSD's of the address for absolute addressing.
X 4G	S	1.8	X4 Gate Flip-flop. Used to inhibit X4 during DT15 if the next command is not a transfer and does not refer to working storage (77XX ₈ or 76XX ₈).

MEMO	RANDU	3249-1	A-166 8 April 1963 67
Y1	L	2.6	Odd Bit Adder Addend Input. Presents the odd bit of the addend to the Odd Bit Adder (S1). During MPY. LBT* either the multiplican (if D1=1) or the one bit left shifted multiplicand (if D2=1) is the addend input. For the Odd Bit Adder this data appears in either M1 or MB. During DIV the district is the addend input and appears in M1. During ADD and SUB, ARO is the addend input.
Y2	L	2. 6	Even Bit Adder Addend Input. Presents the even bit of the addend to the Even Bit Adder (S2). During MPY. LBT* this data appears in M2 (If D1=1) or in M1 (if D2=1). During DIV the divisor data
			appears in M2. During ADD and SUB, MRE is the addend input.
Y4	L	1.8	Operand Address Adder Augend Input. Presents the contents of either the Bias Register (BSR) or the Instruction Counter (IC) as the
			basis of the effective address of the operand for the next command to be executed.
Y4G	s	1.8	Y4 Gate Flip-Flop. Used to enable Y4 if the next command is a core
		•	reference command or a JOM.
A TO LONG TO L		7	
a.			
	7		
1	1 .	1	