

# **TECHNICAL MANUAL**

**for**

## **SUPER NET**

### **S-100 Single Board Computer**



7201 Garden Grove Blvd., Suite E  
Garden Grove, CA 92641

## INTRODUCTION

ADVANCED MICRO DIGITAL is proud to introduce the SUPER NET. The SUPER NET is a Z80 based single board computer designed to be a bus master in an S100 bus system. The SUPER NET SBC has all the hardware needed to run a single user CP/M system or 2 user MP/M system with up to 4 external floppy disk drives and an external Centronics parallel interface printer all on one board.

The SUPER NET SBC contains :

- 1) Z-80A cpu
- 2) Floppy disk controller (up to 4 drives 8 or 5 1/4 " )
- 3) 64 k of dynamic memory (16K bank selectable)
- 4) 2k or 4k of shadow eprom (2716 or 2732)
- 5) 2 serial ports (Z80A SIO opt.synchronous)
- 6) 2 12 bit parallel ports, one of which can be used for S100 vectored interrupts (Z80A PIO)
- 7) Real time interrupt clock (Z80A CTC)
- 8) S100 extended address A16 - A23

## TABLE OF CONTENTS

---

|  | Page       |
|--|------------|
| <b>Introduction .....</b>                        | <b>1</b>   |
| <b>Table of Contents .....</b>                   | <b>2,3</b> |
| <b>1.0 Operation .....</b>                       |            |
| 1.1 Floppy disk .....                            | 4          |
| 1.2 64 K Dynamic Ram .....                       | 4          |
| 1.3 Monitor Eprom .....                          | 5          |
| 1.4 Serial Ports .....                           | 5          |
| 1.5 Parallel Ports .....                         | 5          |
| 1.6 Real Time Clock .....                        | 6          |
| 1.7 S100 bus interface .....                     | 6          |
| <b>2.0 EPROM and Monitor .....</b>               |            |
| 2.1 Enable / Disable software.....               | 7          |
| 2.2 Monitor Sign-on.....                         | 8          |
| 2.3 Monitor Commands .....                       | 8          |
| 2.4 Cold boot loader program .....               | 9          |
| <b>3.0 Input / Output port assignments.....</b>  | <b>10</b>  |
| <b>4.0 Input / Output port description .....</b> | <b>11</b>  |
| 4.1 SIO serial port channel A .....              | 11         |
| 4.2 SIO serial port channel B .....              | 11         |
| 4.3 PIO parallel port channel A .....            | 11         |
| 4.4 PIO parallel port channel B .....            | 11         |
| 4.5 Control timer Interrupt circuit .....        | 11         |
| 4.6 Floppy Disk controller .....                 | 11         |
| 4.7 Floppy disk control port .....               | 12         |
| 4.8 Extended address port .....                  | 13         |
| 4.9 On-board memory control port .....           | 14         |
| <b>5.0 Jumper definitions .....</b>              | <b>15</b>  |
| <b>6.0 Jumper descriptions .....</b>             |            |
| 6.1 Jumper A - CPU clock rate .....              |            |
| 6.2 Jumper B - SIO channel A clock .....         |            |
| 6.3 Jumper C - SIO channel B clock .....         |            |
| 6.4 Jumper D - Drive type selection .....        |            |
| 6.5 Jumper E - VIO / PINT .....                  | 16         |
| 6.6 Jumper F - VIO / paralleled bit D0 .....     | 16         |
| 6.7 Jumper G - VI1 / paralleled bit D1 .....     | 17         |
| 6.8 Jumper H - VI2 / paralleled bit D2 .....     | 18         |
| 6.9 Jumper J - VI3 / paralleled bit D3 .....     | 18         |
| 6.10 Jumper K - VI4 / paralleled bit D4 .....    | 18         |
| 6.11 Jumper M - VI5 / paralleled bit D5 .....    |            |
| 6.12 Jumper N - VI6 / paralleled bit D6 .....    |            |

|             |   |           |
|-------------|---|-----------|
| 6.13        | Jumper P - VI7 / parallel bit D7 .....          | 19        |
| 6.14        | Jumper R - 2716 / 2732 .....                    |           |
| 6.15        | Jumper S - Floppy connector .....               |           |
| 6.16        | Jumper T - Memory Write Signal .....            | 20        |
| 6.17        | Jumper layout.....                              | AA        |
| <b>7.0</b>  | <b>Baud Rate Switch .....</b>                   | <b>21</b> |
| 7.1         | Switch Setting .....                            | 21        |
| <b>8.0</b>  | <b>External Connector pin definitions .....</b> | <b>22</b> |
| 8.1         | J1 - S100 bus .....                             |           |
| 8.2         | J2 - Parallel Port .....                        |           |
| 8.3         | J3 - Floppy Disk controller .....               | 23        |
| 8.4         | J4 - Serial port channel A .....                | 25        |
| 8.5         | J5 - Serial port channel B .....                |           |
| <b>9.0</b>  | <b>Block Diagram .....</b>                      | <b>25</b> |
| <b>10.0</b> | <b>Factory Installed Jumpers .....</b>          | <b>26</b> |
| 10.1        | 8 inch drive configuration .....                |           |
| 10.2        | 5.25 inch drive configuration .....             | 27        |
| 10.3        | Shugart 800 drive .....                         | 28        |
| 10.4        | shugart 850.....                                | 29        |
| 10.5        | MPI drive .....                                 | 30        |
| 10.6        | MFE model 700.....                              | 31        |
| 10.7        | MITSUBISHI model M2894.....                     | 32        |
| 10.8        | NEC model FD1160.....                           | 33        |
| 10.9        | QUME Data Track 8.....                          | 34        |
| 10.9.1      | REMEX model RFD4000.....                        | 35        |
| <b>11.0</b> | <b>Appendex &amp; Data sheets .....</b>         |           |
| 11.1        | Appendex A - Z80A SIO / DART .....              |           |
| 11.2        | Appendex B - Z80A PIO .....                     |           |
| 11.3        | Appendex C - Z80A CTC .....                     |           |
| 11.4        | Appendex D - Floppy Disk controller .....       |           |
| 11.4.1      | WD 1691, BR1941.....                            |           |
| 11.5        | Appendex E - Z80A CPU .....                     |           |
| 11.6        | Appendix F- PS NET/I adapter board.....         |           |
| 11.7        | Appendix G- PS NET/PAR parallel adapter .....   |           |
| 11.8        | Warranty.....                                   |           |
| <b>12.0</b> | <b>Parts list</b>                               |           |
| <b>13.0</b> | <b>Schematic Diagram</b>                        |           |

## 1.1 The Floppy Disk Controller

---

The floppy disk controller can access up to four 8 inch or 5.25 inch floppy disk drives. It can read and write IBM 3740 single density format and double density 128,256,512,1024 sector size formats. Data transfer is done by programmed I/O with wait and interrupt synchronization.

Note : The controller cannot access both 8 inch and 5.25 inch drives simultaneously, The controller is switched from 8 inch to 5.25 inch drives by hardware jumper options.

## 1.2 The 64 k Dynamic ram

---

The 64 k ram array can be switched on and off in 16 k increments (0-16K,16K-32K,32K-48K,48K-64K) under software control. This allows the CPU to access bank switchable external memory on the S100 bus.

The memory has an access time of 200ns. Refresh is done during Z80 MI cycles and during wait and reset states. The memory can be accessed by an external DMA device on the S100 bus.

Note : Any external DMA device that is using continuous mode DMA cycles must transfer data at an average rate of 15 us per byte or faster when holding the DMA request line for more than 1.5 ms. This is not a problem because most designers are smart enough to use byte-at-a-time or burst transfer modes when dealing with slow DMA transfer rates. The ram row address is the low order address therefore the entire ram array is refreshed by the DMA device every 128 contiguous memory cycles.

### **1.3 System Monitor Eprom**

---

The system monitor eprom is switched on during reset. It can be disabled and enabled under software control. It resides when enabled at F000h to FFFFh. It has commands that allow the user to load the CP/M , MP/M or other boot loaders from floppy disk. In addition it can be used to load , examine goto and test memory. When the prom is disabled it does not use any system address space.

### **1.4 Serial ports**

---

A Z80A DART is used for the two serial ports , but a Z80A SIO/0 chip can be used in it's place. This allows asynchronous and synchronous serial data communications plus a variety of interrupt modes. Modem control signals are available at each serial connector. There are two switch selectable baud rate generators for baud rates of 50 to 19.2 k baud.

Note : The serial ports are TTL and must be connected to external interface boards for RS232 communications.

(PS NET/I)

### **1.5 Parallel ports**

---

A Z80A PIO is used as the parallel port. The "A" channel of this chip is connected to the parallel port connector. This port has 8 bi-directional data lines and two hand shake lines. The "B" port can be split between the parallel port connector and the S100 bus vectored interrupt lines by jumper options. This allows the port to be used as an additional parallel port or interrupt controller or both.

In the output mode the parallel ports can drive one TTL load .

## **1.6 Real Time Interrupt clock**

---

A Z80A CTC is used for providing a real time system clock for MP/M. Three channels of the CTC are available to the user for strapping a jumper header for synchronous baud rates or long clock times.

## **1.7 S100 Bus Interface**

---

The S100 bus interface provides the signals necessary for an 8 bit bus master as described by the IEEE 696 bus specification.

Vectored interrupt lines VI0 - VI7 are supported via jumper options and A16 - A23 are also supported vis an I/O port.

The PAMNTON line is also implemented for the dynamic ram array.

## 2.0 EPROM and Monitor operation

The onboard EPROM occupies address F000H-FFFFH. The EPROM is switched on automatically during reset or power on, the EPROM contains SIO and FDC initialization code along with a simple debugger and floppy disk cold start loader. After the operating system is loaded the EPROM can be turned off so that the ram at address F000H-FFFFH can be accessed. The EPROM can be turned on and off at any time so that hardware dependent I/O routines can be called.

### 2.1 Eeprom Enable / Disable

Switching EPROM on :

|           |   |
|-----------|---|
| F033 3E4F | MVI A,01001111B ;RESET POWER ON JUMP<br>; AND ENABLE MEMORY, EPROM ON |
| F035 D316 | OUT 16H ;WRITE TO CONTROL PORT  |

Switching EPROM off :

|           |  |
|-----------|--|
| F033 3E4F | MVI A,01101111B ;RESET POWER ON JUMP<br>; AND ENABLE MEMORY, EPROM OFF |
| F035 D316 | OUT 16H ;WRITE TO CONTROL PORT   |

Jumper R configures the board to accept a 2716 or 2732 EPROM.

Note : The EPROM is always addressed at F800H and can not be moved. Since the 2716 EPROM is 2K long it appears twice , F800H-FC00H and FBFFH-FFFFH.

### 2.2 Monitor Signon

The EPROM contains a simple debugger.  
The monitor signs on with :

```
> ADVANCED MICRO DIGITAL CORP.  
Monitor Version 1.0  
Nov - 1981  
Press "H" for help  
>
```

### 2.3 Monitor Commands

The monitor commands are :

C Control C = Load disk boot loader  
D SSSS QQQQ = Dump memory in hex from SSSS to QQQQ  
F SSSS QQQQ BB = Fill memory from SSSS to QQQQ with BB  
G AAAA = Go to address AAAA  
L AAAA = Load memory starting at AAAA  
M = Memory Test  
P SSSS QQQQ = Print in ascii from SSSS to QQQQ  
R = Find system ram  
S SSSS QQQQ = Search for byte pattern  
T = Test Memory

ESC will terminate any command

The cold boot loader will select and home drive 0.

Track 0 sector 1 will be read into memory at location 0. --

Single density is assumed for track 0.

If an error occurs an error code will be printed.

The error code must be translated using the table  
in appendix F page F-4 fig 2.

## 2.4 Cold Boot Program

```
; READ TRACK 0 SECTOR 1 INTO MEMORY

BOOT:
F4B5 3E0D      MVI    A,0DH      ; RESET FDC
F4B7 D30C      OUT   FDC       ; ISSUE COMMAND
F4B9 00        NOP

FDCW1:
F4BA DB0C      IN     FDC       ; CHECK BUSY
F4BC 0F        RRC   FDCW1
F4BD DABAF4    JC    FDCW1

F4C0 00        NOP
F4C1 00        NOP
F4C2 00        NOP ; KILL TIME
```

F4C3 00

NOP

F4C4 3E03  
 F4C6 D30C  
 F4C8 00

MVI A,3 ; GET A RESTORE  
 OUT FDC ; ISSUE COMMAND  
 NOP

F4C9 DB14  
 F4CB 00

IN WAIT ; WAIT FOR  
 NOP INTRQ

TK0:

F4CC DB0C  
 F4CE E604  
 F4D0 CACCF4

IN FDC ; CHECK TRACK 0  
 ANI 4  
 JZ TK0

F4D3 AF  
 F4D4 6F  
 F4D5 67  
 F4D6 3C  
 F4D7 D30E  
 F4D9 3E8C  
 F4DB D30C  
 F4DD 00

XRA A ; POINT AT LOC 0  
 MOV L,A  
 MOV H,A  
 INR A  
 OUT FDCSEC ; SET SECTOR  
 MVI A,08CH ; GET READ COMMAND  
 OUT FDC ; ISSUE COMMAND  
 NOP

FDCRD:

F4DE DB14  
 F4E0 B7  
 F4E1 F2EBF4  
 F4E4 DB0F  
 F4E6 77  
 F4E7 23  
 F4E8 C3DEF4

IN WAIT ; WAIT FOR INTRQ  
 ORA A ; OR DRQ  
 JP BOOTDN ; EXIT IF INTRQ  
 IN FDCCDATA ; GET DATA  
 MOV M,A ; STORE  
 INX H ; POINT NEXT  
 JMP FDCRD

BOOTDN:

F4EB DB0C  
 F4ED B7  
 F4EE CA0000  
 F4F1 F5  
 F4F2 210FF6  
 F4F5 CDE6F0  
 F4F8 F1  
 F4F9 CD21F1

IN FDC ; CHECK STATUS  
 ORA A ; 0 = NO ERROR  
 JZ 0 ; OK, GO  
 PUSH PSW ; SAVE ERROR  
 LXI H,BTERR ; PRINT  
 CALL MSG ; DISK ERROR  
 POP PSW ; GET ERROR  
 CALL THXB ; PRINT IT

## INPUT / OUTPUT PORT ASSIGNMENTS

| Address | Function                           |
|---------|------------------------------------|
| 00      | SIO Channel A Data port            |
| 01      | SIO Channel A Status/Control Port  |
| 02      | SIO Channel B Data port            |
| 03      | SIO Channel B Status/Control Port  |
| 04      | PIO Channel A Data port            |
| 05      | PIO Channel A Control Port         |
| 06      | PIO Channel B Data port            |
| 07      | PIO Channel B Control Port         |
| 08      | CTC Channel 0 Control Port         |
| 09      | CTC Channel 1 Control Port         |
| 0A      | CTC Channel 2 Control Port         |
| 0B      | CTC Channel 3 Control Port         |
| 0C      | FDC Command/States Port            |
| 0D      | FDC Track Register                 |
| 0E      | FDC Sector Register                |
| 0F      | FDC Data Port                      |
| 10      | Unused                             |
| 11      | Unused                             |
| 12      | Unused                             |
| 13      | Unused                             |
| 14      | FDC Syncronization/Drive/Density   |
| 15      | S100 Buss Extended Address A16-A24 |
| 16      | On-Board Memory Control Port       |
| 17      | Unused                             |
| 18      | Unused                             |
| 19      | Unused                             |
| 1A      | Unused                             |
| 1B      | Unused                             |
| 1C      | Unused                             |
| 1D      | Unused                             |
| 1E      | Unused                             |
| 1F      | Unused                             |

All address are listed in Hexidecimal.

The unused input / output ports are internally decoded and should not be used by external S100 I/O boards.

## 4.0 INPUT / OUTPUT PORT DESCRIPTIONS

4.1 Serial Communications Port A --- See Appendix A

00 Read/Write SIO Channel A Data port

01 Read/Write SIO Channel A Status/Control Port

4.2 Serial Communications Port B --- See Appendix A

02 Read/Write SIO Channel B Data port

03 Read/Write SIO Channel B Status/Control Port

4.3 Parallel Interface Port A --- See Appendix B

04 Read/Write PIO Channel A Data port

05 Write PIO Channel A Control Port

4.4 Parallel Interface Port B --- See Appendix B

This port can be jumpered via jumpers E through P to the

S100 Vectored Interrupt lines or to connector J2 (see sec 6.0 )

06 Read/Write PIO Channel B Data port

07 Write PIO Channel B Control Port

4.5 Control Timmer Interrupt circuit --- See Appendix C

08 Read/Write CTC Channel 0 Control Port

09 Read/Write CTC Channel 1 Control Port

0A Read/Write CTC Channel 2 Control Port

0B Read/Write CTC Channel 3 Control Port

4.6 Floppy Disk Controller --- See Appendix D

0C Read/Write FDC Command/States Port

0D Read/Write FDC Track Register

0E Read/Write FDC Sector Register

0F Read/Write FDC Data Port

#### 4.7 Floppy Disk Control Port

14      Read/Write

FDC Syncronization/Drive/Density

##### Port Read :

When the cpu reads this port the cpu is placed into a wait state until a data byte can be transferred to or from the floppy disk controller or until the command complete/terminate status (INTRQ) is set by the floppy disk controller. The floppy disk controller INTRQ status bit is placed on the data bus as bit D7. This bit can be tested to determine if data is to be transferred or if the command is complete.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |                             |
|----|----|----|----|----|----|----|----|-----------------------------|
| !  | !  | !  | !  | !  | !  | !  | !  | D7 = MSB, D0 = LSB          |
| !  | !  | !  | !  | !  | !  | !  | +  | Don't care                  |
| !  | !  | !  | !  | !  | !  | +  | -  | Don't care                  |
| !  | !  | !  | !  | !  | +  | -  | -  | Don't care                  |
| !  | !  | !  | !  | +  | -  | -  | -  | Don't care                  |
| !  | !  | !  | +  | -  | -  | -  | -  | Don't care                  |
| !  | !  | +  | -  | -  | -  | -  | -  | Don't care                  |
| !  | +  | -  | -  | -  | -  | -  | -  | Don't care                  |
|    |    |    |    |    |    |    |    | INTRQ* 0=active, 1=inactive |

##### Port Write :

The low two bits D0 and D1 of this port control which drive is selected.

| D1 | D0 |                       |
|----|----|-----------------------|
| 0  | 0  | Disk drive 0 selected |
| 0  | 1  | Disk drive 1 selected |
| 1  | 0  | Disk drive 2 selected |
| 1  | 1  | Disk drive 3 selected |

Bit D3 sets the density mode. When bit D3 = 0, single density is selected. When bit D3 = 1, double density is selected.

|   |    |   |    |   |    |   |    |   |    |   |    |   |    |   |    |   |
|---|----|---|----|---|----|---|----|---|----|---|----|---|----|---|----|---|
| ! | D7 | ! | D6 | ! | D5 | ! | D4 | ! | D3 | ! | D2 | ! | D1 | ! | DO | ! |
|---|----|---|----|---|----|---|----|---|----|---|----|---|----|---|----|---|

D7 = MSB, D0 = LSB

! ! ! ! ! ! ! ! +-- Disk drive select bit D0  
! ! ! ! ! ! ! ! +----- Disk drive select bit D1  
! ! ! ! ! ! +----- Don't care  
! ! ! ! ! +----- Density, 0=single, 1=double  
! ! ! +----- Don't care  
! ! +----- Don't care  
! +----- Don't care  
+----- Don't care

4.8 Extended address port --- See Section 8.1 (buss defination)  
15 Write S100 Buss Extended Address A16-A23

Port Write :

This port controls the S100 Extended address lines.

|   |    |   |    |   |    |   |    |   |    |   |    |   |    |   |    |   |
|---|----|---|----|---|----|---|----|---|----|---|----|---|----|---|----|---|
| ! | D7 | ! | D6 | ! | D5 | ! | D4 | ! | D3 | ! | D2 | ! | D1 | ! | DO | ! |
|---|----|---|----|---|----|---|----|---|----|---|----|---|----|---|----|---|

D7 = MSB, D0 = LSB

! ! ! ! ! ! ! ! +-- A16  
! ! ! ! ! ! ! ! +----- A17  
! ! ! ! ! ! +----- A18  
! ! ! ! ! +----- A19  
! ! ! +----- A20  
! ! +----- A21  
! +----- A22  
+----- A23

#### 4.9 On-Board Memory Control Port

16            Write

On-Board Memory Control Port

This port controls the onboard memory management circuit, PROM enable and disable and power on jump reset circuits.

Port write :

The four low order bits D0,D1,D2 and D3 switch the on board memory in 16k banks corresponding to address 0000h-3FFFh, 4000H-7FFFH, 8000H-BFFFH and C000-FFFFH on and off. When a particular bank is switched off, external S100 memory can be accessed in that banks address range. This feature allows external memory to be added to the system for multi-user operating systems.

Bit D5 of this port switches the on-board EPROM on and off.

The onboard EPROM occupies address F000H-FFFFH. The EPROM is switched on automatically during reset or power on, the EPROM contains SIO and FDC initialization code along with a simple debugger and floppy disk cold start loader. After the operating system is loaded the EPROM can be turned off so that the ram at address F000H-FFFFH can be accessed.

Bit D6 reset the power on jump circuit. Bit D6 must be set high after a reset or power on situation before ram can be accessed.

|   |                          |
|---|--------------------------|
| ! D7 ! D6 ! D5 ! D4 ! D3 ! D2 ! D1 ! D0 ! | D7 = MSB, D0 = LSB       |
| +-----+-----+-----+-----+-----+-----+     |                          |
| ! ! ! ! ! ! ! ! !                         | l=bank on, 0=bank off    |
| ! ! ! ! ! ! ! ! +--                       | Memory Bank 0000H-3FFFH  |
| ! ! ! ! ! ! ! +----                       | Memory Bank 4000H-7FFFH  |
| ! ! ! ! ! ! +-----                        | Memory Bank 8000H-BFFFH  |
| ! ! ! ! +-----                            | Memory Bank C000H-FFFFH  |
| ! ! ! +-----                              | Don't care               |
| ! ! +-----                                | PROM enable=0, Disable=1 |
| ! +-----                                  | Power on jump reset=1    |
| +-----                                    | Don't care               |

5.0

### Jumper Definitions

| Jumper | Function  |
|--------|---|
| A      | CPU clock rate 2mhz/4mhz  |
| B      | External/Internal Tx/Rx clock for SIO channel A                           |
| C      | External/Internal Tx/Rx clock for SIO channel B                           |
| D      | Eight inch - five inch Drive selection                                    |
| E      | Select S100 interrupt vector line VI0 OR PINT.                            |
| F      | Select S100 interrupt vector VIO/PINT or Parallel Port B bit D0 on J2-25. |
| G      | Select S100 interrupt vector VII or Parallel Port B bit D1 on J2-27.      |
| H      | Select S100 interrupt vector VI2 or Parallel Port B bit D2 on J2-29.      |
| J      | Select S100 interrupt vector VI3 or Parallel Port B bit D3 on J2-31.      |
| K      | Select S100 interrupt vector VI4 or Parallel Port B bit D4 on J2-33.      |
| M      | Select S100 interrupt vector VI5 or Parallel Port B bit D5 on J2-35.      |
| N      | Select S100 interrupt vector VI6 or Parallel Port B bit D6 on J2-37.      |
| P      | Select S100 interrupt vector VI7 or Parallel Port B bit D7 on J2-39.      |
| R      | Select 2716 or 2732 EPROM.  |
| S      | Define floppy disk connector for eight ad five inch drives.               |
| T      | Enable / Disable S100 bus memory write signal on J1 - 68                  |

6.0

### Jumper Descriptions

6.1      A      CPU clock rate 2mhz/4mhz  
This jumper determines the cpu clock rate.  
The jumper is located below IC U7.

+---+---+---+  
! 1 ! 2 ! 3 !  
+---+---+---+

Install Plug between posts 1 & 2 for 4mhz operation.

Install Plug between posts 2 & 3 for 2mhz operation.

6.2      B      External/internal Tx/Rx clock for SIO channel A

Jumper B connects the SIO channel A to either the internal baud rate generator or to the connector J4 pin 9 for use in synchronous applicati

Jumper B is located near J5.

|       |                               |
|-------|-------------------------------|
| +---+ |                               |
| ! 1 ! | Connector J5 pin 9            |
| +---+ |                               |
| ! 2 ! | SIO Tx/Rx clock input         |
| +---+ |                               |
| ! 3 ! | Baud rate generator channel A |
| +---+ |                               |

Install Plug between posts 1 & 2 for external SIO clock.

Install Plug between posts 2 & 3 for Baud rate generator.

#### 6.3 C External/internal Tx/Rx clock for SIO channel B

Jumper C connects the SIO channel B to either the internal baud rate generator or to connector J5 pin 9 for use in synchronous applications.

Jumper C is located near J5.

|       |                               |
|-------|-------------------------------|
| +---+ |                               |
| ! 1 ! | Connector J5 pin 9            |
| +---+ |                               |
| ! 2 ! | SIO Tx/Rx clock input         |
| +---+ |                               |
| ! 3 ! | Baud rate generator channel B |
| +---+ |                               |

Install Plug between posts 1 & 2 for external SIO clock.

Install Plug between posts 2 & 3 for Baud rate generator.

#### 6.4 D Eight inch - five inch Drive selection

Jumper D is located near IC U2.

|       |                               |
|-------|-------------------------------|
| +---+ |                               |
| ! 6 ! | 8 inch floppy clock source    |
| +---+ |                               |
| ! 5 ! | FDC clock input               |
| +---+ |                               |
| ! 4 ! | 5.25 inch floppy clock source |
| +---+ |                               |
| ! 3 ! | 5.25 head load/motor          |
| +---+ |                               |
| ! 2 ! | Head load source              |
| +---+ |                               |
| ! 1 ! | 8 inch head load              |
| +---+ |                               |

Install Plug between posts 1 & 2 and 5 & 6 for 8 drives.

Install Plug between posts 2 & 3 and 4 & 5 for 5.25 inch drives.

Note : There are other board modifications needed to interface the FDC to a 5.25 inch drive.

6.5 E Select S100 interrupt vector line VI0 OR PINT.

Jumper E selects the interrupt line to be used when channel B bit D0 is programmed for interrupts.

Jumper E is located below IC U8.

```
+---+---+---+
! 1 ! 2 ! 3 !
+---+---+---+
```

Install Plug between posts 1 & 2 for VI0 interrupt pin. (J1-4)

Install Plug between posts 2 & 3 for PINT interrupt pin. (J1-73)

6.6 F Select S100 interrupt vector VIO/PINT or Parallel Port B bit D0 on J2-25.

This jumper is located near connector J2.

```
+---+---+---+
! 1 ! 2 ! 3 !
+---+---+---+
```

Install Plug between posts 1 & 2 to connect the PIO bit D0 to J2 pin 25 (when the PIO bit is programmed for input/output).

Install Plug between posts 2 & 3 to connect the PIO bit D0 to the jumper selector area E, VI0/PINT (when the PIO bit is programmed for interrupt mode).

6.7 G Select S100 interrupt vector VII or Parallel Port B bit D1 on J2-27.

This jumper is located near connector J2.

```
+---+---+---+
! 1 ! 2 ! 3 !
+---+---+---+
```

Install Plug between posts 1 & 2 to connect the PIO bit D1 to J2 pin 25 (when the PIO bit is programmed for input/output).

Install Plug between posts 2 & 3 to connect the PIO bit D1 to the vectored interrupt line VII (when the PIO bit is programmed for interrupt mode).

6.8 H Select S100 interrupt vector VI2 or Parallel Port B bit D2 on J2-29.

This jumper is located near connector J2.

+---+---+---+  
! 1 ! 2 ! 3 !  
+---+---+---+

Install Plug between posts 1 & 2 to connect the PIO bit D2 to J2 pin 25 (when the PIO bit is programmed for input/output).

Install Plug between posts 2 & 3 to connect the PIO bit D2 to the vectored interrupt line VI2 (when the PIO bit is programmed for interrupt mode).

6.9 J Select S100 interrupt vector VI3 or Parallel Port B bit D3 on J2-31.

This jumper is located near connector J2.

+---+---+---+  
! 1 ! 2 ! 3 !  
+---+---+---+

Install Plug between posts 1 & 2 to connect the PIO bit D3 to J2 pin 25 (when the PIO bit is programmed for input/output).

Install Plug between posts 2 & 3 to connect the PIO bit D3 to the vectored interrupt line VI3 (when the PIO bit is programmed for interrupt mode).

6.10 K Select S100 interrupt vector VI4 or Parallel Port B bit D4 on J2-33.

This jumper is located near connector J2.

+---+---+---+  
! 1 ! 2 ! 3 !  
+---+---+---+

Install Plug between posts 1 & 2 to connect the PIO bit D4 to J2 pin 25 (when the PIO bit is programmed for input/output).

Install Plug between posts 2 & 3 to connect the PIO bit D4 to the vectored interrupt line VI4 (when the PIO bit is programmed for interrupt mode).

6.11 M Select S100 interrupt vector VI5 or Parallel Port B bit D5 on J2-35.

This jumper is located near connector J2.

+---+---+---+  
! 1 ! 2 ! 3 !  
+---+---+---+

Install Plug between posts 1 & 2 to connect the PIO bit D5  
to J2 pin 25 (when the PIO bit is programmed for input/output).

Install Plug between posts 2 & 3 to connect the PIO bit D5  
to the vectored interrupt line VI5 (when the PIO bit is  
programmed for interrupt mode).

6.12 N Select S100 interrupt vector VI6 or Parallel  
Port B bit D6 on J2-37.

This jumper is located near connector J2.

+---+---+---+  
! 1 ! 2 ! 3 !  
+---+---+---+

Install Plug between posts 1 & 2 to connect the PIO bit D6  
to J2 pin 25 (when the PIO bit is programmed for input/output).

Install Plug between posts 2 & 3 to connect the PIO bit D6  
to the vectored interrupt line VI6 (when the PIO bit is  
programmed for interrupt mode).

6.13 P Select S100 interrupt vector VI7 or Parallel  
Port B bit D7 on J2-39.

This jumper is located near connector J2.

+---+---+---+  
! 1 ! 2 ! 3 !  
+---+---+---+

Install Plug between posts 1 & 2 to connect the PIO bit D7  
to J2 pin 25 (when the PIO bit is programmed for input/output).

Install Plug between posts 2 & 3 to connect the PIO bit D7  
to the vectored interrupt line VI7 (when the PIO bit is  
programmed for interrupt mode).

6.14 R Select 2716 or 2732 EPROM.

Jumper R configures the board to accept a 2716 or 2732 EPROM.

Jumper R is located near the Z80 chip.

|       |                  |
|-------|------------------|
| +---+ |                  |
| ! 1 ! | Address line A11 |
| +---+ |                  |
| ! 2 ! | EPROM input      |
| +---+ |                  |
| ! 3 ! | +5 volts         |
| +---+ |                  |

Install Plug between posts 1 & 2 for a 2732 EPROM.

Install Plug between posts 2 & 3 for a 2716 EPROM.

Note : The EPROM is always addressed at F800H and can not be moved. Since the 2716 EPROM is 2K long it appears twice , F800H-FC00H and FBFFH-FFFFH.

6.15 S Define floppy disk connector for eight , five inch drives and FDC chip type.

This jumper is located U26.

|           |  |
|-----------|--|
| +---+---+ |  |
| ! 1 ! 2 ! |  |
| +---+---+ |  |
| ! 3 ! 4 ! |  |
| +---+---+ |  |
| ! 5 ! 6 ! |  |
| +---+---+ |  |
| ! 7 ! 8 ! |  |
| +---+---+ |  |

Install Plug between posts 1 & 2 for 12 volt FDC chips (WD1793)

Remove Plug between posts 1 & 2 for 5 volt only chips (MB8877)


Install Plug between posts 3 & 4 to connect HEAD 2 signal to pin 2 of J3.

Install Plug between posts 5 & 6 to connect above track 43 to pin 24 of J3.

Install Plug between posts 7 & 8 to connect HEAD 2 signal to pin 14 of J3.

6.16 T Enable / Disable S100 bus memory write signal on  
J1 - 68

This jumper is located near U18.




Install Plug between posts 1 & 2 to connect the memory write signal (MEMWR) to the S100 bus pin 68.

## 7.0 Baud Rate Switch

---

The baud rate of the two serial channels can be select separately by setting the baud rate switch. The baud rate switch is an 8 pole switch located near U54. It is split into two sections. Switches 1,2,3,4 set the baud rate for the SIO channel B and switches 5,6,7,8 set the baud rate for the SIO channel A.



OFF (up)

ON (down)

### 7.1 Baud rate switch setting

| Switch 8 | 7   | 6   | 5   | Channel B baud rate |
|----------|-----|-----|-----|---------------------|
| Switch 4 | 3   | 2   | 1   | Channel A baud rate |
| <hr/>    |     |     |     |                     |
| on       | on  | on  | on  | 50                  |
| off      | on  | on  | on  | 75                  |
| on       | off | on  | on  | 110                 |
| off      | off | on  | on  | 134.5               |
| on       | on  | off | on  | 150                 |
| off      | on  | off | on  | 300                 |
| on       | off | off | on  | 600                 |
| off      | off | off | on  | 1200                |
| on       | on  | on  | off | 1800                |
| off      | on  | on  | off | 2000                |
| on       | off | on  | off | 2400                |
| off      | off | on  | off | 3600                |
| on       | on  | off | off | 4800                |

|     |     |     |     |        |
|-----|-----|-----|-----|--------|
| off | on  | off | off | 7200   |
| on  | off | off | off | 9600   |
| off | off | off | off | 19,200 |

For exact baud rate frequencies see Appendix D

## 8.0 External Connector Pin definitions

---

### 8.1 Connector J1 - S100 bus connector

insert page 28 & 29 from IEEE - 696 specification

### 8.2 Connector J2 - Parallel port connector

|    |           |                            |
|----|-----------|----------------------------|
| 1  | ARDY      | PIO Channel A ready signal |
| 2  | ARDY RET  | ground                     |
| 3  | ASTRB*    | PIO Channel A strobe       |
| 4  | ASTRB RET | ground                     |
| 5  | PA0       | PIO Channel A data bit D0  |
| 6  | PA0 RET   | ground                     |
| 7  | PA1       | PIO Channel A data bit D1  |
| 8  | PA1 RET   | ground                     |
| 9  | PA2       | PIO Channel A data bit D2  |
| 10 | PA2 RET   | ground                     |
| 11 | PA3       | PIO Channel A data bit D3  |
| 12 | PA3 RET   | ground                     |
| 13 | PA4       | PIO Channel A data bit D4  |
| 14 | PA4 RET   | ground                     |
| 15 | PA5       | PIO Channel A data bit D5  |
| 16 | PA5 RET   | ground                     |
| 17 | PA6       | PIO Channel A data bit D6  |
| 18 | PA6 RET   | ground                     |
| 19 | PA7       | PIO Channel A data bit D7  |
| 20 | PA7 RET   | ground                     |
| 21 | BRDY      | PIO Channel B ready signal |
| 22 | BRDY RET  | ground                     |
| 23 | BSTRB*    | PIO Channel B strobe       |
| 24 | BSTRB RET | ground                     |
| *  | PB0       | PIO Channel B data bit D0  |
| *  | PB0 RET   | ground                     |
| *  | PB1       | PIO Channel B data bit D1  |
| *  | PB1 RET   | ground                     |
| *  | PB2       | PIO Channel B data bit D2  |
| *  | PB2 RET   | ground                     |
| *  | PB3       | PIO Channel B data bit D3  |
| *  | PB3 RET   | ground                     |
| *  | PB4       | PIO Channel B data bit D4  |
| *  | PB4 RET   | ground                     |
| *  | PB5       | PIO Channel B data bit D5  |
| *  | PB5 RET   | ground                     |
| *  | PB6       | PIO Channel B data bit D6  |

|    |         |           |                           |
|----|---------|-----------|---------------------------|
| 38 | PB6 RET | ground    |                           |
| *  | 39      | PB7       | PIO Channel B data bit D7 |
|    | 40      | + 5 VOLTS |                           |

\* Note : These pins can be jumpered to the S100 bus vectored interrupt lines.

### 8.3 Connector J3 Floppy disk connector

8 inch 5.25 inch

|    |    |                   |
|----|----|-------------------|
| 1  |    | ground            |
| 2  |    | Alternate Head 2* |
| 3  |    | ground            |
| 4  |    | N/C               |
| 5  |    | ground            |
| 6  |    | N/C               |
| 7  |    | ground            |
| 8  |    | N/C               |
| 9  |    | ground            |
| 10 |    | N/C               |
| 11 | 1  | ground            |
| 12 |    | N/C               |
| 13 |    | ground            |
| 14 |    | Head 2*           |
| 15 |    | ground            |
| 16 |    | N/C               |
| 17 | 2  | ground            |
| 18 |    | Head load*        |
| 19 | 3  | ground            |
| 20 | 4  | Index*            |
| 21 | 5  | ground            |
| 22 | 6  | Ready*            |
| 23 | 7  | ground            |
| 24 | 8  | Above Track 43*   |
| 25 | 9  | ground            |
| 26 | 10 | Drive select 0*   |
| 27 | 11 | ground            |
| 28 | 12 | Drive select 1*   |
| 29 | 13 | ground            |
| 30 | 14 | Drive select 2*   |
| 31 | 15 | ground            |
| 32 | 16 | Drive select 3*   |
| 33 | 17 | ground            |
| 34 | 18 | Direction         |
| 35 | 19 | ground            |
| 36 | 20 | Step*             |
| 37 | 21 | ground            |
| 38 | 22 | Write Data*       |
| 39 | 23 | ground            |
| 40 | 24 | Write gate*       |
| 41 | 25 | ground            |
| 42 | 26 | Track 0*          |


|    |    |                |
|----|----|----------------|
| 43 | 27 | ground         |
| 44 | 28 | Write protect* |
| 45 | 29 | ground         |
| 46 | 30 | Read data*     |
| 47 | 31 | ground         |
| 48 | 32 | Motor on*      |
| 49 | 33 | ground         |
| 50 | 34 | N/C            |

8.4 Connector J4 - Serial port Channel A

|    |           |                                |
|----|-----------|--------------------------------|
| 1  | N/C       |                                |
| 2  | DCDA*     | Data Carrer Detect Channel A * |
| 3  | SYNCA*    | Sync Detect                    |
| 4  | RxDA      | Receive data                   |
| 5  | CTSA*     | Clear to send                  |
| 6  | TxDA      | Transmit data                  |
| 7  | RTSA*     | Request to send                |
| 8  | DTRA*     | Data terminal ready            |
| 9  | Tx/RxCA*  | Transmitt / receive clock      |
| 10 | GND       |                                |
| 11 | N/C       |                                |
| 12 | +16 VOLTS |                                |
| 13 | -16 VOLTS |                                |
| 14 | +5 VOLTS  |                                |

8.5 Connector J5 - Serial port Channel B

|    |           |                                |
|----|-----------|--------------------------------|
| 1  | N/C       |                                |
| 2  | DCDA*     | Data Carrer Detect Channel A * |
| 3  | SYNCA*    | Sync Detect                    |
| 4  | RxDA      | Receive data                   |
| 5  | CTSA*     | Clear to send                  |
| 6  | TxDA      | Transmit data                  |
| 7  | RTSA*     | Request to send                |
| 8  | DTRA*     | Data terminal ready            |
| 9  | Tx/RxCA*  | Transmitt / receive clock      |
| 10 | GND       |                                |
| 11 | N/C       |                                |
| 12 | +16 VOLTS |                                |
| 13 | -16 VOLTS |                                |
| 14 | +5 VOLTS  |                                |



10.0

Factory Installed Jumpers

-----

10.1 Factory Installed jumpers for 8 inch floppy option

| Jumper | -----   |                                     |
|--------|---------|-------------------------------------|
| A      | 2-3     | CPU clock 4mhz                      |
| B      | 2-3     | Tx/Rx clock for SIO A internal      |
| C      | 2-3     | Tx/Rx clock for SIO B internal      |
| D      | 1-2,5-6 | Eight inch Drive selection          |
| E      | 1-2     | Select vector line VI0              |
| F      | 2-3     | Parallel Port B bit D0 on J2-25.    |
| G      | 2-3     | Parallel Port B bit D1 on J2-27.    |
| H      | 2-3     | Parallel Port B bit D2 on J2-29.    |
| J      | 2-3     | Parallel Port B bit D3 on J2-31.    |
| K      | 2-3     | Parallel Port B bit D4 on J2-33.    |
| M      | 2-3     | Parallel Port B bit D5 on J2-35.    |
| N      | 2-3     | Parallel Port B bit D6 on J2-37.    |
| P      | 2-3     | Parallel Port B bit D7 on J2-39.    |
| R      | 2-1     | Select 2716                         |
| S      | 5-6,7-8 | Define floppy disk connector        |
| T      | 1-2     | Enable S100 bus memory write signal |

## 10.2 Factory Installed jumpers for 5.25 inch floppy option

### Jumper

-----

|   |         |                                     |
|---|---------|-------------------------------------|
| A | 2-3     | CPU clock 4mhz                      |
| B | 2-3     | Tx/Rx clock for SIO A internal      |
| C | 2-3     | Tx/Rx clock for SIO B internal      |
| D | 1-2,5-6 | Eight inch Drive selection          |
| E | 1-2     | Select vector line VI0              |
| F | 2-3     | Parallel Port B bit D0 on J2-25.    |
| G | 2-3     | Parallel Port B bit D1 on J2-27.    |
| H | 2-3     | Parallel Port B bit D2 on J2-29.    |
| J | 2-3     | Parallel Port B bit D3 on J2-31.    |
| K | 2-3     | Parallel Port B bit D4 on J2-33.    |
| M | 2-3     | Parallel Port B bit D5 on J2-35.    |
| N | 2-3     | Parallel Port B bit D6 on J2-37.    |
| P | 2-3     | Parallel Port B bit D7 on J2-39.    |
| R | 2-1     | Select 2716                         |
| S | 5-6,7-8 | Define floppy disk connector        |
| T | 1-2     | Enable S100 bus memory write signal |

Resistor R4 is changed to 220k ohm

C22 100PF

## 10.3 Shugart SA 800 Jumpers

---

### Disk drive jumpers

Remove all jumpers on the disk drive. Install jumpers as follows:

Jumper Y

Jumper D

Jumper T3,T4,T5,T6

Jumper T1

Jumper 800

Jumper X

Jumper A

Jumper B

Jumper DS

jumper DS1 or DS2

10.4 Shugart 850

-----

Disk drive Jumpers

Jumper 2S  
Jumper D  
Jumper A  
Jumper B *x*  
Jumper R  
Jumper I  
Jumper Z  
Jumper 850  
Jumper S2  
Jumper IW  
Jumper FS  
Jumper RS  
Jumper DS

Disk driv Jumpe.s

Install jumpers as follows:

|            |            |
|------------|------------|
| Jumper C   | Jumper PRI |
| Jumper N   | Jumper DLD |
| Jumper HLS | Jumper FU  |
| Jumper M   |            |

**10.9 QUME data track 8**

**Disk drive jumpers**

**Install jumpers as follows:**


**DS1 OR DS2**

**D**


**C (OPTIONAL)**

**DC**


**2S**






|   |             |                      |                            |                                |               |
|---|-------------|----------------------|----------------------------|--------------------------------|---------------|
| 007<br>DODS&L   | QTY<br>REQD | CODE<br>IDENT        | PART OR<br>IDENTIFYING NO. | NOMENCLATURE<br>OR DESCRIPTION |               |
|   | PARTS LIST  |                      |                            |                                |               |
| UNLESS OTHERWISE SPECIFIED<br>DIMENSIONS ARE IN INCHES<br>TOLERANCES ARE<br>FRACTIONS DECIMALS ANGLES<br>=      XX =      =<br>XXX =      = |             | CONTRACT NO          |                            | SUPER NET S-100 BOARD          |               |
|   |             | APPROVALS            |                            | DATE                           |               |
| MATERIAL  |             | DRAWN ASG DESIGNS    |                            | 11-19-81                       |               |
|   |             | CHECKED              |                            |                                |               |
|   |             |                      |                            |                                |               |
|   |             |                      |                            |                                |               |
|   |             |                      |                            |                                |               |
|   |             |                      |                            |                                |               |
| FINISH  |             |                      |                            | ADVANCED MICRO DIGITAL CORP    |               |
|   |             |                      |                            | SCHEMATIC                      |               |
| NEXT ASSY   |             | USED ON              |                            | SIZE                           |               |
| APPLICATION   |             | DO NOT SCALE DRAWING |                            | D                              | CODE IDENT NO |
|   |             |                      |                            | DRAWING NO                     |               |
|   |             |                      |                            | REV A                          |               |
|   |             |                      |                            | SCALE                          | SHEET 1 OF 4  |



|  |               |                           |                                |                       |               |            |     |
|--|---------------|---------------------------|--------------------------------|-----------------------|---------------|------------|-----|
| QTY<br>REQD  | CODE<br>IDENT | PART OR<br>IDENTIFYING NO | NOMENCLATURE<br>OR DESCRIPTION |                       |               |            |     |
| PARTS LIST   |               |                           |                                |                       |               |            |     |
| UNLESS OTHERWISE SPECIFIED<br>DIMENSIONS ARE IN INCHES<br>TOLERANCES ARE<br>FRACTIONS      DECIMALS      ANGLES<br>$\pm$ $\pm$ $\pm$<br>XX =            XX =            XX = |               | CONTRACT NO               |                                | SUPER NET S-100 BOARD |               |            |     |
| MATERIAL   |               | APPROVALS                 |                                | DATE                  |               |            |     |
|  |               | DRAWN AS DESIGNS          |                                | 11-19-81              |               |            |     |
|  |               | CHECKED                   |                                |                       |               |            |     |
|  |               |                           |                                |                       |               |            |     |
|  |               |                           |                                |                       |               |            |     |
| FINISH   |               |                           |                                | SIZE                  | CODE IDENT NO | DRAWING NO | REV |
| DO NOT SCALE DRAWING   |               |                           |                                | SCALE                 |               |            | A   |
|  |               |                           |                                |                       | SHEET 2 OF 4  |            |     |








ENG. H/A  
10-1-81 -  
PS NET/I  
ADVANCED MICRO DE

Amphenol  
# 57-40360

TO Printer

P10 CONNECTOR



FAC-AH  
10-1-81

Dear Customer,


This is the board lay out of SUPER NET with jumper areas.

Be sure to notice that Pin 1 of the header connector on the top of the board is on the left, do not plug disk and I/O cable in backward.

MAY CAUSE DAMAGES.

Thank you,

Advanced Micro Digital-Corp.



| Pin # | Name      | Description   |
|-------|-----------|---|
| 1     | +8 VOLTS  | DC power.   |
| 2     | +16 VOLTS | DC power.   |
| 3     | XRDY      | One of two ready inputs to the current bus master. The bus is ready when both these ready signals are true. See pin 72. |
| 4     | VI0       | Vectored interrupt line 0.  |
| 5     | VI1       | Vectored interrupt line 1.  |
| 6     | VI2       | Vectored interrupt line 2.  |
| 7     | VI3       | Vectored interrupt line 3.  |
| 8     | VI4       | Vectored interrupt line 4.  |
| 9     | VI5       | Vectored interrupt line 5.  |
| 10    | VI6       | Vectored interrupt line 6.  |
| 11    | VI7       | Vectored interrupt line 7.  |
| 12    | NMI       | Non-maskable interrupt.   |
| 13    | PWRFAIL   | Power fail bus signal.  |
| 14    | DMA3      | Temporary master priority bit 3.  |
| 15    | A18       | Extended address bit 18.  |
| 16    | A16       | Extended address bit 16.  |
| 17    | A17       | Extended address bit 17.  |
| 18    | SDSB      | The control signal to disable the 8 status signals.   |
| 19    | CDSB      | The control signal to disable the 5 control output signals.   |
| 20    | GND       | Common with pin 100.  |
| 21    | NDEF      | Not to be defined. Manufacturer-specified line.   |
| 22    | ADSB      | The control signal to disable the 16 address signals.   |
| 23    | DODSB     | The control signal to disable the 8 data output signals.  |
| 24    | b         | The master timing signal for the bus.   |
| 25    | PSTVAL    | Status valid strobe.  |
| 26    | PHDLA     | A control signal used in conjunction with HOLD to coordinate bus master transfer operations.                            |
| 27    | RFU       | Reserved for future use.  |
| 28    | RFU       | Reserved for future use.  |
| 29    | A5        | Address bit 5.  |
| 30    | A4        | Address bit 4.  |
| 31    | A3        | Address bit 3.  |
| 32    | A15       | Address bit 15.   |
| 33    | A12       | Address bit 12.   |
| 34    | A9        | Address bit 9.  |
| 35    | D01/DATA1 | Data out bit 1, bidirectional bit 1.  |
| 36    | D00/DATA0 | Data out bit 0, bidirectional bit 0.  |
| 37    | A10       | Address bit 10.   |
| 38    | D04/DATA4 | Data out bit 4, bidirectional bit 4.  |
| 39    | D05/DATAS | Data out bit 5, bidirectional bit 5.  |

| Pin # | Name         | Description   |
|-------|--------------|---|
| 40    | DO6/DATA6    | Data out bit 6, bidirectional bit 5.  |
| 41    | DI2/DATA10   | Data in bit 2, bidirectional bit 10.  |
| 42    | DI3/DATA11   | Data in bit 3, bidirectional bit 11.  |
| 43    | DI7/DATA15   | Data in bit 7, bidirectional bit 15.  |
| 44    | SM1          | The status signal which indicates that the current cycle is an opcode fetch.  |
| 45    | SOUT         | The status signal identifying the data transfer bus cycle to an output device.  |
| 46    | SINP         | The status signal identifying the data transfer bus cycle from an input device.   |
| 47    | SMEMR        | The status signal identifying bus cycles which transfer data from memory to a bus master, which are not interrupt acknowledge instruction fetch cycle(s). |
| 48    | SHTLA        | The status signal which acknowledges that a HLT instruction has been executed.  |
| 49    | CLOCK        | 2 MHz clock. Not required to be synchronous with any other bus signal.  |
| 50    | GND          | Common with pin 100.  |
| 51    | +8 VOLTS     | Common with pin 1.  |
| 52    | -16 VOLTS    | DC power.   |
| 53    | GND          | Common with pin 100.  |
| 54    | SLAVE CLR    | A reset signal to reset bus slaves. Must be active with POC and may also be generated by external means.  |
| 55    | <u>CMA0</u>  | Temporary master priority bit 0.  |
| 56    | <u>CMA1</u>  | Temporary master priority bit 1.  |
| 57    | <u>CMA2</u>  | Temporary master priority bit 2.  |
| 58    | <u>SXTRQ</u> | The status signal which requests 16-bit slaves to assert <u>SIXTN</u> .   |
| 59    | A19          | Extended address bit 19.  |
| 60    | <u>SIXTN</u> | The signal generated by 16-bit slaves in response to the 16-bit request signal <u>SXTRQ</u> .   |
| 61    | A20          | Extended address bit 20.  |
| 62    | A21          | Extended address bit 21.  |
| 63    | A22          | Extended address bit 22.  |
| 64    | A23          | Extended address bit 23.  |
| 65    | NDEF         | Not to be defined. Manufacturer-specified line.   |
| 66    | NDEF         | Not to be defined. Manufacturer-specified line.   |
| 67    | PHANTOM      | A bus signal which disables normal slave devices and enables phantom slaves.  |
| 68    | SWRT         | SW0-SOUT (logic equation).  |
| 69    | RFU          | Reserved for future use.  |

| Pin # | Name          | Description   |
|-------|---------------|---|
| 70    | GND           | Common with pin 100.  |
| 71    | RFU           | Reserved for future use.  |
| 72    | RDY           | One of two ready inputs to the current bus master. The bus is ready when both these ready signals are true. See pin 3.                |
| 73    | <u>INT</u>    | The primary interrupt request bus signal.   |
| 74    | <u>HOLD</u>   | The control signal used in conjunction with PHDLA to bus master transfer operations.  |
| 75    | <u>RESET</u>  | The reset signal to reset bus master devices. This signal must be active with <u>POC</u> and may also be generated by external means. |
| 76    | <u>pSYNCH</u> | The control signal identifying BS1.   |
| 77    | <u>pWR</u>    | The control signal identifying the presence of valid data on DO bus or data bus.  |
| 78    | <u>pDBIN</u>  | The control signal that requests data on the DI bus or data bus from the currently addressed slave.                                   |
| 79    | A0            | Address bit 0 (least significant).  |
| 80    | A1            | Address bit 1.  |
| 81    | A2            | Address bit 2.  |
| 82    | A6            | Address bit 6.  |
| 83    | A7            | Address bit 7.  |
| 84    | A8            | Address bit 8.  |
| 85    | A13           | Address bit 13.   |
| 86    | A14           | Address bit 14.   |
| 87    | A11           | Address bit 11.   |
| 88    | DO2/DATA2     | Data out bit 2, bidirectional bit 2.  |
| 89    | DO3/DATA3     | Data out bit 3, bidirectional bit 3.  |
| 90    | DO7/DATA7     | Data out bit 7, bidirectional bit 7.  |
| 91    | DI4/DATA12    | Data in bit 4, bidirectional bit 12.  |
| 92    | DI5/DATA13    | Data in bit 5, bidirectional bit 13.  |
| 93    | DI6/DATA14    | Data in bit 6, bidirectional bit 14.  |
| 94    | DI1/DATA9     | Data in bit 1, bidirectional bit 9.   |
| 95    | DI0/DATA8     | Data in bit 0 (least significant bit for 8-bit data), bidirectional bit 8.  |
| 96    | <u>sINTA</u>  | The status signal identifying the bus input cycle(s) that may follow an accepted interrupt request presented on <u>INT</u> .          |
| 97    | <u>sWO</u>    | The status signal identifying a bus cycle which transfers data from a bus master to a slave.  |
| 98    | <u>ERROR</u>  | The bus signal signifying an error condition during present bus cycle.  |
| 99    | <u>POC</u>    | The power-on clear signal for all bus devices.  |
| 100   | GND           | System ground.  |