

Computer Products, Inc.

Revision B
INTERFACE GUIDE
FOR
LSI-50 CONTROLLER

COPYRIGHT (C) 1981, 1984 BY:

ALLOY COMPUTER PRODUCTS, INC. 100 PENNSYLVANIA AVENUE FRAMINGHAM, MA 01701 (617) 875-6100

Revision B
INTERFACE GUIDE
FOR
LSI-50 CONTROLLER



ALLOY COMPUTER PRODUCTS, INC. Corporate Headquarters, Framingham, Massachusetts

ALLOY COMPUTER PRODUCTS was founded in 1979 to service the computer industry's needs to interface large system types of peripherals to mini, micro and personal computers.

ALLOY designs and manufactures complete computer systems, tape and disk subsystems, and tape and disk controllers for many computers.

ALLOY sells and services its equipment through a worldwide dealer and distribution network.

The information contained in this document is subject to change without notice.

ALLOY COMPUTER PRODUCTS, INC. makes no warranty of any kind with regard to this material including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. ALLOY COMPUTER PRODUCTS, INC. shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without the express prior written permission of ALLOY COMPUTER PRODUCTS, INC. 100 PENNSYLVANIA AVE, FRAMINGHAM, MA 01701

Copyright (c) 1980,1984
ALLOY COMPUTER PRODUCTS, INC.

New editions are complete revisions of the manual. Update packages, which are issued between editions, contain additional and replacement pages to be merged into the manual by the customer. The date on the title page and back cover of the manual changes only when a new edition is published. When an edition is reprinted, all the prior updates to the edition are incorporated. No information is incorporated into a reprinting unless it appears as a prior update. The edition does not change.

The hardware and software product, and revision codes printed alongside the date indicates the version and update level of the product at the time the manual edition or update was issued. Many product updates and fixes do not require manual changes, and conversely manual corrections may be done without accompanying product changes. Therefore, do not expect a one-to-one correspondence between product updates and manual updates.

The following product names are trademarks of the respective companies.

CP/M-86	+	CP/M	Digital Research Inc.
---------	---	------	-----------------------

The following product names are trademarks of ALLOY COMPUTER PRODUCTS, INC.

CP-8000	ITS-100	PC-RTNX
DMB-1	ITS-PC	PC-SLAVE/8
DP-8000	LSI-50	PC-SLAVE/1
DRS-232	MPC-100	PC-STOR
DS-100	MSP-100	PC-XBUS
DZ-80	OSBU	QICTIP
HDBA-PC	OSTU	TIP
HDHA-PC	PC-9TRACK	TIP-SIX
IDS-412	PC-CARD	TMB-1
IDS-PC	PC-DISK	TRS-232
IDX-506	PC-PLUS	TS-100
IDXS-100	PC-QICTAPE	TZ-80
IDXS-PC	PC-QT2	XS-100

TABLE OF CONTENTS

Section		Pa	age
I.	INTRODUCTION	••	1
II.	PROGRAMMING SUMMARY	• •	1
III.	INSTALLATION INSTRUCTIONS	• •	5
IV.	INITIAL SYSTEM CHECKOUT	••	5
٧.	POWER REQUIREMENTS	••	6
VI.	DRIVE INDICATOR LIGHTS	• •	6
VII.	PROGRAMMING NOTES	••	6
	A). USER CONSIDERATIONS	• •	6
	B). RT-11 UTILITY SUPPORT	• •	7
	C). RSX-11M UTILITY SUPPORT	• •	8
VIII.	SYSTEM ARCHITECTURE	. 1	L O
IX.	FUNCTIONAL DESCRIPTION	.]	L1
FIG -1	SIMPLIFIED BLOCK DIAGRAM	. 1	14

Summary: The LSI-50 is a DEC LSI-11 compatible controller integrating the NEW 55 ips CDC Streaming tape drives. Unlike most "Streamer" integrations, the LSI-50 provides File-Oriented Backup/Restore operations under Standard DEC Utilities i.e. PIP, FILEX, BRU, DUP, COPY, DSC, and PRESERVE at "Streaming" Speeds.

A 32 K-byte "relaxation" buffer on the controller allows overlapped I/O with Disk activity without requiring specialized programming. Dynamic logical Record sizes of up to 16K Bytes are allowed.

Configured as single Quad size controller and requiring only 5 volts @ 2.2 amps, it easily fits into the smallest of systems, yet provides an upgrade path through 22-bit addressing to support the largest of systems. Functionally emulating the DEC TM-11 Tape System, except for "destructive" reverse-space commands, it not only provides Backup, but also serves as "spooling" storage or "program-load". Because the CDC Streamer is error-transparent and writes bidirectionally to 11 tracks, it will eliminate the normal OS problems associated with soft errors and rewind timeout between tracks.

More importantly, a full 44 Megabytes are stored on each 450 foot cartridge unlike the typical 4.5 Mb at 512 byte record lengths with conventional stop-start Tape Systems. The typical transfer rate under the DEC Utilities is 3 Mb/min.

I. INTRODUCTION

The LSI-50 product is designed to interface the Digital Equipment Corporation's LSI-11 computer to the CDC 1/4" Cartridge Streamer. To the user and the LSI-11, the interface responds just as you would expect a standard 9-track tape drive interface, since it emulates that command set, but through the intelligence of the on-board 8085 microprocessor, converts the data into a form suitable for streaming, with a minimum amount of start/stop action. This technique allows very efficient throughput of system functions such as disk backup, multiple file copy, and mass storage.

II. PROGRAMMING SUMMARY

The typical sequence used in initiating any tape operation would include programming the peripheral registers (i.e. Byte Record Count, DMA address counter) first, and then issuing the command. Each of the usable registers and their bit-positional significance are listed below.

1. MAG TAPE STATUS REGISTER - 772520

The factory pre-wired address of this register is 772520 (octal). It is a read-only register. At any time during a tape operation, this register will reflect the current status of the controller. The individual bits represent the following information:

- BIT 15 ERROR: Set as a result of any of the following conditions:
 - 1. Any write command to a drive whose Write Lock bit is set.
 - 2. Any command to a drive whose Select Remote bit is clear.
 - 3. The setting of any of bits 8 14 in the Mag Tape Status.
- BIT 14 END OF FILE: Set to indicate that a File Mark was detected.
- BIT 13 UNUSED:
- BIT 12 HARD ERROR: Set to indicate any unrecoverable tape errors.

- BIT 11 BUS GRANT LATE: Set to indicate that a DMA request was not granted within 10 microseconds, thus running the risk of losing data due to the lack of memory refresh on either the controller or the LSI-11.
- BIT 10 END OF TAPE: Set to indicate that the physical end of tape was sensed by the controller. The only allowable commands during this condition are rewind or space reverse.
- BIT 9 RECORD LENGTH ERROR: Set during a read operation where the record read exceeded the size specified by the LSI-11.
- BIT 8 BAD TAPE ERROR: Set to indicate that the tape cartridge installed is incapable of reliable data storage.
- BIT 7 UNUSED:
- BIT 6 SELECT REMOTE: Set to indicate that the addressed tape drive is on-line, has been selected and has a tape cartridge installed.
- BIT 5 BEGINNING OF TAPE: Set when the addressed tape drive is positioned at the physical beginning of tape.
- BIT 4 UNUSED:
- BIT 3 UNUSED:
- BIT 2 WRITE LOCK: Set when the addressed tape unit's write protect switch is set to the "protect" state. No write commands will be honored in this condition.
- BIT 1 REWIND STATUS: Set to indicate that the addressed drive is currently in the process of rewinding to the beginning of tape.
- BIT 0 TAPE UNIT READY: Set when the selected drive is in the proper state to receive and execute valid tape commands.

2. MAG TAPE COMMAND REGISTER - 772522

The factory prewired address of this register is 772522 (octal). The following list defines the respective bit positions used in this register:

- BIT 15 ERROR: Set to indicate an error condition which is defined by the error bits in the status register. Cleared by an INIT or a GO command to the controller.
- BIT 14 UNUSED:
- BIT 13 UNUSED:
- BIT 12 POWER CLEAR: This bit set indicates that the controller should perform a power up sequence.
- BIT 11 UNUSED:
- BIT 10 UNUSED:
- BIT 9 UNUSED:
- BIT 8 UNUSED:
- BIT 7 CONTROLLER READY: Cleared on GO command and set when operation specified has been completed.
- BIT 6 INTERRUPT ENABLE: When set, allows interrupt to occur upon successful completion of an operation or notification of an error condition.
- BIT 5 EXTENDED ADDRESS: Corresponds to the bus signal BDAL17L and indicates that DMA operations to or from the LSI-11 are to address extended memory.
- BIT 4 EXTENDED ADDRESS: Same as BIT 5 but corresponds to bus signal BDAL16L.
- BIT 3,2,1 FUNCTION BITS: These three bits, along with the GO bit will initiate a tape operation defined by the following table:

BIT 3	BIT 2	BIT 1	
0 0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0	OFF LINE READ WRITE WRITE EOF SPACE FORWARD SPACE REVERSE ILLEGAL
1	· 1	1	REWIND

BIT 0 - GO: When set begins the operation defined by the function bits.

3. BYTE RECORD COUNTER - 772524

This register is factory prewired to address 772524 (octal). The purpose of this register is twofold: when used during a read or write operation, this register is loaded with the 2's complement of the number of bytes to be read or written. When used during a space forward or a space reverse operation it is loaded with the 2's complement of the number of blocks to be spaced. The register is incremented for every byte transferred or block spaced. Operation will be complete when the count reaches 0, or in "space operations" when a FILE MARK, BOT, or EOT is encountered.

4. MEMORY ADDRESS REGISTER - 772526

This register is factory prewired to address 772526 (octal). It is loaded with the starting address of the data buffer from or to which the controller will transfer data. It is incremented by 1 for each byte of data transferred and if an overflow occurs, then will increment the extended address bit counter and continue to count from 0.

5. EXTENDED MEMORY ADDRESS REGISTER - 772534 (22 bit addressing)

BIT	-	8	BDA181
BIT	_	9	BDA19
BIT	-	10	BDA20
BIT	_	11	BDA21

NOTE: These bits are write only.

6. INTERRUPT VECTOR - 224

The Interrupt Vector is factory prewired to location 224 (octal) for the LSI-11.

III. INSTALLATION INSTRUCTIONS

The LSI-50 is a standard quad height interface card which plugs directly into the Q-BUS backplane. The user should note that both interrupt and DMA daisy-chain signals must be properly propagated for use on the board, and no blank slots may exist above the LSI-50, unless occupied with the appropriate bus propagation cards.

The CDC tape drive may be supplied in a stand-alone chassis (ALLOY #TMC-1C) with all necessary cabling provided. Once the interface card is installed in the computer, the 8'34 conductor ribbon cable from the drive should be plugged into the interface card's P1, being sure to observe the proper cable polarity. The supplied cable is marked with a contrasting color line to designate pin 1, and the controller board's pin 1 is clearly marked on the board's silk screen printing.

IV. INITIAL SYSTEM CHECKOUT

Once power is applied to the system, the user should perform some preliminary functional checks to ensure proper installation of the controller board. By following the sequence below, the user will be able to verify the ability to address the control board and access the internal registers.

Momentarily depress the HALT switch, or hit the BREAK key on the system console to enter the Console ODT mode on the LSI-11. To see that the board is actively responding to its address on the bus, type '772520/' on the console. The controller should respond by outputting the contents of its Mag Tape Status Register, which will be displayed on the video. By then typing three successive 'LINE-FEED' keys, the other three register's contents will be displayed.

Tape movement may be initiated by depositing the number '7' in location 772522, which will cause the drive to write a file mark to tape. The user may then deposit the number '17' in the same location in order to cause the drive to rewind and reposition itself at BOT.

If these tests can be satisfactorily performed, then the user may proceed to boot his system as he normally would. If the above tests fail, it is recommended that the user review the installation instructions to be sure he has properly installed all cabling and has power applied to the tape drive.

V. POWER REQUIREMENTS

The LSI-50 requires the following voltage at the current indicated:

+5 VOLTS D.C. @ 2.50 AMPS MAXIMUM

+12 VOLTS D.C. @ 0.05 AMPS MAXIMUM

* used only on/P config.

VI. DRIVE INDICATOR LIGHTS

The LED indicators on the front panel of the tape drive have the following meanings:

LOAD/UNLOAD	-	Indicates a cartridge can be inserted of	r
		removed without interrupting the device	е
	•	function in progress.	

- DATA CHECK Indicates that excessive read or write errors have been detected. It is recommended that the magnetic head be cleaned to maintain Read/Write performance. Successive data checks may indicate a defective cartridge.
- DEVICE Indicates that microcode has detected a fault within the drive hardware and the device is not operational.

VII. PROGRAMMING NOTES

A). USER CONSIDERATIONS

The LSI-50 storage medium is an 1/4 inch streaming tape drive based on the CDC Cartridge Streamer. While the LSI-50 attempts to functionally emulate an LSI-11 magnetic tape unit (TM11, TS03 or TU45), there are inherent differences between the devices making a complete emulation impossible. These differences are:

- 1. Only forward tape motion is supported. Excepting a rewind command, the tape cannot be backspaced to reposition the tape at the beginning of a previously read / written record. In support of some of the DEC utilities, logical backspaces are performed over the limited amount of data in the LSI-50's internal buffer.
- 2. Data may only be written to the beginning of tape or at end of data. End of data defines the point on the tape that the previous write operation terminated data transfer. This means that data written on tape may not be overwritten, excepting write data request from the beginning of tape (BOT).

B). RT-11 UTILITY SUPPORT

The LSI-50 supports all RT-11 utilities that perform transfers with magnetic tape devices (MT:). A synopsis of the more significant tape transfer utility commands is:

COPY/DEV xx: MT:

copy device 'xx:' to MT: (backup device)

COPY/DEV MT: xx:

copy device MT: to 'xx:' (restore device)

COPY file MT:/POS:-1

copy file to MT:. MT: must have been previously initialized, however files may be added to the end of the tape. The POS:-1 switch specifies that the tape is not to be rewound between file transfers. Note, the POS:x use of the switch can not be used to overwrite a file of tape.

COPY MT:file file

copy file from MT: written in the copy file mode to a file on a system device.

DIR MT:

list the directory on the MT:

INIT MT:

initialize MT:. Tapes must be initialized before copy file commands are issued. The copy device command does not require initialized tapes.

Miscellaneous Notes

- 1. RT-11 FILEX does not support MT:.
- The SQUEEZE command does not support MT:.
- 3. File output cannot be assigned to MT:
- 4. Copy file will operate the tape in start/stop mode. There is too much overhead in the PIP utility to maintain streaming.

C). RSX-11M UTILITY SUPPORT

The LSI-50/MT device is supported by the following RSX-11M utilities:

- 1. BRU (Backup and Restore Utility)
- 2. DSC (Disk Save and Compress Utility)
- FLX (File Transfer Utility)

As a convenience, a brief description of the command syntaxes follows. For more detailed information consult the RSX-11M Utilities manual.

BRU/MOU/REW/VER/BAC:xxx dd: MT:

backup device 'dd:' onto MT:. /MOU specifies device 'dd:' is currently mounted and is ommitted if the volume is not mounted. /REW specifies the transfer is to start at the beginning of tape. /VER specifies the copy is to be verified at completion. /BAC:xxx the name of the saveset. Save-set naming allows the user to recover individual files, should the need arise.

Note, while more than 1 save-set may be backed up onto the MT:, only the first save-set may be verified.

BRU/MOU/REW/VER/BAC:xxx MT: dd:

restore device 'dd:' from MT:. See above notes.

DSC MTO:/RW/VE=dd:

backup device 'dd:' onto MT:. /RW specifies the transfer to start at the beginning of tape. /VE specifies the copy is to be verified at completion.

Note, if the DSC task image is invoked, the device to be backed up must be dismounted.

Note, if the standalone DSC system is invoked 'BOODSCS8', the first command must be to establish the MT vector address:

MT:/VEC=224

DSC dd:=MTO:/RW/VE

restore device 'dd:' from MT:. See above notes.

FLX MT:/Z

Initialize the directory of MT: for FLX file transfers.

FLX MT:/DO=file/RS

copy specified file(s) in Files-11 format onto the MT in DOS format.

FLX file/RS=MT:file/DO

copy specified file(s) from MT: in DOS format to files in Files-11 format on the system device.

FLX MT:/LI

list the directory of MT:

Miscellaneous Notes

- 1. The LSI-50 does not support the PIP utility program or general Files-11 directory routines. This means data may not be redirected or assigned to the MT device.
- 2. The LSI-50 will support multiple save sets under BRU, but not under DSC.

UNIX/ZENIX UTILITY SUPPORT

The LSI-50 will support all UNIX tape utilities, including DD, DUMP, TP, and TAR. Some examples of their uses are listed below.

DD IF=(FILENAME) OF=/DEV/(N)RMTO COUNT=X

This will transfer X number of blocks from filename to the magtape, and will not rewind the drive to BOT on completion if the N prefix is added to the drive specification. The restore function works with the reversed filespecs:

DD IF =/DEV/(N)RMTO OF=(FILENAME) COUNT=X

Using the TAR utility is as follows:

TAR XFB/DEV/(N)RMTO (bs) (FILENAME)

This command sequence will restore Filename (or all if no filename is specified) from tape to disk. The 'bs' designates the blocking factor to be used. Again, the 'N' prefix will cause the drive to not rewind to BOT if added.

For further information on UNIX Tape Utilities, consult your UNIX user's manual.

VIII. SYSTEM ARCHITECTURE

The system consists primarily of three distinct sections: the onboard processor and memory, the interface to the CDC tape drive, and the LSI-11 interface. Contained within each section are components which allow each to transfer data to and from a common bus. all under the control of the 8085 microprocessor. Also, data transfer is achieved by means of the 8257 DMA controller so as to maintain the maximum speed within the constraints of the individual systems.

Referring to Figure 1. we can see that each entity (CDC or has a path to read or write from the on-board memory via the DMA controller. We will now proceed to see how the data flow from computer to tape and vice versa is actually performed, by examining the protocol required by each unit.

Assuming, for reasons of simplicity, that we wish to perform the transfer of a single block of 512 8-bit bytes of data from the LSI-11 to the CDC tape. The LSI-11 initiates the transfer by first transferring its own pertinent data to the controller. The first 16-bit word of information that it sends to the controller is the number of bytes to be fetched from its memory. The second word contains the starting address at which that stored. It will then issue the command to the controller to proceed with the transfer. Since the data will be moved from the LSI-11 memory by DMA techniques and is operating in an interrupt driven environment, it has no further need to monitor the operation, assuming that an interrupt to a specific location will be performed upon either successful completion, or an error condition. At this time the 8085 takes over complete control of the transfer set-up.

First, the 8085 fetches the number of bytes to be transferred. This parameter will be used in setting up the 8257 DMA chip. also programs the 8257 with the address within its own memory space to which the data must be transferred. It will then signal the DMA controller to begin its programmed transfer, also awaiting an interrupt signalling either completion or error condition.

During the time the block is being transferred, both the 8085 and the LSI-11 are free to perform other tasks, since the DMA between the devices is operated on a 'cycle-stealing basis', requiring neither CPU's intervention.

Upon successful completion of its task, the 8257 will interrupt the 8085. The 8085 will then proceed to program another channel within the same DMA controller in preparation to transfer the block of data, which now resides within the 8085's memory, on to the tape drive. The same byte count and address information are programmed as before, but a unique set of logic will control the hand-shaking between the devices.

Again, once this transfer is initiated, the CPU will be notified via an interrupt upon completion of the task. Once this interrupt has been received, the 8085 stores the status of the tape drive in a register which the LSI-11 will access to ensure proper tape operation, and the 8085 forces an interrupt to occur on the LSI-11 control lines.

Data transfer in the opposite direction, tape to LSI-11, simply performed in the reverse sequence, although the LSI-11 must still initiate the transfer as before.

IX. FUNCTIONAL DESCRIPTION

1. 8085 MICROPROCESSOR, EPROM, AND MEMORY

On power-up of the LSI-11, or upon depressing the BOOT switch, the LSI-11 bus signal BINITL is asserted, in turn asserting INITO* on the controller. This signal clears the signals ERR*, CUR*, and REQH. It also asserts the RESET input to the 8085, which in turn asserts its RESET to clear the 8257. signal BINITL is de-asserted the 8085 will perform a restart to location 0000H. There it will begin the firmware initialization sequence, clearing memory, rewinding the CDC tape drive and adjusting internal pointers. Once this is completed, the 8085 will loop through a routine which waits for a command to be sent from the LSI-11.

Addresses 0000H through 07FFH are reserved for the EPROM which is read only memory in which resides the firmware. Address 1000H through 4FFFH are for the read/write RAM's. Address 0800H through OFFFH are reserved for possible future EPROM addition.

The 8085 uses multiple interrupt inputs in order to be informed of external events. The signal RST55H informs the CPU that the controller has just received a command from the LSI-11. tells it that the 2651 is requesting service. The signal RST75H flags the completion of a DMA transfer, by either the 8257 or the DEC interface logic. The 8085 will sense the signal OLD via its SID line to see if an off-line dump is being requested.

2. 8257 DMA CONTROLLER

The 8257 is used to control the transfer of data from RAM to either the CDC tape drive or the LSI-11. It can be programmed by the 8085 via I/O commands to ports 10H through 18H, inclusive. A DMA transfer is initiated by any one of the DREQ0-3 lines going to a high state, once that channel has been enabled by the 8085. Upon sensing that request, the 8257 requests the use of the system bus by asserting HRQ. The CPU, once it has completed any instruction in process, will honor the request by asserting its HLDA. The 8257 then outputs the address to be accessed and signals the requesting device to proceed by asserting the appropriate DACKO-3*. It will then assert either MEMR* or MEMW*, depending upon which direction the transfer must take place, and wait until the signal READY is asserted, this being the method by which all the DMA's are synchronized. Once READY is asserted it will de-assert its MEMR* or MEMW*, its DACK*, and its HRQ. It will then remain idle until a new DREQ becomes asserted. the 8257 outputs the address to the system bus, it decrements its internal byte counter and increments its internal address counter. If the result of decrementing the byte counter is zero, then during that cycle the 8257 will set its signal TC in order to notify the 8085 that the programmed transfer was completed.

3. LSI-11 INTERFACE AND REGISTERS

In order to minimize the parts count, the DEC Chipkit set was incorporated to realize the LSI-11 bus interface. This set includes four bi-directional four-bit buffers for driving and receiving the Data and Address lines, one register decoder, interrupt control, two dual 8-bit register/counters for byte count and address generation, and one DMA bus controller. The BDAL buffers have jumper selectable inputs for coding the device address of the controller, as well as jumper selectable inputs for coding the interrupt address. When the address on the BDAL lines is equal to the address jumpers, each chip will generate the signal MATCHH, which in conjunction with the signal BSYNCL will cause the register decoder to set one of the signals SELOL, SEL2L, SEL4L, or SEL6L, depending on the state of the BDAL1 and BDAL2 lines. These signals select one of four registers.


SELOL selects the Mag Tape Status Gate, SEL2L selects the Mag Tape Command Register, SEL4L selects the Byte Record Counter, and SEL6L selects the DMA Address Register. The Status Register is a read-only register, the Command Register is a read/write the Byte Record and Address registers are register. and read/write registers.


4. CDC TAPE DRIVE INTERFACE


The CDC interface consists of three sections:


- The command register, which contains the unit select bits and the command bits.
- 2. The drive status register.
- 3. The data register which is a bi-directional tri-state gate. DMA handshaking between the drive and the 8085 is performed by the two signals DRY* (from the drive) and (generated by the 8085). When the tape drive has data available to be read, it will assert DRY*, which will generate the signal DREQ2. If enabled, the DMA channel will proceed to perform a DMA cycle. In transfers from the RAM to tape, the signal DSB will be asserted, and will remain until the drive responds with DRY*.


FIGURE 1. - (Simplified Block Diagram)






















{# - PART # -- DESCRIPTION -QTY.- REF.DESIG.}


•		•		
1	A#PP100182A	PART NOT ON FILE	1	CHASSIS P/S TMC-1C
2	A#PP100183A	PART NOT ON FILE	1	CASE TMC-1C
3	A#PP100184A	PART NOT ON FILE	i	COVER TMC-1C
3 4	REF	TANT NOT ON TIEB	Ò	
	HW8FOOT	#8 RUBBER FOOT	4	
5		RUBBER EXTRUSION	50	
6	C-ITEM	#8 FLAT WASHER	2 .	
7	C-ITEM		6	
8	C-ITEM	8-32X1/2(100C SK)FH	14	
9	C-ITEM	SCR.8-32X3/8 BUT.HD		
10	REF		0	NOAM CTNV
11	A#PP100001B	PS-15.224 HEATSINK	1	HEAT SINK
12	HW601143051674	TRANSISTOR INSULATOR	3	
13	DHL-12-0V-5	5 VOLT OVP. MODULE	1	
14	CN09507121	CRIMP TYPE CONN. 12 POS.	2	P1,P2
15	HW4876(MK)	MOUNTING KIT	3	
16	HW8909NB(TC)	TRANSISTOR COVER	3	
17	TR2N5875	TRANSISTOR	3	•
18	CF1MF@35V	CAPACITOR 1UFD @ 35V	1	
19	C-ITEM	CRIMP PIN(MOLEX)	24	
20	C-ITEM	#18 AWG WIRE(RED)	50	
21	C-ITEM	#18 AWG WIRE(WHT)	50	
22	C-ITEM	#18 AWG WIRE(BLK)	50	
23	C-ITEM	SCR.6-32X5/16"	2	
24	REF	bonto geno, to	0	
25	A#PB100002C	P15.224 REGULATOR CARD	1 .	P.C.B.
26	C-ITEM	TEST PT.(TP1;TPG)	2	
27	CFTE-1305	CAPACITOR 20 UFD @ 50V	2	
28	_	DIODE	4	·
	DI1N5624	RESISTOR FIXED	1	
29	RF10W.1		2	
30	RF10W.2	RESISTOR FIXED	1	•
31	RF.25W100	RESISTOR FIXED	•	
32	RF.25W270	RESISTOR FIXED	2	
33	RF.5W47	RESISTOR FIXED	3	
34	RV100	RESISTOR VARIABLE	1	
35	CF.1@100	CAPACITOR .1UFD @ 100	1	
36	VRLM317KC	VOLTAGE REGULATOR VAR.	1	
37	VR7824UC	VOLTAGE REGULATOR +24	2	
38	TRTIP32	TRANSISTOR	4	
39	CN10182032	TRANSISTOR SOCKET	7	
40	CN09601121	CONNECTOR 12 POS.	3	
41	CN09523061	CONNECTOR RT ANGLE 6 POS.	1	
42	CN09601061	CONNECTOR 6 POS. LOCKING	1	
43	CFTE-1133	CAPACITOR 50 UFD @ 12V	1	
44	C-ITEM	NYLON RIVET	7	
45	REF		0 .	
46	CF36D602G050BB2A	CAPACITOR 6000 @ 50V	2	
47	CF36D213G015BB2A	CAPACITOR 21000 @ 15V	1	
48	A#PP100017A	STANDOFF PC CARD	1	
49	A#PP100007C	PS-15.224 TRANSFORMER RWK	1	
50	C-ITEM	CARD GUIDE PCB	50	
51	CS6 AMP	AC LINE FILTER 6 AMP	1	• •
52	DIPKC05F	DIODE	i	
53	C-ITEM	10-32X1/4 SCREW	6	
54	HW.250(QD)	QUICK DISCONNECT	7	
55	HW.250(RL)	RING LUG	2	
	1111 1 2 3 0 (1 tm)	NING DOG	dia .	

```
[PARTS LIST RUN - 01/18/83]
[# P100181A - TMC-1C (CDC)
{# - PART # -- DESCRIPTION -QTY.- REF.DESIG.}
56
        HW4586-48(CM)
                             CAPACITOR CLAMP
57
        HW31302.5(FUSE)
                             2.5 AMP FUSE
58
                             FUSE HOLDER
        HW342022(FH)
59
        LCBELD17250
                             MOLDED LINE CORD
60
        SW260012E
                             DBL POLE SGL THROW SW
                                                         1
                                                                     SWITCH ON/OFF
61
        C-ITEM
                                                         12
                             6-32 KEP NUT
62
       C-ITEM
                             8-32 KEP NUT
                                                         7
63
        HW0380250(CC)
                             CABLE CLAMP
                                                         1
64
       HW3POS(TB)
                             TERMINAL BLOCK
                                                         1
                                                         2
65
                             SCREW 4-40X1/2
       C-ITEM
                                                         2
66
       C-ITEM
                             4-40 KEP NUT
                                                         3
67
       C-ITEM
                             SCREW 6-32X1/2"
68
       C-ITEM
                             SCREW 8-32X1/2"
                                                         8
69
       C-ITEM
                             #18 AWG WIRE
                                                         200
70
       CN1-480702-0
                             PART NOT ON FILE
                                                                     CONN.PRIME DRIVE
                                                         1
71
       HW350547-1
                             PART NOT ON FILE
                                                         4
                                                                     AMP CR.PIN(PRIME)
72
       CN09507061
                             CRIMP TYPE CONN. 6 POS.
                                                         1
73
       REF
74
       REF
                                                         0
```

ASSEMBLY HOURS --- .5
TEST HOURS --- .5









A Division of Alloy Engineering Company, Inc.

STANDARD TERMS & CONDITIONS

- 1. GENERAL An order constitutes a contract between Alloy-CPD and the Buyer when accepted in writing by Alloy-CPD at its home office as shown on the face hereof. A contract resulting from the acceptance of an order may be cancelled or altered by the Buyer only if agreed to in writing by Alloy-CPD at its home office subject to payment of associated charges necessary to protect Alloy-CPD from loss. Any of the terms or provisions of the Buyer's order which are in any way inconsistent with or in addition to the terms and conditions contained herein shall not be binding on either party unless expressly accepted in writing by its authorized representatives.
- 2. **DELIVERY** Shipping dates are based upon prompt receipt of all necessary documents from the Buyer. Shipments are scheduled after acceptance of an order in accordance with the Buyer's requirements. Unless specifically stated to the contrary, however, where existing priorities and schedules prevent strict compliance with requested delivery dates, orders are entered as close as possible to the requested date and the Buyer is advised of the actual shipping schedule. **Alloy-CPD** shall not be liable for delays in delivery or other default by reason of any occurrence or contingency beyond its reasonable control, nor shall it be liable for any special or consequential damages caused by any delay in delivery or failure to manufacture or deliver.
- 3. PRICES-Alloy-CPD certifies that the prices contained herein are as favorable to the Buyer as those extended to any other customer in effect on the date of this document for substantially similar items and quantities under similar conditions. The prices stated are exclusive of any federal, state, municipal or other government tax now or hereinafter imposed upon the production, storage, sale, transportation or use of the products described herein. Such taxes applied directly to the sale hereunder shall be paid by the Buyer, or in lieu thereof, the Buyer shall provide a tax exemption certificate acceptable to the taxing authorities. Note: On sales outside the U.S., all required import duties, licenses & fees shall be payable by the Buyer in addition to the stated prices.
- 4. PAYMENT-Unless otherwise specifically stated to the contrary, the terms of payment shall be NET-30 DAYS from the date of shipment of the hardware. In case of partial shipments, pro-rata payments shall become due on each shipment. On overdue accounts, a finance charge shall be charged and payable at the rate of two percent per month on the amount of the unpaid balance. Alloy-CPD may require full or partial payment in advance if, in its judgement, the financial condition of the Buyer at any time prior to shipment so warrants.
- 5. WARRANTY-See attached Limited Warranty statement.
- 6. CHANGES By mutual agreement the order may be suspended or changes may be made in quantity, designs, specifications, place of delivery, methods of shipment and packaging. If any such change causes an increase or decrease in the price of the equipment or in the time required for performance, Alloy-CPD shall promptly notify the Buyer and assert its claim within thirty days from the date the change is agreed upon, and an equitable adjustment shall be made. In any event, changes shall not be binding upon nor be put into effect by either party unless confirmed in writing by its appropriate representative.
- 7. TERMINATION The Buyer may terminate work under this Agreement, either in whole or in part. Notice of termination under this paragraph must be submitted by the Buyer, in writing, sixty days in advance of its effective date. During that final sixty days, deliveries shall continue in accordance with the existing delivery schedule. Where special equipment or services are involved, the Buyer shall be responsible for all related work in process; however, Alloy-CPD shall take all reasonable steps to mitigate damages immediately upon receipt of said termination notice and shall notify subcontractors to do likewise.
- 8. PROPRIETARY INFORMATION All proprietary information which is specifically designated as such, disclosed by either party to the other in connection with this order, shall be used solely for installation, operation, maintenance and support of equipment furnished under this order only and shall be protected by the recipient from disclosure to others with the same degree of care as that which is accorded to its own proprietary information. Information will not be subject to this provision if it is or becomes a matter of public knowledge without the fault of the recipient party, if it was a matter of written record in the recipient party's files prior to disclosure to it by the other party, if it was or is received by the recipient party from a third person under circumstances permitting its disclosure or its disclosure is required by any United States Governmental Agency.
- 9. PATENT PROTECTION Alloy-CPD shall undertake at its own expense, the defense of any suit or proceeding brought against the Buyer in so far as such suit or proceeding is based upon a claim that any equipment made to Alloy-CPD design and furnished hereunder constitutes an infringement of any patent of the United States, on condition that the Buyer promptly notifies Alloy-CPD in writing of such suits or threats thereof and cooperates by giving Alloy-CPD any requested authorization, information and assistance for the defense of same. The foregoing shall not apply in instances in which normally non-infringing Alloy-CPD equipment is rendered infringing by the Buyer's alteration, combination with other equipment, or use of said equipment. The sole obligation of Alloy-CPD shall be full compliance with this clause.
- 10. APPLICABLE REGULATIONS Alloy-CPD certifies that it complies with the requirements of the Fair Labor Standards Act of 1938 as amended, the Walsh-Healy Public Contacts Act and Equal Opportunity Employment as defined in Executive Order Number 11246.
- If the Buyer's order is placed as a subcontract under a United States Government prime contract, only those clauses of the Armed Service

- Procurement Regulation that are required by Federal law are hereby incorporated by this reference, except as a representation contained or incorporated herein shall be construed as a representation that Alloy-CPD offers its standard products on a cost reimbursement basis or that Alloy-CPD makes any representation regarding the cost of standard products.
- 11. **ENFORCEABILITY -** No delay or failure of either party in exercising any right hereunder and no partial or single exercise hereof shall be deemed to constitute the waiver of such right or any other rights hereunder.
- Constitute the waiver of such right or any other rights hereunder.

 If any provisions of this Agreement shall become inoperative or unenforceable as applied in any particular case or becomes in conflict with any other provisions hereof, such circumstances shall not have the effect of rendering the provisions in question invalid, inoperative or unenforceable in any other case or circumstances. The invalidity of any one or more phrases, sentences, clauses or sections in this Agreement contained shall not affect the remaining portion of this Agreement or any part thereof.
- 12. AGREEMENT-This Agreement supersedes and cancels all prior agreements, if any, by the parties hereto and constitutes the entire understanding between the parties with respect to the subject matter hereof. Any assignment of this Agreement, or any of the rights hereunder by the Buyer shall be void without written consent of Alloy-CPD. All disputes and controversies arising out of the performance of this Agreement shall be settled by arbitration, at the American Arbitration Association in Boston, Mass. in accordance with the laws of the Commonwealth of Massachusetts.

LIMITED WARRANTY

- ALLOY ENGINEERING COMPANY, INC., Computer Products Division (Alloy-CPD), in recognition of its responsibility to provide quality products, components, and workmanship, warrants each product it manufactures and each part and component thereof installed by Alloy-CPD (except those excluded by Para. 4 below) to be free from defects in material and workmanship for a period of 120 DAYS after shipment. This warranty is subject to the terms and conditions below:
- 1. WARRANTOR-This warranty is granted by Alloy Engineering Company, Inc., 12 Mercer Road, Natick, MA 01760 [Telephone (617) 655-3900 or TWX: 710-346-0394]
- PARTIES TO WHOM WARRANTY IS INTENDED This warranty shall extend to any owner and to any person to whom the warranted system is transferred during the duration of this warranty.
- PARTS AND COMPONENTS COVERED All parts and components of the warranted system manufactured and/or installed by Alloy-CPD are covered by this warranty, except those parts and components excluded by Para. 4 below.
- 4. PARTS AND COMPONENTS NOT COVERED The following components are not covered by this warranty: (a) any part or component that shall have been subject to abnormal electrical or mechanical abuse, negligence or accident (as determined by Alloy-CPD); (b) any part or component that shall have deteriorated from ordinary wear and tear, such as paint; (c) expendable items that would normally be replaced within the warranty period, such as Magnetic Tapes and Cartridges.
- 5. PROCEDURE FOR OBTAINING PERFORMANCE UNDER THIS WARRANTY-In order to qualify under this warranty, the owner must notify Alloy-CPD within ten days after discovery of the defect and receive authorization by Alloy-CPD to return the defective system or component to Alloy-CPD. Upon receipt of such system or component, if it is found not to be defective in material or workmanship, Alloy-CPD shall notify the owner of the fact and request instructions for its return to the owner. All cost of transporting the system or component to and from Alloy-CPD shall be paid by the owner.
- 6. REMEDY-If, within the duration of this warranty, a system or component covered by this warranty is returned to Alloy-CPD and proves to be defective in material or workmanship, Alloy-CPD shall (at its option) repair or replace the defective item at its expense. Replacement of a defective component pursuant to this warranty shall be warranted for the remainder of the warranty period applicable to the replaced component. After the expiration of this warranty, a system or component return to Alloy-CPD will be repaired and returned at a cost commensurate with the parts and labor required; in no case will this charge exceed one hundred dollars (\$100.00) without prior notification and approval of the owner.
- 7. **DESIGN CHANGES Alloy-CPD** reserves the right to make changes in the design or material of its products without incurring any obligation to incorporate such changes in any product previously manufactured. From time to time, however, **Alloy-CPD** will issue Applications Notes to its customers to notify them of product improvements which may be retrofitted at the option of the customer.
- 8. EXCLUSIONS AND DISCLAIMERS This warranty does not extend to normal preventative maintenance procedures, nor to any defect due to negligence of others, failure to operate or maintain the system in accordance with instructions furnished, electrical or mechanical abuse, accidents, alterations, or ordinary wear and tear. This warranty and the remedy provided herein are exclusive and expressly in lieu of all other warranties expressed or implied either in fact or by operations of law, statutory or otherwise, including warranties or merchantability or fitness for use. Under no circumstances will Alloy-CPD assume liability for special, consequential, or punitive damages arising from or in any way connected with use of its products.