Advanced Micro Computers A subsidiary of Advanced Micro Devices



Am95/6110 Single Density Floppy Disk Controller

User's Manual

	REVISION RECORD
REVISION	DESCRIPTION
01	Preliminary Issue
(4/27/79)	
А	Initial Issue
(9/15/79)	
В	Manual Updated
(2/15/80)	
С	Manual Updated and Reprinted
(5/16/80)	
Publication No.	Address comments concerning

REVISION LETTERS I, O, Q AND X ARE NOT USED

Copyright © 1979, 1980 Advanced Micro Computers Printed in U.S.A.

00680108

Address comments concerning this manual to:

ADVANCED MICRO COMPUTERS

Publications Department 3340 Scott Boulevard Santa Clara, CA 95051

PREFACE

This manual provides general information, an installation and interface guide, and programming information for the Advanced Micro Computer, Am95/6110 Flexible Disk Controller board. Additional information can be obtained from the following documents.

Western Digital Corporation FD1771 A/B-01 Data Sheet

Advanced Micro Devices Am9517 Data Sheet Am9517 Application Note Am9085 Data Sheet

This manual is intended for use by systems engineering and programming personnel. A minimum of tutorial information is included. Standard abbreviations and acronyms are used in the text.

Both active-high (positive true) and active-low (negative true) signals are discussed. To eliminate confusion and simplify the notation, the following signal convention is used. Whenever a signal is active-low, its mnemonic is followed by an asterisk (*). For example, MEMR* denotes an active-low signal. Active-high signals are denoted without the asterisk.


The information in this manual is believed to be accurate and complete at the time it was printed. However, AMC reserves the right to change specifications without notice. No responsibility is assumed for errors that might appear in this manual. No part of this manual may be copied or reproduced in any form without prior written permission from AMC.

TABLE OF CONTENTS

1.	General Information1-1	Input/Output Write Command
	Introduction1-1	(IOWC*)2-10
	Physical Description1-1	Memory Read Command
	Functional Description1-1	(MRDC*)2-10
	runctional bescription1	Memory Write Command
		(MWTC*)2-10
2.	Installation and Intenface 2.1	Transfer Acknowledge
۷.	Installation and Interface2-1	(XACK*)2-10
	Introduction 2.1	Floppy Disk Drive
	Introduction2-1	Interface2-10
	Unpacking and Inspection2-1	Track Greater Than 43
	Pre-Installation Option	(TG43*)2-10
	Selection2-1	Write Protect (WRPT*)2-10
	Data Bus2-1	Track 00 (TR00*)2-10
	Board Select Switches2-1	Index Pulse (IP*)2-11
	Memory Control Selection2-1	Ready2-11
	Interrupt Selection2-2	Write Gate (WG)2-11
	CPU Clock Frequency Select2-3	Write Data (WD)2-11
	Am9085 CPU, SID Jumper2-3	Direction (DIRC)2-12
	DMA Request Source (DREQO-	Step (PH1/STEP)2-12
	DREQ3)2-4	2 Sided2-12
	DMA Acknowledge (DACKO-	Drive Select (DSO1*
	DACK3)2-4	-DS04*)2-12
	Ready/DMA Speed Selection2-4	Read Data2-12
	End-of-Process Flip/Flop2-5	
	Power-On Hold2-5	
	Hold Request/Bus Priority	 Operation and Programming3-1
	In2-5	
	Data Separator Clock	Introduction3-1
	Select2-6	Board Selection3-1
	FD1771 Floppy Disk	Functional Configuration3-1
	Controller Clock2-6	Firmware Description3-1
	Disk Initialization (DINT)2-6	Firmware Invocation3-37
	Head Load Timing (HLT)2-6	System Bus Interface3-37
	Auto Reset2-6	Mail-Box Registers3-37
	Bus Clock2-7	Unit Code3-37
	Bus Master Control/Hold	Track Select Code3-39
	Acknowledge2-7	Sector Select Code3-39
	Head Load Control2-7	Command Code3-39
	Bus Priority Out (BPRO)	Page Segment Code3-39
	Daisy Chain2-7	MSB Data Address Code3-39
	Installation2-8	LSB Data Address Code3-39
	Interface Signal Description2-8	MSB Program Address3-39
	CPU/System Bus Interface2-8	LSB Program Address3-39
	Address (ADRO* Through	Status Byte3-39
	ADR13*)2-8	Command Descriptions3-40
	Data (DATO* Through DATF*)2-8	Home Command3-40
	Interrupt Request Lines	Set Parameters Command3-42
	(INTO* Through INT7*)2-10	Status Command3-42
	Initialization2-10	Clear Interrupt Command3-42
	Input/Output Read Command	Initialize Disk Command3-42
	(IORC)2-10	Interrogate Unit Command3-42
	•	<u> </u>

5.	Service Information5-1
	Introduction5-1
	Service and Repair
	Assistance5-1
	User Replaceable Parts5-1
	Service Diagrams5-1
FIGUR	ES
3-1	Unit Code3-38
3-2	Command Codes3-40
3-3	Page Segment Code3-41
	Status Byte3-41
	Am9517 Command Register3-49
	Am9517 Mode Register Bit
0	Assignments3-50
3_7	Am9517 Request Register3-50
	Am9517 Mask Register3-51
	Am9517 Status Register
3-9	Configuration3-52
3 10	FD1771 Restore Command3-54
	FD1771 Restore Command3-54
	FD1771 Step Command3-55
	FD1771 Step-In Command3-55
	FD1771 Step-Out Command3-56
	FD1771 Read Command3-56
	FD1771 Write Command3-57
3-1/	ID Address Field Data
0 10	Bytes3-58
3-18	FD1771 Read Address
0 10	Command3-58
	FD1771 Read Track Command3-58
3-20	FD1771 Force Interrupt
	Command3-59
3-21	FD1771 Status Register3-60
4-1	Floppy Disk Controller
	Functional Block Diagram
	(Control Signals are not
	shown)4-2
5-1	Am95/6110 Components
	Location5-4
5-2	Am95/6110 Schematic Sheet 15-5
5-3	Am95/6110 Schematic Sheet 25-6
5-4	Am95/6110 Schematic Sheet 35-7
5-5	Am95/6110 Schematic Sheet 45-8
5-6	Am95/6110 Schematic Sheet 55-9
	,
	FIGUR 3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-10 3-11 3-12 3-13 3-14 3-15 3-16 3-17 3-18 3-19 3-20 3-21 4-1 5-1 5-2 5-3 5-4 5-5

TABLE:	S	2-12	
		2-13	Bus Master Control2-8
		2-14	System Bus Connector P1 Pin
2-1	Data Bus Selection2-2		Assignments2-9
2-2	Board Select Switch	2-15	
	Settings2-2		Assignment2-11
2-3	Memory Configuration2-2	3-1	Firmware Listing3-2/3-36
2-4	Interrupt Jumpers2-3	3-2	Mailbox Register Functions3-38
2-5	CPU Clock Frequency	3-3	Am9085 Instruction
	Selection2-3		Set3-46/3-47
2-6	DMA Request2-4	3 – 4	DMA (Am9517) I/O Port
2-7	DMA Acknowledge2-4		Addresses3-48
2-8	DMA Speed Selection2-5	3-5	Am9517 Internal Registers3-48
2-9	Bus Priority In/Hold2-6	3-6	Software Command Codes3-52
2-10	FD1771 Clock Frequency2-6	3-7	Data Pattern3-59
2-11	Head Load Timing2-6	5-1	User Replaceable Parts5-2/5-3



CHAPTER 1 GENERAL INFORMATION

1-1. INTRODUCTION

The Am95/6110 is a single density floppy disk controller for up to four selectable single or double sided floppy disk drives, using an Am9085 microprocessor based design which provides reliable flexible functions. and Features include: a 20-bit DMA address capability allowing it to address up to 1 megabyte of main memory, drive write protection, automatic CRC generation and check, full IBM 3740 compatible soft sector formatting, automatic track seek verify, and head unloading after two idle disk rotations to assure long diskette life. An automatic bootstrap load from track ØØ, sector (jumper selectable) is done at system initialization without system processor intervention.

The Am95/6110 is fully TTL compatible. It is provided with an adaptable interface to microprocessor systems comprising an 8-bit parallel bus, 20-bit address bus, and appropriate control lines. An on-board DMA interface transfers data directly to or from external memory and the disk controller.

1-2. PHYSICAL DESCRIPTION

The Am95/6110 Floppy Disk Controller board is a two layer printed circuit board. An 86-pin and 60-pin connector provide bus compatibility with AMC's System 8/8 and the Intel Multibus† in either a Multi-master or Single-master bus configuration. Physical characteristics of the Am 95/6110 are:

Board Dimensions

Width	30.48 cm	(12 inches)
Depth	17.15 cm	(6.75 inches)
Thickness	1.50 cm	(0.60 inches)

Interface Connectors

- P1 86 pin, .156 in pin spacing edge connector
- P2 60 pin, .10 in pin spacing edge connector
- P3 50 pin, .10 in pin spacing edge connector
- P4 50 pin, .10 in pin spacing edge connector

Power Requirements

VCC	+ 5	V, + 5%
V_{DD}^{OO}	+12	V, ± 5% V, ± 5%
V_{BB}^{BB}	- 5	$V, \pm 5\%$
ICC	3	AMP_
IDD	300	mΑ
IRR	150	mΑ

Environmental Requirements

Relative Humidity up to 90% without condensation

Storage Temperature -40°C to +75°C

1-3. FUNCTIONAL DESCRIPTION

The Am95/6110 Floppy Disk Controller (FDC) is an intelligent disk controller that accepts commands from a host computer via the system bus, and permits the host CPU/operating system to access data stored on a floppy diskette. Data is stored in random-access form. Data can be read from or new data written onto a selected location on the disk-

[†] Multibus is a trademark of Intel Corporation

ette. Communication between the host CPU and the FDC is conducted over a standard Intel Multibus compatible system bus.

The FDC and host CPU exchange information through the mailbox registers (RØ-R4), associated with I/O ports (RØ-R3.) Bits 2 through 7 of the address from the system bus are decoded and compared with the board address to determine if the command is intended for the FDC board. Bits Ø and 1 are used to specify a particular mailbox register. The data for reading or writing on the floppy diskette is transferred under Direct Memory Access (DMA) control.

When the host computer sends a command to the FDC, execution and control of the resulting operations are performed by the on-board Am9085 microprocessor, utilizing the DMA controller (Am9517) and the floppy disk controller (FD1771).

The command set is used to invoke firmware residing in 2K of on-board PROM. Each command invokes a portion of the firmware. When executed, the various firmware routines perform the floppy

disk controller functions. The FD1771 floppy disk controller chip, controlled by the Am9085, selects a particular disk drive, accesses a predetermined location on that diskette, and either reads data from or writes data onto that diskette. Data read is separated, put into 8-bit bytes, and is either transferred into the buffer memory or byte-by-byte to a main memory whose location is designated by the Data transferred to the buffer memory can be sent to main memory by the DMA after the sector is completely read. Data can be read and transferred in sector or block (continuous sector) form. Data written onto the diskette goes to the FD1771 byte-by-byte in the same manner described for the read mode. The FD1771 serializes, formats, and sends the data to the specific location on the diskette to be written.

Status, address, data, and control signals for the internal operations of the FDC are routed on the internal address and data bus lines. The FDC board status register contents are loaded into R4 which can be examined by the host CPU.

CHAPTER 2 INSTALLATION AND INTERFACE

2-1. INTRODUCTION

This chapter provides instructions for unpacking and preparing the Am 95/6110 Board for connection to a microcomputer system. System Bus signal characteristics, connector pin assignments and timing information necessary to interface the FDC board to a CPU and the FDC board to a Floppy Disk Drive are also included in this chapter.

2-2. UNPACKING AND INSPECTION

Inspect the shipping carton immediately upon receipt for evidence of mishandling during transit. If the shipping carton is severely damaged or waterstained, request the carrier's agent to be present when the carton is opened. If the carrier's agent is not present when the carton is opened and the contents of the carton are damaged, keep the carton and packing material for the agent's inspection. Shipping damages should be immediately reported to the carrier.

NOTE

Do not attempt to service the board yourself as this will void the warranty.

It is suggested that salvageable shipping cartons and packing materials be saved in case the product must be shipped in the future.

2-3. PRE-INSTALLATION OPTION SELECTION

Before connecting the FDC board to the microcomputer system, switches and jumpers must be set to the desired positions to select the features that are required to customize the board for

its intended use. The following paragraphs provide information on switch and jumper selection.

2-4. DATA BUS

The FDC board can be interfaced to the host CPU through either an 8-bit or a 16-bit system data bus. Jumpers and switches provided on the board must be placed in the proper position to configure the board for the data bus with which it is to be used. Jumper installation for 8 or 16 bit data control is shown in table 2-1. When the jumper is installed between pins 34-38, the FDC is configured to operate with an 8-bit data bus. When the jumper is installed between pins 33-34, the FDC is configured for a 16-bit data bus, with DMA Ø = 0 addressing in the Low Order Byte. When the jumper is installed between 34-35, the FDC is configured for a 16bit data bus, with DMA \emptyset = 0 addressing in the High Order Byte.

2-5. BOARD SELECT SWITCHES

Six two-position DIP switches (SWI through SW6) are used to select the addresses to which the FDC board will respond. As shown in table 2-2, address bits 2 through 7 must correspond to switches SWI-SW6, respectively. A logical 1 on the port address bus corresponds to the on position of the board select switches. Address bus bits Ø and 1 are decoded for the external addresses of registers RØ through R4.

2-6. MEMORY CONTROL SELECTION

To customize the FDC board for the specific size of the E-PROMs being used, it is necessary to apply to the chip sockets the voltages and control sig-

TABLE 2-1. DATA BUS SELECTION.

Data Bus	Jumper Selection From To
8-bit	3438
16-bit	33 34 - DMA Ø=Ø, Enable Low Byte
16-bit	34 35 - DMA Ø=Ø, Enable High Byte
	- Jumper configuration for factory installed
firmware	

TABLE 2-2. BOARD SELECT SWITCH SETTINGS.

SWITCH NUMBER	ADDRESS BIT		I/	OWC		I/ORC
SW6 SW5 SW4 SW3 SW2 SW1 Not Used Not Used	7 6 5 4 3 2 1 Ø	Ø	Ø 1	1 Ø	1 1	1 1
Register Selection		RØ	R1	R2	R3	R4

nals required by the chosen devices. The jumpers used to select these voltages and control signals are shown in table 2-3. The E-PROM devices can be either Am9708 (1K) or Am9716 (2K). No jumpers are required to access off-board private memory. Off-board memory, in this context, is specifically private to the floppy disk controller and is not directly addressable by other bus masters in the system.

2-7. INTERRUPT SELECTION

The FDC board is capable of generating a system interrupt on one of eight interrupt lines to be utilized as the system designer wishes. The interrupt is brought off-board through connector P1. The jumper options available for

TABLE 2-3. MEMORY CONFIGURATION.

Jumper Selection From To		
8182 8079 7778		
111112 3031 115116		
81 83 80 82 77 79		
111 114 29 30 113 115		

---- Jumper configuration for factory installed firm-ware

connecting the interrupt lines to the edge connector (P1) are shown in table 2-4.

The FDC, Am9085 CPU interrupt jumper options are also shown in table 2-4. For normal system bus operation with the standard OEM firmware installed, jumpers are configured as shown.

2-9. Am9085 CPU, SID JUMPER

The Am9085 serial input data (SID) line is tested by the resident firmware and the results determine if an auto boot will be implemented. When a jumper is installed between SID (86) and Ground (84), SID = Ø, the auto boot feature is selected. When this jumper is not installed, at reset the firmware

TABLE 2-4. INTERRUPT JUMPERS.

Interrupt Sources	Jum Source	pers Interrupt	System Bus Interrupt	J1 Pin	Am9085PU Interrupt
Am9085*	59 60 57 58 55 56 53 54	67 68 65 66 63 64 61 62	INTØ INT1 INT2 INT3 INT4 INT5 INT6 INT7	41 42 39 4Ø 37 38 35 36	
INTREQ EOPINT URINT COMIN GROUND GROUND	88 75 73 71 69 97	87 76 74 72 7Ø 98	 	 	RST 7.5 RST 6.5 RST 5.5 TRAP TRAP INTR

----- normal jumper configuration for factory installed firmware

2-8. CPU CLOCK FREQUENCY SELECT

The input clock frequency to the Am9085 is jumper selectable for either 4MHz or 8MHz (for 2MHz or 4MHz boards respectively). Jumper installation selection is shown in table 2-5. the 8MHz option is used, some of the chips on the FDC must be replaced with devices that operate at the higher The standard OEM FDC board frequency. (2MHz Am9085) is shipped with the 4MHz clock jumper option installed.

TABLE 2-5. CPU CLOCK FREQUENCY SELECTION.

Frequency	Jumper Selection From To	
8MHz	41 42	
4MHz	4342	
normal jumper configura- tion for factory installed firmware		

^{*}FDC Board interrupt to host computer.

performs a status request operation on unit zero and makes the results available to the host system boot program. On OEM boards, this jumper is not installed. The SID/SOD lines are not brought out to connector pins and therefore are not customer usable.

2-10. DMA REQUEST SOURCE (DREQ0-DREQ3)

The direct memory access (DMA) (Am9517) request lines are individual asynchronous channel request inputs used by peripheral circuits to obtain DMA service. Table 2-6 shows the jumper options used for DMA channel selection. Also shown is the jumper configuration for an OEM board with the standard firmware installed.

2-11. DMA ACKNOWLEDGE (DACK0-DACK3)

DMA Acknowledge is used to notify an individual peripheral that it has been granted a DMA cycle. Table 2-7 shows the jumper configuration to utilize these lines.

2-12. READY/DMA SPEED SELECTION

The ready input is used to extend memory read and write pulses from the Am9517 to synchronize the DMA with slow memory. A jumper must be installed between pins 4 and 3 to enable the Ready Control. Table 2-8 shows the jumper selections for FDC data transfers. When the Ready signal is activated by an external memory (via the system

TABLE 2-6. DMA REQUEST.

Request Source	Jumper Selection From To	Data Channel
TXINT	89 _ 93	DREQ3
RXINT	90 / 94	DREQ2
FDDRQ	91	DREQ1
FDDRQ	92	DREQØ

----- normal jumper configuration for factory installed firmware

TABLE 2-7. DMA ACKNOWLEDGE.

Jumper Selection From To	Acknowledge
105 109 106 110 103 107 104 108	IDACK3 IDACK2 IDACK1 IDACKØ
	From To 105 109 106 110 103 107

----- normal jumper configuration for factory installed firmware

TABLE 2-8. DMA SPEED SELECTION.

Control	Jumper Selection From To
Enable Ready Control	43
EXT Ready Control	1217
Bypass Delay (INT)	22 17
Delay (Ready Pulse Width)	
1.0 µsec (.511ms/128 byte)	8 13
1.0 µsec (.511ms/128 byte)	9 14
1.0 µsec (.511ms/128 byte)	10 15
1.5 µsec (.575ms/128 byte)	11 16
1.5 µsec (.575ms/128 byte)	21 16
1.5 µsec (.575ms/128 byte)	20 15
1.5 µsec (.575ms/128 byte)	19 14
1.5 μsec (.575ms/128 byte)	18 13
1.5 μsec (.5/5ms/128 byte)	

----- normal jumper configuration for factory installed firmware

bus), a jumper is placed between pins 12 and 17 (IACK) to circumvent all of the delay logic. When a delay is not required, a jumper is installed between pins 22 and 17.

2-13. END-OF-PROCESS FLIP/FLOP

The End-of-Process flip/flop is normally set by the EOP output from the DMA controller; however, when a jumper is installed between pins 101 and 102, the EOP flip/flop can be set as a result of the INTREQ (FD1771). When this jumper is installed, either EOP (Am9517) or INTREQ (FD1771) sets the flip/flop. The OEM version of the FDC board is shipped without this jumper installed.

2-14. POWER-ON HOLD

The power-on hold selection is provided to permit the host CPU to be placed in a "hold" state until the FDC releases

it to begin execution. The firmware supplied with the FDC provides the ability for track-0, sector-0 to be automatically read into location zero (0) of host memory to provide an "autoboot" capability. When the auto boot is desired, a jumper is installed between pins 5 and 6. When power-on hold is not required, with no auto boot, the jumper is installed between pins 6 and 7. On OEM boards (with the standard firmware) the jumper is installed between pins 6 and 7.

2-15. HOLD REQUEST/BUS PRIORITY IN

The FDC board is configured such that the Hold Request signal out for a single master system bus can be either active high or active low. The jumper can be moved for operation using a multimaster system bus, as shown in table 2-9, which is the standard configuration.

TABLE 2-9. BUS PRIORITY IN/HOLD.

Master	Hold Request	Jumper Selection From To			
Single	Active High	48 49			
	Active Low	48 52			
Multi	Active Low	4847			
normal jumper configuration for factory					
installed	installed firmware				

2-16. DATA SEPARATOR CLOCK SELECT

The external data separator has a jumper-selectable clock frequency of 4MHz. When using the external data separator, install a jumper between pins 129 and 131 for a 4MHz clock. An 8MHz test point is available at Pin 134. The OEM configuration is jumpered to operate with an external data separator and a 4MHz clock.

2-17. FD1771 FLOPPY DISK CONTROLLER CLOCK

The FD1771 Floppy Disk Controller has two jumper-selectable clock frequencies: 2MHz and 1MHz. Jumper selections for each frequency are defined in table 2-10. The standard OEM board is shipped with the 2MHz option installed, for a standard 8 inch floppy disk drive.

2-18. DISK INITIALIZATION (DINT)

This input is sampled whenever a write command is executed. If DINT = Ø, the operation is terminated and the Write Protect Status bit is set. For the OEM configuration, this input on the FDC board is jumpered to logic high by connecting pins 127 and 128.

2-19. HEAD LOAD TIMING (HLT)

The HLT input of the FD1771 is sampled 10ms after activating the head load output. When a logic high is sampled

TABLE 2-10. FD1771 CLOCK FREQUENCY.

Frequency	Jumper Selection From To			
2MHz	130132			
1MHz	133 132			
normal jumper configuration for				
factory installed firmware				

on the HLT input, the head is assumed to be engaged. Table 2-11 shows the different jumper options available to activate this input. On the OEM configuration of the FDC the HLT input is jumpered to the HLD signal, which provides a 35ms delay to allow the head load to be accomplished.

TABLE 2-11. HEAD LOAD TIMING.

	Time De	elay	Jumper S From	election To
HLD HLD HLD	10ms Seek 35ms	Complete	123 126 125	124 124 124
normal jumper configuration for factory installed firmware				

2-20. AUTO RESET

The FDC board is configured with logic and jumpers such that the INIT system Reset line to the system bus can be

activated either by the on-board Am9085 (at power up or manual reset), or under software control. Table 2-12 shows the jumper selections for these options. The OEM board is configured such that, with activation of the OEØ1 line, the system reset line goes low (active) for eight clock periods.

2-21. BUS CLOCK

Availability of a 4MHz or 8MHz external clock is provided for the system bus by installation of jumpers. For the 4MHz bus clock, install a jumper between pins 36 and 37. For the 8MHz bus clock, install a jumper between pins 32 and 37. The OEM version of the FDC is shipped without any jumper installed. No jumpers are required when the bus clock is from another bus master.

2-22. BUS MASTER CONTROL/HOLD ACKNOWLEDGE

The FDC board is jumper-selectable to operate in a multi-master or single master system bus environment. When operating in a single master environment the HACK signal can be selected for either an active high or active low state. Jumper selections for this op-

tion are defined in table 2-13. The OEM board is jumpered for multi-master operation.

2-23. HEAD LOAD CONTROL

Jumpers are provided such that a head load can be implemented by the on-board firmware or by the FD 1771 chip. When a jumper is installed between pins 139 and 140, drive select may be enabled either with the 1771 HEAD LOAD signal or be enabled under firmware control. When a jumper is installed between pins 138 and 139, firmware controls the drive select. The OEM version of the board has a jumper installed between pins 139 and 140.

2-24. BUS PRIORITY OUT (BPRO) DAISY CHAIN

This system-bus signal is used with a serial priority resolution scheme, and is used to pass the bus priority chain to the lower priority bus master. When more than one board capable of being a master is on the system bus, this jumper is installed between pins 39 and 40. The OEM board has this jumper installed.

TABLE 2-12. RESET CONTROL.

Reset Control	Set	Reset	Jumper From	Installation To
Software	OEØ1	8 clock pulses		25 26
Software	0E Ø1	IEØ1	24 27	25 28
Am9085	RST/ØE1	8 clock pulses	23 27	25 26

---- normal jumper configuration for factory installed firmware

TABLE 2-13. BUS MASTER CONTROL.

System Bus	Jumper From	Installation To	Hold Acknowledge
Multi-Master		50 51	N/A N/A
Single-Master	44 51	45 45	Active Low Active High
normal firmware	jumper con	figuration for 1	factory installed

2-25. INSTALLATION

After using the on-board switches and jumpers to tailor the FDC board for its intended use, insert the board into the system backplane and apply power. If the board fails to operate, notify the Advanced Micro Computers' service manager.

NOTE

Do not return the board to AMC under any circumstances without an approved return material authorization number (RMA), which will be provided by the service manager.

2-26. INTERFACE SIGNAL DESCRIPTION

This section describes the signals that interface the FDC board to the host central processing unit and its peripheral devices. Signals shown with an asterisk (*) following the signal name are active low signals. Active high signals appear without an asterisk suffix.

2-27. CPU/SYSTEM BUS INTERFACE

Connector P1 is an 86-pin double-sided edge connector that interfaces the FDC

board to other system components. Normally, connector P1 plugs into a backplane wiring configuration called a system bus. Pin assignments for Connector P1 are listed in table 2-14.

2-28. Address (ADR0* through ADR13*)

The 20-bit address from the system bus is used by the on-board DMA to access up to 1 megabyte of memory ADRO* is the least significant bit and ADR13* is the most significant address bit. Address bits 2 through 7 (ADR2*-ADR7*) are compared with the board address select switches; only an address that matches the select switch settings is recognized by the FDC board. bits 0 and 1 are used to access various on-board register locations for externally-generated I/0 read/write operations.

2-29. Data (DATO* through DATF*)

Sixteen bidirectional data lines are used to transmit or receive information between the FDC and an external (host) system. These lines are driven by the master on write operations and by the addressed slave (memory or I/O) on read operations. The system bus can handle both 8 or 16 bit data transfers. Only bits DATO* through DAT7* are used when executing eight-bit transfers (DATO* is the least significant bit).

TABLE 2-14. SYSTEM BUS CONNECTOR P1 PIN ASSIGNMENTS.

	D :	(Component		Dá.	(Circui	
	Pin	Mnemonic	Description	Pin	Minemonic	Description
Power Supplies	1 3 5 7 9 11	GND +5 +5 +12 -5 GND	Signal GND +5 VDC +5 VDC +12 VDC -5 VDC Signal GND	2 4 6 8 10 12	GND +5 +5 +12 -5 GND	Singal GND +5 VDC +5 VDC +12 VDC -5 VDC Signal GND
Bus Controls	13 15 17 19 21 23 25 27 29 31 33	BCLK* BPRN* BUSY* MRDC* IORC* XACK* AACK* BHEN* CBRQ* CCLK* INTA*	Bus Clock Bus Priority In Bus Busy Mem Read Command I/O Read Command XFER Acknowledge Not Used Byte High Enable Common BUs Request Constant Clock Interrupt Acknowledge	14 16 18 20 22 24 26 28 30 32 34	INIT* BPRO* BREQ* MWTC* IOWC* INH1* INH2* ADR10* ADR11* ADR12* ADR13*	Initialize Bus Priority Out Bus Request Mem Write Command I/O Write Command Inhibit 1 (RAM) Inhibit 2 (ROM) Address Bus
Interrupts	35 37 39 41	INT6* INT4* INT2* INT0*	Parallel Interrupt Requests	36 38 40 42	INT7* INT5* INT3* INT1*	Parallel Interrupt Requests
Addresses	43 45 47 49 51 53 55 57	ADRE* ADRC* ADRA* ADR8* ADR6* ADR4* ADR2* ADRO*	Address Bus	44 46 48 50 52 54 56 58	ADRF* ADRD* ADRB* ADR9* ADR7* ADR5* ADR3* ADR1*	Address Bus
Data	59 61 63 65 67 69 71 73	DATE* DATC* DATA* DAT8* DAT6* DAT4* DAT2* DAT0*	Data Bus	60 62 64 66 68 70 72 74	DATF* DATD* DATB* DAT9* DAT7* DAT5* DAT3* DAT1*	Data Bus
Power Supplies	75 77 79 81 83 85	GND -12 +5 +5 GND	Signal GND12 VDC +5 VDC +5 VDC Signal GND	76 78 80 82 84 86	GND -12 +5 +5 GND	Signal GND -12 VDC +5 VDC +5 VDC Signal GND

2-30. Interrupt Request Lines (INT0* through INT7*)

These eight lines are used to connect jumper-selectable interrupts to the data bus. The on-board Am9085-generated interrupt can be connected to any of the eight interrupt request inputs. INTO* is the highest priority interrupt and INT7* is the lowest priority.

2-31. Initialization

This signal from the system bus resets the board to a known internal state.

2-32. Input/Output Read Command (IORC*)

The IORC* signal is used for I/O input control. The I/O port address is on the system address bus. IORC*, along with a port address recognized by the FDC, is a request to read data from the addressed FDC register.

2-33. Input/Output Write Command (IOWC*)

The IOWC* signal indicates that an I/O port address is on the system bus address lines. The address and data must be stable on the system bus 50ns prior to activation of the write command.

2-34. Memory Read Command (MRDC*)

The MRDC* signal performs in the same manner as the IORC* signal except that a memory address is on the address bus instead of an I/O port address. MRDC* is generated by the FDC to read data from main (host) memory.

2-35. Memory Write Command (MWTC*)

The MWTC* signal performs in the same manner as the IOWC* signal except that a memory address is on the address bus instead of an I/O port address. MWTC*

is generated by the FDC to write data into the main (host) memory.

2-36. Transfer Acknowledge (XACK*)

This signal is sent to the FDC from the system bus indicating that the specified read or write operation has been completed and that data has been placed onto, or accepted from, the system bus data lines.

2-37. FLOPPY DISK DRIVE INTERFACE

Connector P4 is a 50-pin double-sided edge connector that interfaces the FDC board to the floppy disk drives. The floppy disks are connected together through a 50-pin flat cable to P4 of the FDC board and additional disk drives are connected in daisy chain fashion, drive-to-drive. Pin assignments for Connector P4 are listed in table 2-15. The last drive connected to the string must have a terminator installed.

2-38. Track Greater Than 43 (TG43*)

TG43* active indicates to the disk drive that the read/write head of the selected drive is positioned between tracks 44 and 76. Activation of the signal occurs only during a read or write command.

2-39. Write Protect (WRPT*)

When a write command is issued by the FDC, the write protect signal is sampled by the FD1771. A logic low terminates the command and sets the write protect status bit.

2-40. Track 00 (TR00*)

At a logic low, the TR00* signal from the disk drive indicates the read/write head is positioned at track $\emptyset\emptyset$.

TABLE 2-15. P4 CONNECTOR PIN ASSIGNMENT.

Component Side				Circuit	Side
Pin	Mnemonic	Description	Pin	Mnemonic	Description
2	GND	Signal Ground	1 3	GND	Signal Ground
4	GND	Signal Ground	3		
6 8	TG43	Track Greater than 43	5 7		
8					
10	* 2 SIDED	2 Sided	9		
12	* DISK CHANGE		11		
14	* SIDE SELECT		13		
16	* IN USE		15		
18	* HEAD LOAD		17	,	
20	INDEX	Index Pulse	19		
22	* READY	Ready	21		
24	* Sector	Sector (851 Only)	23		
26	DSØ1	Drive 1 Select	25		
28	DSØ2	Drive 2 Select	27		
30	DSØ3	Drive 3 Select	29		
32	DSØ4	Drive 4 Select	31		
34	DIR	Direction	33		
36	STEP	Step	35		
38	WD	Write Data	37		
40	WG	Write Gate	39		
42	TRØØ	TrackØØ	41		
44	WPRT	Write Protect	43		
46	RD	Read Data	45		
48	SEP DATA	Separated Data	47		
50	SEP CLK	Separated Clock	49	GND	Signal Ground

*These signals are defined in more detail in the Shugart SA800/801 OEM Manual.

2-41. Index Pulse (IP*)

The index pulse is a 10usec logic low pulse which indicates to the FDC that the selected disk drive read/write head has sensed the index notch on the diskette.

2-42. Ready

This signal from the selected floppy disk drive indicates its ready status and is examined prior to initiating a read or write command by the FD1771. A logic-low at P4 (READY*) indicates that the drive is ready. If the ready signal is high, no read or write operation is performed and an interrupt is gener-

ated. A seek operation can be performed regardless of the ready signal condition.

2-43. Write Gate (WG)

The write gate signal from the FDC board (P4, WRITE GATE*) is activated (logic-low) to the selected drive when a write operation is performed.

2-44. Write Data (WD)

The write data stream is a serial train of data and clock pulses, each pulse being 500ns in duration.

2-45. Direction (DIRC)

The direction signal is either a logic high or low that indicates to the disk drive the direction the heads must move when the step signal activates. A logic-high at P4 (DIR) causes the head to move out (toward track $\emptyset\emptyset$); and a logic low causes the head to move in (toward track 76).

2-46. Step (PH1/STEP)

The step signal is a positive pulse of 4usec duration that causes the disk drive heads to move one track in or out (depending on the state of the DIRC signal).

2-47. 2 Sided

This logic-high signal indicates that a double-sided drive is in use.

NOTE

This same pin would be used to indicate seek COMPLETE when used with persi drive.

2-48. Read Data

Raw data (clock and data together) from the diskette come to the FDC board via the READ DATA line and are processed by the on-board data separator where the clock data pulses are separated and gated to the FD1771.

2-49. Drive Select (DS01*-DS04*)

Four drive select lines (DSØ1*-DSØ4*) go from the FDC board to the disk drives to select a specific drive. Only one of these lines is active (low) at a time. Each drive is address programmed and is set to a location 1 through 4.

CHAPTER 3 OPERATION AND PROGRAMMING

3-1. INTRODUCTION

The floppy disk controller board operates under command of the host CPU. The host CPU can interrogate the FDC by reading the status byte in the on-board status register. The host CPU can also set-up operating parameters by writing the data into three mail-box registers in the FDC and initiating one of eleven operations by writing a command code fourth mail-box (referred to as the command register). a command is initiated. on-board CPU (under control of firmware) continues without host CPU intervention until the operation is complete.

Each FDC board may be uniquely configured through the placement of jumpers on the board. The I/O port address to which the FDC board responds may be selected by on-board switches. Placement of jumpers is discussed in chapter 2.

The FDC provides two interfaces, one to the host CPU, and the other to the floppy disk unit. The host CPU/FDC board interface consists of an INTEL MULTIBUS through which commands and data are passed from the host CPU to the FDC. Status, disk data, and 20-bit DMA addresses are passed back to the host CPU. The floppy disk interface consists of head positioning control signals, write gate control signals, and data transfer lines. Each function is hard-wired to the appropriate disk drive.

3-2. BOARD SELECTION

The port address of the FDC board is set-up by six two-position DIP switches. When set, these switches (SW1 through SW6) select the address to

which the FDC board will respond. These switches correspond to address bits 2 through 7, respectively. Address bits \emptyset and 1 select the I/O port through which parameters are passed.

3-3. FUNCTIONAL CONFIGURATION

Jumpers may be required on the FDC board in positions other than those installed at the factory. The placement, definition, and uses of the jumper selectable features are included in chapter 2. The manner in which they are installed, accomodate to factory installed firmware, is also included. positions described jumper chapter 2 should be verified before the board is put into service.

3-4. FIRMWARE DESCRIPTION

The Am95/6110 Floppy Disk Controller firmware (PN-02050068) resides in the Am95/6110 controller E-PROMs. A description of the factory installed firmware is shown as a listing in table 3-1.

The firmware consists of program routines for the on-board Am9085A CPU. These routines interrogate the mail-box registers, set up operating parameters, determine which of the eleven commands is requested, implement the command, exercise the FD1771 Floppy Disk Formatter/Controller, and the Am9517 Multimode DMA Controller to produce floppy disk operating signals, and perform other FDC board operations.

Briefly, the firmware and Am9085 CPU function as follows. Writing a command into the command register (R3) sets the Command Bit flip-flop on the FDC board. This causes the on-board CPU to process

TABLE 3-1.

```
#001
AMC MACRO ASSEM 1.0
                                AMC 95/6110 SINGLE DENSITY FDC V1.3
17DE =
                TYPE
                        EQU
                                 6110
                                         ;SET TO 6110 OR 6120
                ΙF
                        TYPE
                                 EQ 6120
                                 AMC 95/6120 SINGLE/DOUBLE DENSITY FDC V1.0
                        TITLE
                        ELSE
                        TITLE
                                 'AMC 95/6110 SINGLE DENSITY FDC V1.3'
                        ENDIF
                        PAGE
                                 43
                $-MACRO
                        MACRO
                SIM
                                 VALUE
                        MVI
                                 A, VALUE
                        DB
                                 30H
                        ENDM
                RIM
                        MACRO
                                 20H
                        DВ
                        ENIM
                ;
                ;
                        HOST REGISTERS
0030 =
                        EQU
                RØ
                                 30h
                                          ;UNIT/PAGE
0031 =
                R1
                                          ;TRACK/MSB ADDRESS
                        EQU
                                 31H
0032 =
                                          ;SECTOR/LSB ADDRESS
                R2
                        EQU
                                 32H
@@33 =
                        EQU
                                 33H
                                          ; COMMAND/STATUS
                R3
                        1771 REGISTERS
0000 =
                FDCST
                        EQU
                                          :COMMANT/STATUS
                                 Ø
0001 =
                FDTRK
                        EQU
                                 1
                                          ; TRACK
0002 =
                FDSEC
                        EQU
                                 2
                                          :SECTOR
0003 =
                FDATA
                        EQU
                                 3
                                          ; DATA-TRACK FOR SEEK
                        FDC REGISTERS
                CMDSTA
0048 =
                        EQU
                                 48H
                                          ; COMMANT/STATUS
0049 =
                RESET
                        EQU
                                 49H
                                          SYSTEM 29 RESET
004A =
                SEGMT
                        EQU
                                          ; ADDRESS PAGE
                                 4AH
004E =
                CMDRES
                        EQU
                                 4BH
                                          COMMAND RESET
464D =
                        EQU
                DRSEL
                                          :UNIT SELECT
                                 4DH
004E =
                RELSE
                        EQU
                                 4EH
                                          ;SYSTEM 29 RELEASE
                        1771 COMMANIS
```

```
AMC MACRO ASSEM 1.0
                         #002
                                  AMC 95/6110 SINGLE DENSITY FDC V1.3
00D0 =
                 FRCIN
                          EQU
                                   ØDØH
                                             FORCE STATUS I
000A =
                 RESTR
                          EOU
                                   QAH
                                             ; RESTORE
001E =
                 SEEK
                          EQU
                                   1EF
                                             :SEEK TRACK
                                             ; READ SECTOR ; WRITE SECTOR
                          EQU
EQU
0088 =
                 READ
                                   88H
                 WRITE
00A8 =
                                   @A8H
00F4 =
                          EQU
                                   @F4H
                                             :WRITE TRACK
                 WRTRK
005A =
                 STEP
                          EQU
                                   5AH
                                             ;STEP IN
                                            ; LOAD HEAD
0016 =
                 LDHED
                          EQU
                                   16E
Ø01Ø =
                 UNLOD
                          EQU
                                   1ØH
                                             :UNLOAD HEAD
                          DMA PORTS
0010 =
                 DMØAD
                          EQU
                                   1ØH
                                             ; CHANNEL Ø ADDRESS
                          EQU
                                             ; CHANNEL Ø WORD COUNT
                 IMØWC
0011 =
                                   11H
ØØ12 =
                 DM1 AD
                          EQU
                                   12H
                                             ; CHANNEL 1 ADDRESS
                                             CHANNEL 1 WORD COUNT; CHANNEL 2 ADDRESS
                 DM1WC
                          EQU
                                   13H
0013 =
0014 =
                 DM2AD
                          EOU
                                   14H
                                             CHANNEL 2 WORD COUNT
0015 =
                 DM2WC
                          EQU
                                   15H
                                            ; CHANNEL 3 ADDRESS; CHANNEL 3 WORD COUNT
0016 =
                 DM3AD
                          EQU
                                   16H
0017 =
                 DM3WC
                          EQU
                                   17H
Ø018 =
                 DMCST
                          EQU
                                   18H
                                             :COMMAND/STATUS
                          EQU
                                   19H
                                             ; REQUEST
0019 =
                 DMREQ
001E =
                 DMMDE
                          EQU
                                   1BH
                                             ; MODE
                          EQU
                                   1CH
                                             ; BYTE FLIP-FLOP
001C =
                 DMBFF
                 DMCLR
                          EQU
                                   1DH
                                             ; RESET
001D =
                 DMMS K
001F =
                          FQU
                                   1FH
                                             ; MASK
                          ERROR MASKS
                                   9 CH
009C =
                 RDMSK
                          EQU
                                             ; REAL ERROR
                                             ; WRITE ERROR
00FC =
                 WRMSK
                          EQU
                                   @FCH
                          REQUEST FORMATS
                          HOME
                                    RØ=UNIT
                                    R3=REQUEST FUNCTION Ø
                          SETPAR
                                    RØ=UNIT
                                    R1=TRACK
                                    R2=SECTOR(2-7TH BIT SET TO FORCE SIDE COMPARE - 6120 ONLY)
                 ;
                                    R3=REQUEST FUNCTION 1
```

```
AMC MACRO ASSEM 1.0 #003
                                            AMC 95/6110 SINGLE TENSITY FDC V1.3
                                 STATUS
                                             RØ=UNIT
                                              R3=REQUEST FUNCTION 2
                                 CLRINT
                                              R3=REQUEST FUNCTION 3
                                 INIDSK
                                              RØ=UNIT
                                              R3=REQUEST FUNCTION 4
                                 INTUNT
                                              R3=REQUEST FUNCTION 5
                                  INTTRK
                                              R3=REQUEST FUNCTION 6
                                 INTSEC
                                              R3=REQUEST FUNCTION 7
                                  READ
                                              P@=PAGE(SEGMENT)
                                             R1=MSB DATA ADDRESS
R2=LSB DATA ADDRESS
                                              R3=REQUEST FUNCTION 4X
                                  WRITE
                                              R@=PAGE(SEGMENT)
                                             R1=MSB DATA ADDRESS
R2=LSB DATA ADDRESS
                                              R3=REQUEST FUNCTION 8X
                                  EXECUTE
                                              RØ=PAGE(SEGMENT)
                                              R1=MSB PROGRAM ADDRESS
R2=LSB PROGRAM ADDRESS
R3=REQUEST FUNCTION CX
                                 X=0-63 (PLUS ONE FOR READ/WRITE SECTORS) (PLUS ONE TIMES 64 FOR USER PROGRAM LENGTH IN BYTES)
                                  STATUS IS RETURNED IN R3 AS FOLLOWS:
BIT Ø=SEEK CRC ERROR
1=SEEK ERROR
                                                   2=LOST DATA OR WRITE FAULT
3=RTAD/WRITE CRC ERROR(SET TO 1 FOR HOME AND 6120 CONTROLLER - ELSE 0 FOr H
4=SECTOR NOT FOUND - SIDE FOR HOME AND STATUS REQUESTS
5=WRITE PROTECT
6=DBUIGE NOW BEADY
                                                   6=DEVICE NOT READY
7=OPERATION COMPLETE
```

```
AMC MACRO ASSEM 1.0
                           #004
                                     AMC 95/6110 SINGLE DENSITY FDC V1.3
                                       BITS Ø-1 AND 2-4 ARE MUTUALLY EXCLUSIVE THUS:
                                            BITS Ø AND 2=ILLEGAL REQUEST FUNCTION
                                                   1 AND 2=TIME-OUT ON DEVICE BUSY OR LOST INTERRUPT
                             UNIT FORMAT:
                                       BIT Ø-1=UNIT Ø-3
                                            2=SIDE @=@, 1=1
                                            3=DENSITY @=SINGLE, 1=DOUBLE
                                            4=RETRY C=NONE, 1=9 FOR READ/WRITE, 5 FOR SEEK/HOME
5=BUFFERING C=DISK TO HOST, 1=DISK TO BUFFFR TO HOST
6=INTERRUPT REQUEST C=NONE, 1=INTERRUPT HOST
                                            7 = INTERLACE, \emptyset = 1/1, 1 = 2/1
                   PORG
0666 =
                             EQU
                                                 ; PROGRAM OHIGIN
                                       @C@@H
2C20 =
                   RAMAD
                             EQU
                                                 :DATA ORIGIN
6666
                             ORG
                                       PORG
                             IPL RAM TEST - UP/DOWN FF-00 PATTERN-(B KEEPS ERROR CODE THROUGHOUT)
0000 3ED0
                             MVI
                                       A.FRCIN
0002 T300
                             OUT
                                       FDCST
                                                 TERMINATE 1771 ACTIVITY
0004 01FF0F
0007 78
0008 D333
                                       B, ØFFFH
                             LXI
                             MOV
                                       A,B
                                                 ; INITIALLY SET ALL ERRORS
                             CUT
                                       R3
                                       1,1024
000A 110004
                             LXI
0000 210010
0010 2B
                             LXI
                                       H, RAMAD+1024
                   FILL
                             DCX
                                       Н
                                                 ; INITIALLY FILL ALL RAM WITH FF
0011 71
                             MOV
                                       M, C
                                       D
0012 1B
                             DCX
0013 7A
0014 B3
                             MOV
                                       A, \mathbb{D}
                             ORA
                                       E
0015 C21000
                             JNZ
                                       FILL
0018 1604
001A 7E
                             MVI
                                       D,4
                   UPF
                             MOV
                                       A,M
                                                 ; CHECK FOR FF AND SET 00 UP
001B 91
001C C26900
                             SUB
                             JNZ
                                       PROM
001F 77
0020 23
0021 1B
                             MOV
                                       M,A
                             INX
                                       H
                             DCX
                                       I
0022 7B
                             MOV
                                       A,E
0023 B2
                             ORA
                                       D
0024 C21A00
                             JNZ
                                       UPF
```

```
AMC 95/6110 SINGLE DENSITY FDC V1.3
AMC MACRO ASSEM 1.0
                            #005
0027 21000C
                             LXI
                                       H, RAMAD
002A 1604
                             MVI
                                       D,4
                   UPZ
                             MOV
                                        A.M
                                                  CHECK FOR 00 AND SET FF UP
002C 7E
002D B7
002E C26900
                             ORA
                             JNZ
                                        PROM
0031 71
                             MOV
                                        M,C
                              INX
                                        H
0032 23
0033 1B
                              DCX
                                        D
0034 7A
                             MCV
                                        \boldsymbol{A} , \boldsymbol{D}
0035 B3
                             ORA
                                        Ε
                                        DNI
0036 C34000
                              JMP
0039
                              ORG
                                        39H
                                                  ; FOR USER PROGRAM RETURN
                   RETURN
                                        CMLLP
0039 C37001
                             JMP
                              INTERRUPT 7.5
003C D1
                             POP
                                                  ; CLEAR HST RETURN
                                        \Gamma
                                        FDCST
003D DB00
                              ΙN
                              RET
003F C9
0043 1604
                   DNI
                              JNZ
                                        UPZ
                              MVI
                                        r,4
                                                  ; CHECK FOR FF AND SET 00 DOWN
0045 2B
                   DNF
                             DCX
                                        Б
0046 7E
                              MOV
                                        A,M
0047 91
                              SUB
                                        C
0048 C26900
004B 77
                                        PROM
                              JNZ
                              MOV
                                        M,A
                                        \mathbb{D}
004C 1B
                              D C X
004D 7A
004E B3
                              MOV
                                        \boldsymbol{A} , \boldsymbol{D}
                              ORA
                                        E
004F C24500
0052 210010
0055 1604
0057 2B
                              JNZ
                                        DNF
                                        H, RAMAD+1024
                              TXI
                              MVI
                                        D,4
                              DCX
                                                  ; CHECK FOR ØØ AND SET FF DOWN
                   DNZ
                                        H
0058 7E
                              MOV
                                        A,M
0059 B7
                              ORA
                                        Α
005A C26900
005D 71
                                        PROM
                              JNZ
                                        M \cdot C
                              MOV
005E 1B
                              DCX
                                        D
                              MOV
005F 7A
                                        A,D
0060 B3
0061 C25700
                              ORA
                                        E
                                        DNZ
                              JNZ
2064 260E
                              MVI
                                        B, CEH
0066 78
                              MOV
                                        A,B
```

AMC MACRO ASSE	M 1.Ø	#006	AMC 95/6	110 SINGLE DENSITY FDC V1.3
0067 D333	;	OUT	R3	;SET NO RAM ERROR
	;	IPL PRO	M TEST -	UP/DOWN CHECKSUM AND COMPARE
0069 110A01 006C 210004	PROM	TXI TXI	D,ENTST H,1024	
006F 4D 0070 1A	UPC	MO V LDAX	C,L D	CHECKSUM UPWARDS
0071 13 0072 81 0073 4F		INX ADD MOV	C C	
0074 2B 0075 7C		DCX MOV	C,A H A,H	
0076 B5 0077 C27000		ORA JNZ	L UPC	
007A FB 007B 1604		X CHG M V I	D,4	
007D 91 007F 4F	DNO.	SUB MOV	C C,A	; COMPLEMENT CHECKSUM
007F 2B 0080 7E 0081 81	DNC	DCX MOV ADD	H A • M C	; CHECKSUM DOWNWARDS
0082 4F 0083 1B		MOV DCX	C,A	
0084 7A 0085 B3		MOV ORA	A,D E	
0086 C27F00 0089 B1		JNZ ORA	INC C	
008A C29300 008D 78 008F E60D		JNZ MOV	IMA A,B	
0090 47 0091 T333		ANI MOV OUT	ØDH B,A R3	;SET NO PROM ERROR
2001 1000	;			MEMORY/MEMORY TRANSFER
0093 D31D	; DMA	OUT	DMCLR	;RESET DMA
0095 0EFF 0097 110A01 009A 21000C		MVI LXI LXI	C, ØFFH I, ENTST E, RAMAD	
009D 79 009E D311		MOV OUT	A,C IMØWC	SOURCE WORD COUNT
COAO AF		XRA	A	, TOTAL NORTH COOKS

AMC MACRO ASSEM	1.0 #	007 A	MC 95/61	10 SINGL	EDENSITY	FDC V1.3
00A1 D311		OUT	DMØW C			
00A3 7B		MOV	A.E			
00A4 D310		OUT	DMØAD	;SOURCE A	ADDRESS	
00A6 7A		MOV	A.D	, oconom i	IDDRECO	
00A7 D310		OUT	DMØAD			
00A9 79		MOV	A,C			
00AA D313		OUT	DM1WC	:DESTINA!	TION WORD	COUNT
OOAC AF		XRA	A	, , , , , , , , , , , , , , , , , , , ,		
00AD D313		OUT	DM1WC			
00AF D348		OUT	CMDSTA	:DIRECTIO	IUM TON NO	TI-BUS
00B1 7D		MOV	A.L	*******		
00B2 T312		OUT	DM1AD	:DESTINA!	TION ADDRI	ESS
00B2 TC12		MOV	A,H	, , , , , , , , , , , , , , , , , , , ,		
00B5 D312		OUT	DM1AD			
00B7 3E88		MVI	A,88H	;SOURCE !	MODE	
ØØB9 D31B		OUT	DMMDE	, , , , , , , , , , , , , , , , , , , ,		
02BB 3E85		MVI	A.85H	:DESTINA'	TION MODE	
00BD D31B		OUT	DMMDE	,		
00BF 3E41		MVI	A.41H	; COMMAND		
00C1 D318		OUT	DMCST	,		
00C3 3F04		MVI	A,4			
00C5 D319		OUT	DMREQ	: EXECUTE	REQUEST	
00C7 0C		INR	C			
00C8 DB18		IN	DMCST			
20CA E602		ANI	2			
00CC CALCOO		JΖ	ENDMA	; EOP NOT	UP	
CCF 1A	DML	LDAX	I	; CHECK T	RANSFER R	ESULTS
CCDC BE		CMP	M			
00D1 C2E000		JNZ	ENDMA			
00D4 13		INX	D.			
00D5 23		INX	H			
core or		DCR	С			
ØØD7 C2CFØØ		JNZ	DML			
00DA 78		MOV	A , B			
ØØDB E6ØB		ANI	Ø BH			
00DD 47		MOV	B , A			
00DE D333		OUT	R3	SET NO	DMA ERROR	
	;	IPL FDC	TEST - E	ECHO REGI	STERS	
ØCEO ØEØB	ENDMA	MVI	C.11			
00E2 113322	TADUR	LXI	D,2233H			
60E5 DB00		IN	FDCST			
PEDU PUKE		4 17				

```
AMC MACRO ASSEM 1.0
                         #008
                                  AMC 95/6112 SINGLE DENSITY FDC V1.3
00E7 1F
                          RAR
20E8 LV6V61
                                   ENTST
                          JС
                                            BUSY
00FB 79
00EC L301
                          MOV
                                   A,C
                          CUT
                                   FDTRK
                                             SET TRACK REGISTER
20EE 7A
                          MOV
                                   A,D
00EF D302
00F1 7B
                          OUT
                                   FDSFC
                                             ;SET SECTOR REGISTER
                                   A,E
                          MOV
00F2 D303
                          OUT
                                   FDATA
                                            ;SET DATA REGISTER
00F4 DB01
                          ΙN
                                   FTTRK
00F6 91
                          SUB
20F7 4F
                                   C,A
                          MOV
                                             ; CHECK TRACK REGISTER
00F8 DB02
                          ΙN
                                   FDSEC
26 FA 95
                          SUB
                                   D
00FB B1
                          ORA
                                            ; CHECK SECTOR REGISTER
COFC 4F
COFD DBC3
                          MOV
                                   C,A
                          ΙN
                                   FDATA
00FF 93
                          SUB
                                   E
@1@@ B1
                          ORA
                                   C
                                            ; CHECK DATA REGISTER
0101 C20A01
                                   ENTST
                          JNZ
Ø104 78
                          MOV
                                   A,B
0105 E607
                          ANI
                                   7
£107 47
                          MOV
                                   B,A
0108 D333
                          OUT
                                   R3
                                            ;SET NO FDC ERROR
                          INITIALIZE WORKING STORAGE
@10A 31200C
                 ENTST
                          LXI
                                   SP, STACK
010D AF
010E D301
                          XRA
                                   Α
                                   FDTRK
                          OUT
                                            ;SET TRACK Ø
0110 D34B
0112 21FFFF
0115 22010C
                          OUT
                                   CMDRES
                                            CLEAR COMMAND FF
                          TXI
                                   H,-1
                                   POSN
                          SHLD
                                            ; CLEAR UNIT POSITIONS
@118 22@3@C
                          SHLD
                                   POSN+2
Ø11B 23
                          INX
                                   Н
Ø11C 2C
                          INR
                                   L
011D 22050C
0120 32130C
                                   SECTOR
                          SHLD
                                            :SECTOR 1, TRACK @
                                            ; NO INTERRUPT REQUEST
                          STA
                                   INTFLG
Ø123 3C
                          INR
0124 321400
0127 3108
                          STA
                                   SECINC
                                            :1/1 INTERLACE
                          MVI
                                   8,A
0129 32080C
012C 07
                          STA
                                   RECNT
                                            ; RETRY COUNT-1
                          RLC
012D 4F
                          MOV
                                   C,A
```

AMC MACRO ASSEM	1.0 #009	AMC 95/6110 SINGLE DENSITY FDC V1.3
012E 32070C	STA IF MVI	UNIT ;UNIT Ø WITH RETRY TYPE EQ 6120 A,READ
	STA MVI	IOCODE ; SET NO SIDE COMPARE FOR READ/WRITE A, ØCH
Ø131 3E04	ELSE MVI ENDI	A,4
0133 D34D 0135 3E7F	OUT	DRSEL :UNIT ZERO, SINGLE DENSITY, SIDE 0 A.12?
0137 32000C 013A 21E102	STA LXI	SÉCLEN ;SECTOR LENGTH-1 H,FUNTN
013D 220B0C 0140 211F05	SHLD LXI	
0143 220D00 0146 210505	SHLD LXI	H,NBRIT
0149 220F00 0140 213406	SHLD LXI	H,PGMRD
014F 22110C 0152 78	SHLD Mov	A , B
0153 B7 0154 C26701 0157	ORA JNZ RIM	A SETCOM ; GO SET COMPLETE ON IPL ERROR
0158 B7 0159 F26906	ORA JP	A BOOT ; GO BOOT SYSTEM 29
	STAT	US REQUEST C-UNIT
015C CI9201 015F 79 0160 CI6202	STREQ CALL MOV CALL	A,C
0163 ØF 0164 31200C	SIDSTA RRC	SP, STACK
Ø167 F680 Ø169 D333	SETCOM ORI OUT LDA	80H ;SET COMPLETE k3 ;TELL USER INTFLG
016F 3A130C 016F D348 2170 DE48 0172 B7	CMDLP IN ORA	CMDSTA ;SET/CLEAR INTERRUPT CMDSTA ;CHECK FOR USER COMMAND A
0173 F27001 2176 D34B	JP OUT	CMDIP CMDRES ; CLFAR COMMAND FF
0178 DB33 017A 5F	I N MOV	R3 : FETCH REQUEST E,A

```
AMC MACRO ASSEM 1.0
                          #010
                                   AMC 95/6110 SINGLE DENSITY FDC V1.3
                                    3FH
C,A
217B E63F
                           ANI
017D 4F
                           MOV
                                              ; COUNT-1
Ø17E AB
                           XRA
                                    E
017F 07
                           RLC
Ø180 07
                           RLC
@181 Ø7
                           RLC
0182 5F
                           MOV
                                    E,A
0183 AF
                           XRA
                                    A
Ø184 57
                           MOV
                                    D,A
0185 D31D
                                    DMCLR
                           OUT
                                              ; RESET DMA
@187 21@B@C
                           LXI
                                    H.JPTAB
@18A 19
                           DAD
                                    D
018B 5E
018C 23
                           MOV
                                    E,M
                                              ;FETCH VECTOR JUMP
                                    Fi
                           INX
018D 56
                           MOV
                                    D,M
018L DB30
0190 EB
                                    RØ
                           ΙN
                                              ; PAGE/UNIT
                           XCHG
£191 E9
                           PCHL
                                              GO TO JUMP ADDRESS
                           SELECT UNIT AND SET VARIABLES C=UNIT
0192 79
                 SELUN
                           MOV
                                    A,C
0193 32070C
                                    UNIT
                           STA
€196 21€7ØC
                 SETUN
                           LXI
                                    H,UNIT
                                    B,M
M,C
0199 46
                           MOV
                                              ; SAVE PRIOR DRIVE
019A 71
                           MOV
Ø19B 79
                           MOV
                                    A,C
019C E608
019F 17
                                    8
                           ANI
                           RAL
019F 17
                           RAL
01A0 17
                           RAL
Ø1A1 17
                           RAL
Ø1A2 C67F
                                    127
                           ADI
01A4 32000C
01A7 79
                           STA
                                    SECLEN
                                             ;SECTOR LENGTH-1
                           MOV
                                    A,C
@1A8 E61@
                           ANI
                                    10H
01AA ØF
                           RRC
@1AB 32@8@C
                                    HFCNT
                           STA
                                              ; RETRY COUNT-1
01AE 79
01AF 07
01B0 F601
                           MOV
                                    A,C
                           RLC
                           ANI
                                    1
01B2 3C
01B3 32140C
                           INR
                                    Α
                           STA
                                    SECINC ; INTERLACE
```

```
AMC 95/6110 SINGLE DENSITY FDC V1.3
                          #@11
AMC MACRO ASSEM 1.0
@1B6 79
                           MOV
                                     A,C
01B7 0F
                           RRC
01B8 E620
                           ANI
                                     20H
01BA 32130C
01BD 79
01BE 11C505
                           STA
                                     INTFLG ; INTERRUPT REQUEST
                           MOV
                                     A,C
                                     r, NBRIT
                           LXI
                                     H,NBRED
Ø1C1 211FØ5
                           ΓXΙ
01C4 E620
01C6 CACF01
                           ANI
                                     20H
                           JΖ
                                     SETVEC
0109 113704
0100 210703
                                     D, BFRIT
                           LXI
                                     H,BFRED
                           LXI
                  SETVEC
                           SHLD
                                     JPTAB+2 ;SET JUMP TABLE APDRESSES
01CF 220D0C
01D2 FB
01D3 220F0C
                           XCHG
                           SHLD
                                     JPTAB+4
01D6 79
                           MOV
                                     A.C
                                     TYPE EQ 6120
                           IF
                           ANI
                                     ℓFH
                           XRI
                                     ØCH
                           ELSE
01D7 E607
                                     7
                           ANI
Ø119 EE@4
                           XRI
                                     4
                           ENDIF
01DB D34D
                           OUT
                                     DRSEL
                                              SELECT DRIVE
Ø1DD E603
                           ANI
                                     3
01DF 5F
01E0 1600
                           MOV
                                     E,A
                           MVI
                                     D,@
01E2 21010C
                           LXI
                                     E.POSN
                           DAD
Ø1E5 19
                                     \mathbf{I}
01E6 7E
01E7 D301
                                     A, M
                                               CURRENT UNIT POSITION
                           MOV
                                     FDTRK
                                               ;TELL 1771
                           OUT
01E9 79
                           MOV
                                     A,C
@1EA AS
                           XRA
                                     \mathbf{E}
01EB E603
                           ANI
01ED C8
01EE 7E
                                               ; SAME DRIVE
                           RΖ
                           MOV
                                     A, M
                                     D,UNLOD
01FF 1610
                           MVI
01F1 CD8502
01F4 C30004
                                               ;UNLOAD HEAD
                           CALL
                                     LOADA
                                               ; AND POSITION NEW DRIVE
                           JMP
                                     POSNC
                  ;
                           HOME REQUEST C=UNIT
                           CALL
                                     HOME
@1F7 CD15@2
                  HMREQ
                           IF TYPE EQ 6120
```

```
AMC MACRO ASSEM 1.0
                          #012
                                    AMC 95/6110 SINGLE DENSITY FDC V1.3
                            INR
                                      A
                            ENDIF
Ø1FA E6F9
                  PUTST1
                            ANI
                                      ØF9H
                                               ; PUT STATUS TYPE I
01FC 57
01FD 73
                            MOV
                                      D, A
                                      A,B
                            MOV
01FE 32050C
                                      SÉCTOR
                            STA
0201 7A
6202 0F
6203 0F
                            MOV
                                      A,D
                            RRC
                            RRC
0204 E606
                            ANI
                                     6
@2@6 B2
                            ORA
                                     D
0207 E616
                            ANI
                                     Ø16H
0209 5F
020A 7A
                            MOV
                                     F,A
                            MOV
                                     A.D
020B E601
                            ANI
                                     1
020D 07
020E 07
                            RLC
                            RLC
020F 07
                            RLC
0210 07
                            RLC
Ø211 B3
                            ORA
0212 C36301
                            JMP
                                     SIDSTA
                            HOME FUNCTION C=UNIT
@215 CD9201
                  HOME
                           CALL
                                     SELUN
0219 0601
                           MVI
                                     B,1
021A AF
                           XRA
021B 32060C
021E 3A080C
0221 0F
                            STA
                                     TRACK
                           LDA
                                     RECNT
                            RRC
0222 320A0C
0225 CD3E02
                           STA
                                     SKTRY
                  HOMEL
                            CALL
                                     RESTORE
0228 F8
0229 F604
                           RM
                                               ; NOT REALY
                            ANI
Ø22B 7B
                           MOV
                                     A,E
Ø22C CØ
                                               ;GOOD HOME
                           RNZ
022D 210A0C
0230 35
                           ΓXΙ
                                     H,SKTRY
                           DCR
                                     M
0231 F22502
                                     HOMEL
                           JΡ
                                               ; RETRY
0234 C9
                           RET
                           RESET NON-BUFFERED ADDRESS - - FALL INTO RESTORE - -
```

```
AMC 95/6110 SINGLE DENSITY FDC V1.3
                         #213
AMC MACRO ASSEM 1.0
                          LHLD
0235 2A000F
                                   EUFF
                 RSNBA
0233 7D
                          MOV
                                    A,L
                                   DM3AD
2239 P316
                          OUT
023F 7C
023C D316
                          MOV
                                    A.H
                                    TM3AD
                          OUT
                          EXECUTE RESTORE
023E 3A070C
                 RESTORE LDA
                                    UNIT
0241 CD6202
                          CALL
                                    READY
                                             ; NOT READY
                          RM
Ø244 F8
0245 3A070C
0248 E603
                          LIA
                                    UNIT
                                    3
                           ANI
                                    E,A
024A 5F
                          MOV
024B 1600
024D 21010C
0250 19
                          MVI
                                    I.0
                           LXI
                                    E,POSN
                          DAD
                                    D
                                             ;SET POSTION ZERO
0251 72
                          MOV
                                    M,D
                                    P.RESTR
0252 160A
0254 CD8702
0257 E6DC
                          MVI
                           CALL
                                    ISSUE
                           ANI
                                    @DCH
0259 5F
                 STSID
                          MOV
                                    E,A
                                    CMDSTA
025A DB48
                           ΙN
025C £610
025F 07
                           ANI
                                    10H
                           RLC
025F B3
                           ORA
                                    E
0260 5F
                           MOV
                                    E.A
0261 C9
                           RET
                           CHECK READY FOR TYPE I COMMANDS
                                    TYPE EQ 6120
                           ΙF
                 READY
                           ANI
                                    ØFH
                           XRI
                                    1CH
                           ELSE
Ø262 E607
                 READY
                           ANI
0264 EE0C
                                    @CE
                           XRI
                           ENDIF
0266 D34D
                           OUT
                                    DRSEL
0268 57
0269 3ED0
                           MOV
                                    D,A
                           MVI
                                    A, FRCIN
                           OUT
                                    FDCST
026B D300
026D E5
                           PUSH
                                    H
```

```
AMC MACRO ASSEM 1.0
                        #014
                                   AMC 95/6110 SINGLE DENSITY FDC V1.3
026F E1
                           POP
026F E5
                           PUSH
                                     H
0270 E1
0271 DB00
                           POP
                                     Η
                           IN
                                     FDCST
0273 E600
                           ANI
                                     Ø C Ø H
0275 CD5902
                           CALL
                                     STSID
€278 7A
                                     A,D
                           MOV
                           ΙF
                                     TYPE EQ 6120
                           ANI
                                     CFH
                           ELSE
                                     7
0279 E607
                           ANI
                           ENDIF
027B D34D
027D 7B
                           OUT
                                     DRSEL
                           MOV
                                     A,E
027E B7
                           ORA
                                     Α
Ø27F C9
                           RET
                           LOAD HEAD FOR READ/WRITE
                           MVI
0280 1616
                  LOAD
                                     D, LDHED
0282 3A060C
0285 D303
                           LDA
                                     TRACK
                  LOADA
                                     FDATA
                           OUT
                           ISSUE COMMAND IN D
0287 1E00
                  ISSUE
                           IVM
                                     E,Ø
0289 1D
                  ISSUEA
                           DCR
                                     E
                                     ISSUEC : BUSY
028A CAA902
                           JΖ
028D DB00
                           ΙN
                                     FDCST
028F 1F
0290 DA8902
                           RAR
                           JC
                                     ISSUEA
2293
                           SIM
                                               ;CLEAR INTERRUPT
                                     1BH
0296 7A
0297 D300
                                     A, D
                           MOV
                                     FDCST
                  ISSUEE
                                               ; ISSUE COMMAND
                           OUT
Ø299 FB
                           \mathbf{E}\mathbf{I}
029A 11D007
                  ISSUED
                                     D,2000
                           LXI
029D AF
                  ISSUEB
                           XRA
                                     A
029E 3D
                  ISSUEF
                           DCR
Ø29F C29FØ2
Ø2A2 1B
                           JNZ
                                     ISSUEF ; WAIT FOR INTERRUPT
                           DCX
                                     D
02A3 7A
02A4 B3
02A5 C29D02
                           MOV
                                     A,D
                           ORA
                           JNZ
                                     ISSUEB
```

```
AMC MACRO ASSEM 1.0
                         #015
                                  AMC 95/6110 SINGLE DENSITY FDC V1.3
                          DΙ
02A8 F3
                          MOV
02A9 78
                 ISSUEC
                                   A,B
02AA 32050C
02AD 3E06
02AF C36401
                          STA
                                   SECTOR
                          MVI
                                    A,6
                                    ILLCOM ; NO INTERRUPT
                          JMP
                          SET PARAMETER REQUEST C=UNIT, EL=TRACK/SECTOR
                                    R1
02B2 DB31
                 SETPAR
                          ΙN
02B4 67
02B5 DB32
                          MOV
                                    H,A
                          ΙN
                                    R2
                          IF TYPE EQ 6120
                                   B.A
7FH
                          MOV
                          ANI
                          ENDIF
02B7 6F
22B8 22050C
                          MOV
                                    SECTOR
                          SHLD
                          IF TYPE FQ 6120
                                   L,80H
                          MVI
                          MOV
                                    A,B
                          ANA
                                    L
                                             ;STRIP COMPARE FLAG
                          RLC
                          MOV
                                    B,A
                          MOV
                                    A,C
                                             STRIP SIDE FLAG
                           ANI
                                    4
                           ORA
                                    В
                          RLC
                          ORA
                          STA
                                    IOCODE ; SET CONDITIONAL READ/WRITE
                           ENDIF
02BB CD9601
02BE AF
                                    SETUN
                           CALL
                                             :SET UNIT STUFF
                  BRTN
                           XRA
                                    SETCOM
02BF C36701
                           JMP
                           CLEAR INTERRUPT REQUEST
Ø2C2 AF
                 CLRINT
                          XRA
                                    A
                           MOV
Ø2C3 47
                  THION
                                    B,A
                           XRA
@2C4 AF
                                    A
Ø205 D349
Ø207 78
                                    CMDSTA : CLEAR INTERRUPT
                           OUT
                           MOV
                                    A,B
02C8 F680
                           ORI
                                    8ØH
                           OUT
                                    R3
02CA D333
```

```
AMC MACRO ASSEM 1.0
                           #016
                                     AMC 95/6110 SINGLE DENSITY FDC V1.3
02CC C37001
                             JMP
                                      CMDLP
                             RETURN UNIT REQUEST
02CF 3A070C
02D2 03C302
                   INTUNT
                            LDA
                                       UNIT
                             JMP
                                      NOINT
                             RETURN TRACK REQUEST
@2D5 3A@6@C
                   INTTRK
                            LDA
                                       TRACK
Ø218 C3C3Ø2
                             JMP
                                      NOINT
                            RETURN SECTOR REQUEST
02FB 3A050C
                   INTSEC
                           LDA
                                      SECTOR
@2DE C3C3@2
                             JMP
                                      NOINT
                             REQUEST CODES @-63
                   ;
02E1 59
                   FUNTN
                             MOV
                                       E,C
02E2 4F
02E3 7B
02L4 FE08
                                      C.A
                             VOM
                            MOV
                                       A,E
                             CPI
                                      8
                                      A,5
02E6 3E05
                            MVI
02E3 D26701
02EB 1600
                                      SETCOM ; ILLEGAL FUNCTION
                             JNC
                             MVI
                                      D,Ø
                                      H, VECTAB
02ED 21F702
                            LXI
02F0 19
02F1 19
02F2 5E
                            DAD
                                      D
                                      D
                             DAD
                            MOV
                                      E,M
02F3 23
                             INX
02F4 56
                             MOV
                                      I,M
02F5 FB
02F6 E9
                             XCHG
                             PCHL
02F7 F701
                   VECTAB
                                      HMREQ
                                                 ; HOME REQUEST
                            DW
02F9 B202
                             \mathbf{D}\mathbf{W}
                                      SETPAR
                                                ;SET I/O PARAMETERS
02FB 5C01
02FD C202
                            DW
                                      STREQ
                                                 STATUS REQUEST
                                      CLRINT
                                                 CLEAR INTERRUPT REQUEST
                             DW
Ø2FF CEØ6
                             DW
                                      INIDSK
                                                 ; INITIALIZE DISK REQUEST
0301 CF02
0303 D502
0305 DB02
                             DW
                                      INTUNT
                                                 ; INTERROGATE UNIT
                                                ; INTERROGATE TRACK
; INTERROGATE SECTOR
                             DW
                                      INTTRK
                            D)W
                                      INTSEC
```

```
AMC MACRO ASSEM 1.0
                         #017
                                  AMC 95/6110 SINGLE DENSITY FDC V1.3
                          MULTIPLE SECTOR BUFFERED READ A=PAGE
0307 D34A
                 BFRED
                          OUT
                                   SEGMT
                                             SET PAGE
                          MVI
                                   A.BUFF-BUFF/256*256
0309 3F00
                                            ; M/M SOURCE ADDRESS
Ø3ØB D31Ø
                          OUT
                                   DMØAD
030F 3E0F
030F D310
0311 DB32
                                   A, BUFF/256
                          MVI
                          OUT
                                    DMCAD
                          ΤN
                                   R2
0313 D312
                          CUT
                                    IM1AD
                                             ; M/M DESTINATION ADDRESS
0315 DB31
                          ΙN
                                    R1
0317 D312
                                   DM1AD
                          OUT
0319 AF
                          XRA
                          STA
031A 32090C
                                   RETRY
                                             ;SET READ RETRY
                                   A,BUFF-BUFF/256*256
Ø31D 3E00
                 BFREDR MVI
Ø31F D316
                          OUT
                                   TM3AD
                                             ; INPUT ADDRESS
0321 3E0F
0323 D316
                          MVI
                                    A.BUFF/256
                                   DM3AD
                          OUT
0325 3A000C
                          LDA
                                    SECLEN
Ø328 6F
                          MOV
                                   L,A
@329 D311
                          CUT
                                   DMOWC
                                             :M/M SOURCE WORD COUNT
032B AF
                          XRA
                                   Α
@32C D311
                          OUT
                                   DMØWC
032E 7D
                          MOV
                                    A,L
032F D317
                          OUT
                                    IM3WC
                                             ; INPUT WORD COUNT
Ø331 AF
                          XRA
                                    A.
0332 D317
                          OUT
                                    DM3WC
0334 57
                          MOV
                                   D,A
0335 3F98
0337 D31B
                                   A,98H
                          MVI
                          OUT
                                    DMMDE
                                             :M/M SOURCE MODE
0339 3E85
                          MVI
                                    A,85H
033E D31E
033D 3E57
033F D31B
                          OUT
                                   DMMDE
                                             ; M/M DESTINATION MODE
                          MVI
                                    A,57H
                                    DMMDE
                          OUT
                                             ; INPUT MOLE
0341 3A050C
                          LDA
                                    SECTOR
Ø344 47
Ø345 CDEFØ3
                                    B,A
                          MOV
                                   POSITN
                                             ; READ LOOP B=SECTOR. C=COUNT, (HL)=POSITION
                 BFREDL
                         CALL
Ø348 FAFAØ1
                          JM
                                    PUTST1
                 BFREDS
234E AF
                          XRA
034C D348
034E 78
034F D302
                                             ; INPUT TO LOCAL BUFFER
                          OUT
                                    CMDSTA
                          MOV
                                    A, P
                          OUT
                                    FDSEC
                                             ; DESIRED SECTOR
0351 3ED0
                          MVI
                                    A.FRCIN
                                             ; REQUEST STATUS I
0353 D300
                          OUT
                                    FDCST
```

AMC MACRO ASSEM 1.0	#018 AMC 95/6	110 SINGLE DENSITY FDC V1.3
0355 3E40 0357 D318 0359 3E07	MVI A,40H OUT IMCST MVI A,7	COMMANT DMA
035B D31F 035D	OUT IMMSK SIM 1BH	; ENABLE CHANNEL 3
0360 DB00 0362 E620	IN FICST ANI 20H	;HEAD LOAD STATUS
0364 CC8002	CZ LOAD IF TYPE FQ 6120 LDA IOCODE ELSE	
0367 3F88	MVI A, READ ENDIF	
0369 CD9702 036C E69C	CALL ISSUEE ANI RDMSK	; EXECUTE READ
Ø36E CAA203 0371 FA8CØ3 0374 57	JZ BFREDG JM PUTST2 MOV D,A	GOOD READ; NOT READY
0375 3E0F 0377 D31F 0379 210900 037C 34 037I 3A0800 0380 BF 0381 7A	MVI A, ØFH OUT IMMSK LXI H, RETRY INR M LDA RECNT CMP M MOV A, D	
0382 FA8C03 0385 CD3F02 0388 C31D03 0388 AF PUTST3	JM PUTST2 CALL RESTORE JMP BFREDR XRA A	; END RETRY
038C 57 PUTST2 038D 78 038E 32050C 0391 7A 0392 E620 0394 0F 0395 0F 0396 0F 0397 B2	MOV P, A MOV A, B STA SECTOR MOV A, D ANI 20H RRC RRC RRC RRC RRC ORA D ANI 0DCH	;SAVE SECTOR/SET READ-WRITF STATUS
039A 57 039B E61C 039T 82 039E 0F	MOV D,A ANI 1CH ADD D RRC	

AMC MACRO ASSEM 1.0	#019	AMC 95/6110 SINGLE DENSITY FEC V1.3
039F C36701	JMP	SETCOM
Ø3A2 32090C BFREDG	STA	RETRY ; RESET RETRY
03A5 2F	CMA	
Ø3A6 D31F	OUT	DMMSK ;DISABLE CHANNEL 3
Ø3A8 3AØØØC	LDA	SECLEN
Ø3AB D313	OUT	DM1WC ; M/M DESTINATION WORD COUNT
Ø3AD AF	XRA	A
Ø3AE D313	OUT	PM1WC
03B0 3E41	MVI	A,41H
Ø3B2 D318	OUT	DMCST ; COMMAND DMA
03B4 3E04	MVI	A.4
Ø3B6 D348	OUT	CMDSTA ; LOCAL BUFFER TO HOST
03B9 D319	OUT	DMREO : REQUEST DMA
Ø3BA DB18 BFREDW	IN	DMCST ; WAIT DMA TRANSFER
03BC E602	ANI	2
03BE CAPA03	JΖ	BFREDW
03C1 3A140C	LDA	SECINC
03C4 80	ADD	P ; ADVANCE SECTOR
₹305 4 7	MOV	B , A
03C6 P61E	SUI	27
0308 DAE103	JС	EFREDD ; NOT END TRACK
03CB C2D103	JNZ	BFREDA : END 2/1 INTERLACE TRACK
03CE 3A140C	LDA	SECINC
03D1 47 BFREIA	MOV	P , A
03D2 3D	DCR	A
0313 C2E103	JNZ	BFREDD ; END 2/1 INTERLACE HALF TRACK
03D6 21060C	LXI	E.TRACK
03D9 7E	MOV	A . M
Ø3DA 3C	INR	A ; ADVANCE TRACK
03DB FE4D	CPI	77
03DD CA8B03	JΖ	PUTST3 ; DISK OVERFLOW
23E0 77	MOV	M . A
23E1 CL BFRFDD	DCR	C ; CHECK SECTOR COUNT
03E2 FA8B03	JM	PUTST3 :END REQUEST
03E5 3E01	MVI	A,1
03F7 90	SUB	E
03E8 C24B03	JNZ	BFREDS ; SAME TRACK
23EB 57	MOV	D, A
03EC C34503	JMP	EFRFDL ; DIFFERENT TRACK
;		
;	RE-POS	ITION TRACK
@3EF 3A@7@C POSITN	LDA	UNIT

```
AMC 95/6110 SINGLE DENSITY FDC V1.3
AMC MACRO ASSEM 1.0
                        #020
03F2 E603
03F4 5F
                                   3
E.A
                          ANI
                          MOV
03F5 1600
                         MVI
                                   D,Ø
                                   H, POSN
03F7 21010C
                          TXI
                          DAD
                                   D
03FA 19
03FB 3A060C
                          LDA
                                   TRACK
Ø3FE BE
                          CMP
                                   M
Ø3FF CS
                          RZ
0400 3A080C
                POSNO
                          LDA
                                   RECNT
@4@3 @F
                          RRC
Ø4Ø4 32ØAØC
Ø4Ø7 7E
                          STA
                                   SKTRY
                                            RETRY COUNT
                 POSNA
                          MOV
                                   A,M
Ø4Ø8 B7
                          ORA
                                   Α
                                            ; INITIAL REFERENCE - RESTORE FOR SYNC
0409 FA2C04
040C 3A070C
                                   POSND
                          JM
                                   UNIT
                          LDA
040F CD6202
                                   READY
                          CALL
Ø412 F8
Ø413 3AØ6ØC
                          RM
                                   TRACK
                          LDA
0416 D303
                          OUT
                                   FDATA
0418 77
                                            ;UPDATE POSITION
                          MOV
                                   M,A
0419 161E
                                   D,SEEK
                          MVI
Ø41B CD87Ø2
                          CALL
                                   ISSUE
041E E698
                                   98H
                          ANI
                                            GOOD SEEK
Ø42Ø C8
                          RZ
0421 F9
0422 5F
                                            :NOT READY
                          RM
                          MOV
                                   E,A
0423 3A@A@C
                 POSNB
                                   SKTRY
                          LDA
0426 3D
0427 320A0C
                          DCR
                                   SKTRY
                          STA
042A 7B
                          MOV
                                   A,E
                                            ; END RETRY
Ø42B F8
                          RM
                                   RESTORE
                 PCSND
042C CD3E02
                          CALL
042F E604
                          ANI
                                   4
                                   POSNA
@431 C2@7Ø4
                          JNZ
Ø434 C323Ø4
                          JMP
                                   POSNB
                          MULTIPLE SECTOR BUFFERED WRITE A=PAGE
                                            ;SET PAGE
0437 D34A
                          OUT
                                   SEGMT
                 BFRIT
                                   A,BUFF-BUFF/256*256
Ø439 3EØØ
                          MVI
                                            ; M/M DESTINATION ADDRESS
043B D312
                          OUT
                                   DM1AD
                                   A, BUFF/256
043D 3EØF
                          MVI
043F D312
                          OUT
                                   DM1AD
```

AMC MACRO	ASSEM 1.0	#021	AMC 95/6	110 SINGLE DENSITY FDC V1.3
€441 DB32		IN	R2	
2443 D310		OUT	IMOAL	;M/M SCURCE ATDRESS
2445 DB31		IN	k1	
0447 D310		OUT	DMØAD	
0449 3E00		MVI	A.BUFF-	BUFF/256*256
044B D316		OUT	TM3AD	; OUTPUT ADDRESS
044D 3E0F		MVI	A.BUFF/	256
044F D316		OUT	IMSAD	
2451 3A00	Ø C	LDA	SECLEN	
0454 6F		MOV	L,A	
0455 D313		OUT	DM1WC	;M/M DESTINATION WORD COUNT
0457 AF		XRA	A	
0459 D313		OUT	DM1WC	
045A 7D		MOV	A,L	
045B D317		OUT	DM3WC	;OUTPUT WORD COUNT
045D AF		XRA	A	
045E T317		OUT	IM3WC	
0460 57		MOV	D , A	
0461 3E88		MVI	HEE, A	
0463 D31B		CUT	IMMDE	;M/M SOURCE MODE
0465 3E95		MVI	A,95H	
0467 D31B		OUT	TMMDE	:M/M DESTINATION MODE
Ø469 3E5B		MVI	A,5PH	
246B D31B		OUT	DMMDE	; OUTPUT MODE
246D 3A05	ØC	LDA	SECTOR	
0470 47		MOV	E . A	
0471 CDEF		CALL	POSITN	; WRITE LOOP B=SECTOR, C=CCUNT, (HI)=POSITION
0474 FAFA		JM	PUTST1	
0477 3A00	OC BFRITS	LDA	SECLEN	
Ø47A D311		OUT	DMØWC	;M/M SOURCE WORD COUNT
047C AF		XRA	A	
047D 3209	ØC	STA	RETRY	;SET RETRY COUNT
0480 D311		OUT	DMØWC	
6482 3E41		MVI	A,41H	
0484 D318		OUT	IMCST	; COMMAND DMA
0486 3E06		MVI	A,6	
6488 D348		OUT	CMDSTA	HOST TO LOCAL BUFFER
248A 3E04		MVI	A,4	* DTOUTOR BALL
048C D319	TO TO TO TO	OUT	DMREQ	; REQUEST DMA
049E DB18	EFRITW	IN	IMCST	;WAIT DMA TRANSFER
0490 E602	0.4	ANI	2 DENI M M	
0492 CASE		JZ	EFRITW	
0495 AF	BFRITR	XRA	A	

AMC MACRO ASSEM 1.0	#022 AMC 95/6	5110 SINGLE DENSITY FDC V1.3
0496 D348	OUT CMDSTA	OUTPUT FROM LOCAL BUFFER
Ø498 78	MOV A,B	
0499 D302	OUT FDSEC	; DESIRED SECTOR
049B 3ED0	MVI A, FRCIN	
049D D300	OUT FDCST	;REQUEST STATUS I
049F 3E40	MVI A,40H	
04A1 D318	OUT DMCST	; COMMAND DMA
04A3 3E07	MVI A,7	A TO A D T TO GET AAN MEET
04A5 D31F	OUT IMMSK	; ENABLE CHANNEL 3
04A7 04AA DB00	SIM 1BH	· NOAD COAD COAMIC
04AC E620	IN FDCST	;HEAD LOAD STATUS
04AE CC8002	ANI 20H	
WHAE CONEUZ	CZ LOAD IF TYPE EQ 6120	λ .
	LDA IOCODE	o e e e e e e e e e e e e e e e e e e e
	ORI 20H	
	ELSE	
04P1 3EA8	ALTET A SET TOT	7
~ 132 520	ENDIF	-
24B3 CI9702 74B6 E6IC 04B8 CAEE04 04RB 57 04BC E6C0 04BE 7A 04BF C28C03 04C2 3F0F 04C4 D31F 04C6 21090C 04C9 34	CALL ISSUEE	; EXECUTE WRITE
04B6 F6FC	ANI WRMSK	, =
04B8 CAEEØ4	JZ BFRITG	GOOD WRITE
Ø4BB 57	MOV D,A	
04BC E6C0	ANI ØCØH	
04BE 7A	MOV A.D	
04BF C28C03	JNZ PUTST2	; NOT READY OR WRITE PROTECT
04C2 3F0F	MVI A,ØFH	
04C4 D31F	OUT DMMSK	
04C6 21090C	LXI H.RETRY	Ĭ.
04C9 34	INR M	
EAUA SAESEU	LDA RECNT	
04CD BE 04CE 7A	CMP M	
04CF FA8CØ3	MOV A.D	• TALLY DEMONS
04D2 CD3E02	JM PUTST2 CALL RESTORE CALL POSITN	
04D5 CIEF03	CALL POSITN	<u> </u>
04D8 FAFA01	JM PUTST1	
04DB 3E00		-BUFF/256*256
04DD D316	OUT DM3AD	; RESET OUTPUT ADDRESS
04DF 3EØF	MVI A, BUFF/	
04F1 D316	OUT PM3AD	
04F3 3A000C	LDA SECLEN	
04E6 D317		RESET OUTPUT WORD COUNT
,	20110	The state of the s

04E3 AF XRA A 04E9 D317 OUT FM3wC 04EF C39504 EFRITG CMA 04EE 2F EFRITG CMA 04EF D31F OUT FMSK 04F1 3A14cC LDA SECINC 04F4 90 ADD B 04F5 47 MOV B,A 04F6 D61B SUI 27 04F3 D411c5 JC EFRITD 04F3 D411c5 JC EFRITD 04F3 D411c5 JC EFRITD 04F3 D411c5 JC EFRITD 04F5 C201c5 JNZ EFRITD 04F6 C201c5 JNZ EFRITD 04F6 C301 47 BFRITA 0501 47 BFRITA MOV B,A 0502 3D JNZ EFRITD ; FND 2/1 INTERLACE HALF TRACK 0506 21060C LII FT.TTD ; FND 2/1 INTERLACE HALF TRACK 0508 7E MOV A.M ; ATVANCE TRACK 0508 F14D CT CT CT	AMC MACRO ASSEM 1.0	#023 AMC 95/6	110 SINGLE DENSITY FDC V1.3
### ### ##############################	Ø4E3 AF		
### STATE	04E9 D317		
04EF D31F OUT IMMSK SECINC 04F1 3A140C LDA SECINC 04F4 90 A DD B SECTOR 04F5 47 MOV B.A 04F6 D61B SUI 27 04F9 DA1105 JC BFRITD SECTOR 04F8 C20105 JNZ BFRITA SECINC 04F8 C3140C BFRITA MOV B.A 0501 47 BFRITA MOV B.A 0502 3D DCR A 0503 C21105 JNZ BFRITD SECTOR 0504 C2106C LXI F.TRACK 0509 7E MOV A.M 0508 FF4D JZ PUTST3 DISK OVERFLOW 0510 C3963 JZ PUTST3 SECTOR COUNT 0511 77 MOV M.A 0512 FA8B03 JM PUTST3 SEND REQUEST 0513 C27704 JM PUTST3 SEND REQUEST 0515 57 MOV D.A 0518 57 MOV D.A 0519 C37104 JNZ BFRITL SECTOR NON-BUFFERED REAT A=PAGE 0517 D34A NBRED OUT DM3AD SECTOR NON-BUFFERED REAT A=PAGE 0525 DB31 NBRED OUT DM3AD SECTOR NON-BUFFERED REAT A=PAGE 0525 DB31 NBREDB OUT DM3AD SECTOR NON-BUFFERED REAT A=PAGE 0520 3F47	04FB C39504	JMP EFRITR	
CAFT 3A140C	Ø4EE 2F BFRIT		
04F4 90 ATD B ;ADVANCE SECTOR 04F5 47 MOV B ADVANCE SECTOR 04F6 D61B SUI 27 04F9 DA1105 JC EFRITD ;NOT END TRACK 04F7 C20105 JNZ EFRITA EFRITA SECINC 2/1 INTERLACE TRACK 0501 47 BFRITA MOV BA 4 2/2 INTERLACE TRACK 0502 30 DCR A A C 1 ATTACK C 650 ATTACK C 650 ATTACK C C 1 INTERLACE TRACK C 650 ATTACK C C 1 INTERLACE TRACK C C C ATTACK C C C C C C C C C C C	04EF D31F		;DISABLE CHANNEL 3
04F5 47 MOV B.A 04F6 D61B SUI 27 04F9 DA1105 JC EFRITD :NOT END TRACK 04FF 2A140C LTA SFCINC 0501 47 BFRITA MOV B.A 0502 3D DCR A 0503 C21105 JNZ EFRITD ;END 2/1 INTERLACE HALF TRACK 0506 21060C LXI F,TRACK 0509 7E MOV A.M 0504 3C INR A ;ATVANCE TRACK 0508 FF4D CPI 77 0501 C3704 JZ PUTST3 :DISK OVERFLOW 0512 FA8B03 JM PUTST3 :DISK OVERFLOW 0512 FA8B03 JM PUTST3 :DISK OVERFLOW 0513 C27704 MOV M.A HUTST3 :END REQUEST 0515 C27704 JNZ BFRITS :SAME TRACK 0515 D32 JMP BFRITL ;DIFFERENT TRACK 0521 D832 JN RU SECTOR NON-BUFFERED REAT A=PAGE 0525 D831 IN R1 0526 D831 IN R1	04F1 3A140C	LDA SECINC	
04F6 D61B	04F4 80		; ADVANCE SECTOR
O4F9			
04FB C20105 JNZ BFRITA SECINC 04FE 3A140C LTA SECINC 0501 47 BFRITA MOV B.A 0502 3D DCR A 0503 C21105 JNZ EFRITD ;END 2/1 INTERLACE HALF TRACK 0506 21060C LXI F.TRACK 0509 7E MOV A.M 0508 FE4D CPI 77 0508 FE4D JZ PUTST3 ;DISK OVERFLOW 0510 77 MOV M.A 0512 FA8803 JM PUTST3 ;END REQUEST 0515 3E01 MVI A.1 0515 3E01 MVI A.1 0518 C27704 JNZ BFRITS ;SAME TRACK 0518 57 MOV D.A 0510 C37104 JMP BFRITL ;DIFFERENT TRACK 0521 D32 IN R2 0521 D832 IN R2 0523 D316 OUT DM3AD ;INPUT ADDRESS 0525 D831 IN R2 0528 D316 NBREDB OUT DM3AD ;INPUT MODE 0520 3E47 MVI A.47H 0528 D318 OUT CMDSTA ;INPUT TO HOST 0521 D348 OUT CMDSTA ;INPUT TO HOST 0531 3E46 OUT CMDSTA <td></td> <td></td> <td></td>			
OAFE 3A1400			
0501 47		_	; END 2/1 INTERLACE TRACK
DCR			
Moderate			
0506 21060C			AND A COMPANY NATA MAKA
MOV A,M A A A A A A A A A			
SOA 3C			
050B FE4D			AADVANCE EELOV
			; ADVANCE TRACK
MOV			. D. T.C. II. O. V. D. D. T. O. V.
## PERITD DCR C C C C C C C C C			DISK OVERLOW
## PUTST3 ; END REQUEST ## PUTST3 ; END RECUEST ## PUTST3 ; END RECUEST ## PUTST3 ; END RECUE		•	OUDON CROMOD COUNT
0515 3E01			
SUB B			FUL REGORDI
## Description of the content of the			
			· CAME TOACE
## DIFFERENT TRACK ### BFRITL ; DIFFERENT TRACK ### MULTIPLE SECTOR NON-BUFFERED READ A=PAGE ### SECTOR NON-BUFFERED READ A=PAGE			+SAUL IRAGE
; MULTIPLE SECTOR NON-BUFFERED READ A=PAGE ; MULTIPLE SECTOR NON-BUF			· TIPEPPPNT TRACK
; MULTIPLE SECTOR NON-BUFFERED READ A=PAGE ; 051F D34A NBRED OUT SEGMT ;SET PAGE 0521 DB32 IN R2 0523 D316 OUT DM3AD ;INPUT ADDRESS 0525 DB31 IN R1 0527 D316 NBREDB OUT DM3AD 0529 3F47 MVI A.47H 052B D31B OUT DMMDE ;INPUT MODE 052D 3E02 MVI A.2 052I D348 OUT CMDSTA ;INPUT TO HOST 0531 3E40 MVI A.40H		JUL DERILL	, DIFI BREWI TRACK
0521 DB32 IN R2 0523 D316 OUT DM3AD ; INPUT ADDRESS 0525 DB31 IN R1 0527 D316 NBREDB OUT DM3AD 0529 3F47 MVI A,47H 052B D31B OUT DMMDE ; INPUT MODE 052D 3E02 MVI A,2 052I D348 OUT CMDSTA ; INPUT TO HOST 0531 3E40 MVI A,40H		MULTIPLE SECTOR	NON-BUFFERED READ A=PAGE
0523 D316 OUT DM3AD ; INPUT ADDRESS 0525 DB31 IN R1 0527 D316 NBREDB OUT DM3AD 0529 3F47 MVI A,47H 052B D31B OUT DMMDE ; INPUT MODE 052D 3E02 MVI A,2 052I D348 OUT CMDSTA ; INPUT TO HOST 0531 3E40 MVI A,40H	Ø51F D34A NBRED	OUT SEGMT	;SET PAGE
0525 DB31 IN R1 0527 D316 NBREDB OUT DM3AD 0529 3F47 MVI A,47H 052B D31B OUT DMMDE ;INPUT MODE 052D 3E02 MVI A,2 052I D348 OUT CMDSTA ;INPUT TO HOST 0531 3E40 MVI A,40H	Ø521 DB32	IN R2	
Ø527 D316 NBREDB OUT DM3AD Ø529 3F47 MVI A,47H Ø52B D31B OUT DMMDE ;INPUT MODE Ø52D 3E02 MVI A,2 Ø52I D348 OUT CMDSTA ;INPUT TO HOST Ø531 3E40 MVI A,40H	0523 D316	OUT DM3AD	; INPUT ADDRESS
0529 3F47 MVI A,47H 052B D31B OUT DMMDE ;INPUT MODE 052D 3E02 MVI A,2 052I D348 OUT CMDSTA ;INPUT TO HOST 0531 3E40 MVI A,40H	Ø525 DB31	IN R1	
Ø52B D31B OUT DMMDE ;INPUT MODE Ø52D 3E02 MVI A,2 Ø52I D348 OUT CMDSTA ;INPUT TO HOST Ø531 3E40 MVI A,40H	2527 D316 NBRED	B OUT DM3AD	
Ø52D 3E02 MVI A,2 Ø52I D348 OUT CMDSTA ;INPUT TO HOST Ø531 3E40 MVI A,40H	0529 3F47	MVI A.47H	
052I D348 OUT CMDSTA ;INPUT TO HOST 0531 3E40 MVI A,40H			; INPUT MODE
0531 3E40 MVI A,40H	052D 3E02	MVI A,2	
			; INPUT TO HOST
CCCC TOTAL OLD DMCCM • COMMAND TIMA			
	0533 D318	OUT DMCST	; COMMAND DMA
0535 3AC5CC LDA SECTOR	0535 3A050C	LDA SECTOR	

AMC MACRO ASSEM 1.0	#024	AMC 95/6110 SINGLE DENSITY FDC V1.3
2538 4 7	MOV	B , A
0539 AF	XRA	A
Ø53A 320900	STA	RETRY ; SET READ RETRY
053D CDEF03 NBREDR		POSITN
0540 FAFA01	JM	PUTST1
0543 3A000C NBREDI		SECLEN
0546 D317	OUT	DM3WC ; INPUT WORD COUNT
0548 AF	XRA	A DAGGERA
0549 D317	OUT	DM3WC
054B DB16 054D 6F	IN MOV	DM3AD
054D DB16	IN	L,A DM3AD
0550 67	MOV	H,A
0551 22000F	SHLD	BUFF ;SAVE ADRESS FOR RETRY
0554 78 NBREDS		A.B
6555 D362	TUO	FDSEC ; DESIRED SECTOR
0557 3ED0	MVI	A, FRCIN
Ø559 D320	OUT	FDCST ; REQUEST STATUS I
055B 3E07	MVI	A.7
055D D31F	CUT	IMMSK ; ENABLE CHANNEL 3
Ø55F	SIM	1 PH
0562 DE00	IN	FDCST : HEAD LOAD STATUS
0564 E620	ANI	20H
0566 CC8002	CZ	LOAI
		E EQ 6120
	LDA	ICCODE
2500 7700	ELSE	4 DEAD
0569 3E88	MVI ENDIF	A, READ
0561 CD9702	CALL	ISSURE ; EXECUTE READ
056E E69C	ANI	RDMSK
0570 CA8105	JZ	NBREDG ;GOOD READ
0573 FA8C03	JM	PUTST2 ; NOT REALY
Ø576 57	MOV	D. A
Ø577 310F	MVI	A, CFH
Ø579 F31F	OUT	IMMSK ; DISABLE CHANNEL 3
Ø57B 21@9@C	LXI	H, RETRY
057E 34	INR	Mi
057F 3A080C	LDA	RECNT
Ø532 BE	CMP	M. T.
0583 7A	MOA	A,D
0584 FA8C@3	JM CALL	PUTST2 ; END RETRY
0587 CD3502	OHLL	RSNBA

AMC MACRO ASSEM 1.0	#025 AMC 95/6	110 SINGLE DENSITY FDC V1.3
058A C33D05 058D 32090C NBREDG 0590 2F	JMP NBREDR STA RETRY CMA	; RESET RETRY COUNT
0591 D31F 0593 3A140C	OUT DMMSK LDA SECINC	; DISABLE CHANNEL 3
Ø596 8 Ø	ADD B	; ADVANCE SECTOR
Ø597 47	MOV B, A	,
0598 D61B	SUI 27	
059A DAB305		; NOT END TRACK
059D C2A305		:END 2/1 INTERLACE TRACK
05A0 3A140C	LDA SECINC	
05A3 47 NBhEDA 05A4 3D	MOV E, A DCR A	
05A5 C2B3Ø5		;END 2/1 INTERLACE HALF TRACK
05A8 21060C	LXI F, TRACK	
05AB 7E	MOV A,M	
Ø5AC 3C	INR A	; ADVANCE TRACK
05AD FE4D	CPI 77	
Ø5AF CASEØ3		DISK OVERFLOW
05B2 77 05B3 0D NBREDD	MOV M,A DCR C	CHECK SECTOR COUNT
Ø5B4 79	MOV A,C	CAECA SECIOR COUNT
05B5 3C	INR A	
05B6 CA8B03		; FND REQUEST
05B9 FA7506	JM EOOTA	SYSTEM 29 BOOT EXIT
05BC 3EØ1	MVI A,1	
Ø5BE 9Ø	SUB B	
05BF C25405	JNZ NBREDS	
05C2 C33D05	JMP NBREDR	; DIFFERENT TRACK
;	MULTIPLE SECTOR	NON-BUFFFRED WRITE A=PAGE
05C5 D34A NBRIT	CUT SEGMT	;SET PAGE
0507 DB32	IN R2	A CHIRD WALL A DID TO
0509 D316	OUT IMSAD	;OUTPUT ADDRES
05CB DP31 05CD D316	IN R1 OUT DM3AD	
05CF 3E4P	MVI A.4BH	
05D1 D31B	OUT DMMDE	;OUTPUT MODE
25D3 3E02	S.A IVM	
05D5 D348	OUT CMDSTA	;OUTPUT FROM HOST
Ø5D7 3F40	MVI A,40H	
05D9 D318	OUT DMCST	COMMAND DMA

AMC MACRO ASSEM 1.0	#026	AMC 95/6	110 SINGLE DENSITY FDC V1.3
05DB 3A050C	LDA	SECTOR	
05DE 47	MOA	B , A	
Ø5DF AF	XRA	A	
05E0 32090C	STA	RETRY	SET WRITE RETRY
Ø5E3 CDEFØ3 NBRITI		POSITN	
05E6 FAFA01	JM	PUTST1	
05E9 3A000C NBRIT		SECLEN	LOURDING HODD GOULD
05EC D317	OUT	DM3WC	OUTPUT WORD COUNT
05EE AF 05EF D317	XRA OUT	A DM3WC	
05F1 DB16	IN	DM3AD	
05F3 6F	MOV	L,A	
Ø5F4 IB16	IN	DMSAD	
Ø5F6 67	MOV	H.A	•
05F7 22000F	SHLD	BUFF	;SAVE ADDRESS FOR RETRY
05FA 78 NBRITS		A,B	, on the manner of the manner
05FB D302	OUT	FDSEC	; DESIRED SECTOR
05FD 3EDØ	MVI	A, FRCIN	
05FF 1300	OUT	FDCST	; REQUEST STATUS I
2621 3E07	MVI	A,7	•
0603 D31F	OUT	DMMSK	; ENABLE CHANNEL 3
0605	SIM	1 BH	
2608 DB20	IN	FDCST	; HEAD LOAD STATUS
060A E620	ANI	20H	
060C CC8002	CZ	LOAD	
		FQ 6120	
	LDA ORI	NOCODE	
	FLSE	ZWn	
060F 3EA8	MVI	A.WRITE	
COEF CERO	ENDIF	n,while	
0611 CD9702	CALL	ISSUEE	; EXECUTE WRITE
2614 E6FC	ANI	WRMSK	, Endoule water
0616 CA3606	JZ	NBRITG	GOOD WRITE
0619 57	MOV	D.A	,
061A E6C0	ANI	¢¢øH	
061C 7A	MO V	A,D	
061F C28CØ3	JNZ	PUTST2	; NOT READY OR WRITE PROTECT
0620 3ECF	MVI	A,ØFH	
0622 D31F	OUT	IMMSK	; DISABLE CHANNEL 3
0624 21090C	LXI	H, RETRY	
Ø627 34	INR	M DEG NO	
0628 3A080C	LDA	RECNT	

AMC MACRO ASSEM 1.0	#027	AMC 95/6	110 SINGLE DENSITY FDC V1.3
062B BF 062C 7A	CMP MCV	M A,D	
0621 FA8C03	JM	PUTST2	; END RETRY
630 OD3502	CALL	RSNBA	
0633 C3E305	JMP	NBRITE	
0636 32090C NBRITO		RETRY	; RESET RETRY
0639 2F 063A D31F	CMA OUT	TMMCV	DISABLE CHANNEL 3
Ø63C 3A14ØC	LDA	DMMSK SECINC	ADIONOFE CHRMMET O
263F 80	ADD	B	; ADVANCE SECTOR
2642 47	MOV	B,A	ALVANCE SECTOR
2641 P61B	SUI	27	
0643 DA5C06	JC		; NOT END TRACK
6646 C24C06	JNZ	NBRITA	END 2/1 INTERLACE TRACK
0649 3A140C	LIA	SECINO	
264C 47 NERITA		P , A	
064D 3D	DCR	A	
2641 C25C06	JNZ	NBRITD	
2651 21060C	LXI	E,TRACK	
0654 7E 0655 3C	MOV INR	A,M A	; ADVANCE TRACK
0656 FE4D	CPI	77	, ALVENCE TRACK
Ø658 CASEØ3	JZ	PUTST3	:DISK OVERFLOW
Ø65B 77	MOV	M,A	The state of the s
065C 0D NBRITI		C	; CHECK SECTOR COUNT
065D FA3B03	JM	PUTST3	
0660 3E01	MVI	A,1	
Ø662 9Ø	SUB	P	
0663 C2FA05	JNZ	NBRITS	
0666 C3E305	JMP	NBRITR	;DIFFERENT TRACK
; ;	COMOTAT	ATTMA TOA	OT FCR SYSTEM 29
•	SPROIML	MOIO-BO	OI FOR 5151FP 29
2669 ØEFF ÉOOT	MVI	C,ØFFH	; BOOT FLAG
266B AF	XRA	A	
0660 D34A	OUT	SEGMT	;SET PAGE
066E D31D	OUT	IMCLR	; RESET DMA
0670 D316	OUT	DM3AD	INPUT ADDRESS
0672 C32705	JMP	NBREDB	GO DO IT
0675 78 BOOTA 0676 320500	MOV STA	A,B SECTOR	
0679 I349	OUT	RESET	; RETURNS HERE IF BOOT OK
267B D34E	OUT	RELSE	; RELEASE CPU
COLD DOTE	001	LEDOE	A TENTAL OF O

AMC MACRO ASSEM 1.0	#028	AMC 95/6110 SINGLE DENSITY FDC V1.3
0671 3F20	MVI	A,20H
067F D348	OUT	CMDSTA : PULSE INTERRUPT
0681 C3BE02	JMP	BRTN
	USER	PROGRAM LOAD AND EXECUTE
0684 D34A PGMRD	OUT	SEGMT ;SET PAGE
0686 3E06	MVI	A,6
2688 I348	OUT	CMDSTA ; HOST TO LOCAL MEMORY
068A D31D	OUT	DMCLR : RESET DMA
068C 3E88	MVI	H38,A
068E T31B	OUT	DMMDE ;SOURCE MODE
0690 DB32	ΙN	R2
0692 D310	OUT	DMØAD ;SOURCE ADDRESS
0694 DE31	ΙN	R1
0696 D310	OUT	DMØAD
0698 21200C	LXI	H.PGMAD
069B 7D	MOV	A • L
069C D312	OUT	DM1AD : DESTINATION ADDRESS
069E 7C	MOV	A.H
0691 D312	OUT	DM1AD
06A1 3E85	MVI	A,85H
26A3 D31B	OUT	DMMDE ; DESTINATION MODE
06A5 79	MOV	A,C
06A6 30 06A7 6F	INR MOV	A T A
26A8 2600	MVI	L,A E.Ø
06AA 29	DAD	H ;VALUE TIMES 64
Ø6AB 29	DAD	H , , , , , , , , , , , , , , , , , , ,
26AC 29	DAD	H.
06AD 29	DAD	H
26AE 29	DAD	H H
26AF 29	DAD	B
06B0 7D	MOV	Ā,L
06B1 D311	OUT	DMOWC ; SOURCE WORD COUNT
Ø6B3 7C	MOV	A,H
06B4 D311	OUT	DW6MC
26B6 7D	MOV	Ā,L
06B7 D313	OUT	DM1WC ; DESTINATION WORL COUNT
06B9 7C	MOV	A . H
06BA D313	OUT	DM1WC
Ø6BC 3F41	MVI	A,41E
66BE D318	OUT	DMCST : COMMAND DMA

```
AMC MACRO ASSEM 1.0
                         #029
                                 AMC 95/6110 SINGLE DENSITY FDC V1.3
0600 3E04
0602 D319
0604 DB18
                          MVI
                                   A,4
                                            ; REQUEST LMA
                          OUT
                                   DMREQ
                 PGMRDW
                          ΙN
                                   DMCST
                                            ; WAIT DMA TRANSFER
0606 E602
                          ANI
0608 CAC406
                                   PGMRDW
                          JΖ
@60B C32@@C
                          JMP
                                   PGMAD
                                            GO TO USER PROGRAM
                          INITIALIZE DISK - SINGLE DENSITY
06CE CD1502
06D1 3A050C
                 INIDSK
                         CALL
                                   HOME
                                   SECTOR
                          LDA
06D4 47
                                   B,A
                          MOV
06D5 7B
                          MOV
                                   A,E
26D6 F604
                          ANI
                                   4
06D8 7B
                          MOV
                                   A,E
06D9 CAFA01
                                   PUTST1 ; HOME ERROR
                          JΖ
Ø6DC AF
                          XRA
@6DD D348
                          OUT
                                   CMDSTA : DIRECTION
                          ΙF
                                   TYPE EQ 6120
                         MOV
                                   A,C
                          ANI
                                   & CH
                          XRI
                                   ØCH
                          JΖ
                                   DINADV ; DOUBLE AND SIDE 2
                                   A,C
                          MOV
                          ANI
                                   @CH
                          XRI
                          OUT
                                   DRSEL
                                            FORCE SINGLE DENSITY
                         ENDIF
06DF 21AC07
                 INIADV LXI
                                   H.INITAE
06E2 11200C
                         LXI
                                   D,PGMAD
Ø6E5 CT9C07
                                   INIFIL
                          CALL
                                           FORM TRACK MASK
26E8 3A060C
                                   TRACK
                          LDA
06EB 32700C
                          STA
                                   PGMAD+30
06EF 79
06FF E604
                         MOV
                                   A,C
                          ANI
                                   4
06F1 ØF
                         RRC
06F2 0F
06F3 327100
06F6 F31D
                         RRC
                         STA
                                   PGMAD+81
                                                    ;SET SIDE
                                   DMCLR ; RESET DMA
                         OUT
Ø6F8 21200C
                         LXI
                                   H,PGMAD
06FB 7D
                         MOV
                                   A,L
Ø6FC D314
                         OUT
                                  DM2AD
                                            :TRACK HEADER ADDRESS
06FE 7C
                         MOV
                                   A,H
```

AMC MACRO ASSEM	1.0	#030	AMC 95/61	10 SINGLE DENSITY FDC V1.3
06FF D314		OUT	DM2AD	
0701 3E48		MVI	A,72	•
0703 D315		OUT	DM2WC	TRACK HEADER LENGTH
0705 AF		XRA	A	
0706 D315		OUT	DM2WC	
0708 3E4A		IVM	A,4AH	
070A D31B		OUT		; MODE
070C 21690C		LXI	H,PGMAD+	73
070F 7D		MOV	A,L	
0710 D316		OUT		SECTOR BODY ADDRESS
0712 7C		MOV	A.H	
0713 D316		OUT	DM3AD	
0715 3EB9 0717 D317		NVI OUT	A,185 DM3WC	SECTOR BODY WORD COUNT
0719 AF		XRA	Delow C A	+SECTOR BODI WORD COUNT
0719 AF 071A D317		OUT	DM3WC	
0710 3E5B		MVI	A,5BH	
071E D31B		OUT	DMMDE	; MODE
0720 3F40		MVI	A.4@E	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0722 D318		OUT		; COMMAND
0724 3E03		MVI	A.3	
0726 D31F		OUT		; MASK 2-3 ON
0728		SIM	1 BH	
072B 3EF4		MVI	A.WRTRK	
072D D300		OUT	FDCST	; WRITE TRACK
0721 D300 072F 216D07		LXI	H,ININT	
0732 E5		PUSH	H	;INTERRUPT ADDRESS
0733 FB		ΕI		
	WAITC	IN	DM3WC	:WAIT TIL PAST SECTOR NUMBER
0736 DESD		SBI	93	
Ø738 IB17		IN	DM3WC	; UPPER ALWAYS ZERO
073A F23407		JP	WAITC H.PGMAD+	00
073D 21720C		LXI INR	M, PGMAD+	; ADVANCE SECTOR
0740 34 0741 7E		MOV	A . M	, ADVANCE SECTOR
0742 FE1B		CPI	27	
0744 CA5107		JZ	INITLR	
0747 DB13	WAITS	IN	DMCST	
2749 E608		ANI	8	
274B CA4707		JZ	_	; WAIT CFANNEL 3 FOP
674E C33467		JMP		GO FOR NEXT SECTOR
0751 21CA07	INITLR	LXI	H, FILTAB	3
0754 11690C		LXI	r.PGMAD+	73

AMC MACRO ASSEM 1.0	#031	AMC 95/6110 SINGLE DENSITY FDC V1.3
0757 CD9C07 075A DB18 WAITT	CALL IN	INIFIL ; FILL TRAILER 1ST HALF DMCST
075C E608 075E CA5A07	ANI JZ	8 WAITT ; WAIT CHANNEL 3 EOP
0761 21CA07	LXI	H.FILTAB
0764 11C60C	LXI	D.PGMAD+166
0767 CD9C07	CALL	INIFIL : FILL TRAILER 2ND HALF
076A C39A02	JMP	ISSUED ; WAIT TRACK INTERRUPT
076D 1EFC ININT 076F A3	MVI ANA	E, WRMSK ; INTERRUPT ON ENT TRACK
0770 C28C03	JNZ	PUTST2 ; TPACK ERROR
0773 3A070C	LDA	UNIT
0776 4F	MOV	C,A
2777 E603	ANI	3
2779 21010C	LXI	H, POSN
0770 35 077D 6F	A D D M O V	L L.A
077E 3E00	MVI	A, Ø
0780 3C	ADC	H
Ø781 67	MOV	H , A
0782 3A060C	LDA	TRACK
0785 3C	INR CPI	A ; ADVANCE TRACK
0786 FE4D 0788 CA8B03	JZ	PUTST3 ; END INITIALIZATION
678B 32660C	STA	TRACK
078E 77	MOV	M, A
078F 165A	MVI	D,STEP
0791 CD8702	CALL	ISSUE :STEP IN ONE TRACK
0794 E698 2796 C2FAC1	ANI JNZ	98H PUTST1 ; FAULT
e 190 CEFACI	J N Z I F	PUTST1 ; FAULT TYPE EQ 6120
	MOV	A,C
	ANI	8
	JΖ	INIADV : LOOP FOR NEXT TRACK
	MOV	A,C
	ANI XRI	ØFH ØCH
	OUT	DRSEL ; RE SELECT DOUBLE DENSITY
LINADV	LXI	H.DINTAB
	LXI	D,PGMAD
	CALL	INIFIL ; FORM DOUBLE TRACK MASK
	LDA	TRACK
	STA	PGMAD+162

```
AMC MACRO ASSEM 1.0
                         #032
                                  AMC 95/6110 SINGLE PENSITY FDC V1.3
                          MOV
                                    A,C
                          ANI
                                    4
                          RRC
                          {\tt RRC}
                                    PGMAD+163
                          STA
                                                      ;SIDE
                          OUT
                                   IMCLR
                                             ; RESET DMA
                                    H , PGMAD
                          LXI
                          MOV
                                    A,L
                          OUT
                                   DM2AD
                                             ;TRACK HEADER ADDRESS
                          MOV
                                    A,H
                          OUT
                                    DM2AD
                          MVI
                                    A,145
                          OUT
                                   DM2WC
                                             TRACK HEADER LENGTH
                          XRA
                          OUT
                                   DM2WC
                                   A,4AH
DMMDE
                          MVI
                          OUT
                                             ; MODE
                                    E,PGMAD+146
                          LXI
                                   A,L
DM3AD
                          MOV
                                             ;SECTOR BODY ADDRESS
                          \mathtt{OUT}
                          MOV
                                    A, H
                                   DM3AD
                          OUT
                                   A,113
DM3WC
                          MVI
                          OUT
                                             ;SECTOR BODY LENGTH
                          MVI
                                    A,1
                                    IM3WC
                          OUT
                          MVI
                                    A,5BH
                                    DMMDE
                                             :MODE
                          OUT
                          MVI
                                    A,4ØH
                          OUT
                                    DMCST
                                             ; COMMAND
                          MVI
                                    A,3
                                    IMMSK
                                             ; MASK CHANNELS 2-3 ON
                          OUT
                          SIM
                                    1 BH
                                   A, WRTRK
FDCST
                          MVI
                                             ;WRITE TRACK
                          OUT
                          LXI
                                    H, ININT
                          PUSH
                                             :INTERRUPT ADDRESS
                          ΕI
                                   D,-185
                          LXI
                 WAITD
                          ΙN
                                             ; WAIT TIL PAST SECTOR NUMBER
                          MOV
                                    L,A
                          ΙN
                                    DM3WC
                          MOV
                                    H,A
```

```
#033
                                   AMC 95/6110 SINGLE DENSITY FDC V1.3
AMC MACRO ASSEM 1.0
                           DAD
                                    \mathbf{D}
                                    WAITD
                           JC
                           LXI
                                    E,PGMAD+164
                                              ; ADVANCE SECTOR
                           INR
                                    Μ
                           MOV
                                    A.M
                           CPI
                                    27
                                    DNITLR : END TRACK
                           JΖ
                                    IMCST
                  WAITE
                           ΙN
                           ANI
                                    8
                                    WAITE
                                              :WAIT END SECTOR
                           JΖ
                           JMP
                                    WAITD
                 DNITLR
                                    H,DILTAB
                           LXI
                                    D.PGMAD+146
INIFIL ;FILL TRAILER 1ST HALF
                           LXI
                           CALL
                 WAITF
                                    DMCST
                           I٨
                           ANI
                                    WAITF
                           JΖ
                                              ; WAIT ENT SECTOR
                                    F, DILTAB
                           LXI
                                     D,PGMAD+331
                           LXI
                           CALL
                                     INIFIL ; FILL TRAILER 2ND HALF
                                    ISSUED ; WAIT FOR TRACK INTERRUPT
                           JMP
                           ELSE
0799 C3DF06
                           JMP
                                     INIADV ; LOOP FOR NEXT TRACK
                           ENDIF
                           FILL TRACK MASK SUBROUTINE
0790 4E
079D 23
079F 7E
079F 23
                                    C.M
                 INIFIL
                           MOV
                           INX
                                     H
                           MOV
                                     A.M
                                     P
                           INX
07A0 12
                  INILUP
                           STAX
                                     D
27A1 13
                           INX
                                     Ľ
07A2 0D
07A3 C2A007
                           DCR
                                     C
                                    INILUP
                           JNZ
07A6 7E
                           MOV
                                     A,M
07A7 B7
07A8 C29C07
07AB C9
                           ORA
                                     A
                           JNZ
                                     INIFIL
                           RET
07AC 28FF
27AE 0600
                           DB
                  INITAB
                                     40,0FFH
                                    6,0
1,0FCH
                           DB
@7B@ @1FC
                           DΒ
```

```
AMC MACRO ASSEM 1.0
                                #034
                                           AMC 95/6110 SINGLE DENSITY FDC V1.3
07B2 1AFF
07B4 0600
                                 DΒ
                                             26,0FFH
                                             6,0
                                 DB
07B6 01FE
                                 DΡ
                                             1,0FEH
27B8 0200
                                             2,0
                                 \mathtt{DB}
07BA 0101
07BC 0100
                                             1,1
                                 DВ
                                 DB
                                             1.0
07BE 01F7
                                 \Gamma B
                                             1.0F7H
07CØ ØFFF
07C2 0600
                                 \mathbb{D}\mathbb{B}
                                             11,0FFH
                                 DB
                                             6,0
07C4 01FB
                                 \Gamma B
                                             1.0FBH
2706 8ØE5
                                 DΒ
                                             128,ØE5H
0708 01F7
                                             1,0F7H
                                 DB
27CA 1BFF
07CC 42FF
                     FILTAB
                                 DΒ
                                             27,0FFH
                                 \mathbb{D}\mathbb{B}
                                             66,ØFFE
07CE 00
                                 \mathbb{D}\mathbb{B}
                                             TYPE EQ 6120
                                 ΙF
                      DINTAB
                                 DΒ
                                             80,4EE
                                             12,0
3,0F6H
                                 DB
                                 DB
                                 \Gamma B
                                             1.0FCE
                                 DB
                                             50,4EH
                                 DB
                                             12,0
                                 DB
                                             3,0F5H
                                             1,0FEH
                                 DB
                                             2,0
                                 \mathbb{D}\mathbb{B}
                                 DB
                                             2,1
                                 DΒ
                                             1,0F7E
                                             22,4EH
                                 DB
                                             12,0
                                 \mathbb{D}\mathbb{B}
                                             3,0F5H
1,0FBH
                                 DB
                                 DΒ
                                             128,40H
                                 DB
                                             128,40H
1,0F7H
                                 DF
                                 \mathbb{D}\mathbb{B}
                      DILTAL
                                             54,4EE
                                 \mathbf{D}\mathbf{B}
                                             131,4EH
                                 DB
                                 DB
                                 ENDIF
                      ;
                                 WORKING STORAGE
& C & &
                                 ORG
                                             RAMAD
                                 DS
                                                         :SECTOR LENGTH-1
ØCØØ
                      SECLEN
                                             1
```

AMC MACRO ASSEM	1.0	#035	AMC 95/8110 SINGLE DENSITY FDC V1.3
ece1	POSN	IS	4 ; IISK UNIT POSITIONS
@ C@ 5	SFCTOR	IS	1 ; REQUEST SECTOR
0C06	TRACK	DS	1 REQUEST TRACK
2C07	UNIT	IS	1 ; REQUEST UNIT (AMONG OTHER THINGS)
2C28	RECNT	DS	1 ; REIRY COUNT-1
0C09	RLTRY	I S	1 ; READ/WRITE RETRY
202A	SKTHY	DS	1 ;SEEK/HOME RETRY
6 C 6 B	JPTAB	DS	3 :JUMP TABLE(BITS 6-7 OF REQUEST)
2013	INTFLG	I S	1 :INTERRUPT FLAG
2C14	SECINC	DS	1 ;SECTOR INCREMENT
ØC15	IOCODE	ΓS	1 ; READ/WRITE CODE FOR SIDE VERIFY (6120 ONLY)
0°C16		I S	RAMAD+32-\$
5C50 =	STACK	FQU	\$;PROGRAM STACK
@C2@ =	PGMAD	EQU	\$:USER PROGRAM AREA
2F00 =	BUFF	ΕÇU	RAMAD+3*256 ; I/C BUFFER FOR BUFFERED COMMANDS
&C26		END	

the data (in sequence) from each of the mail-box registers. Multiple, concurrent disk unit operations cannot be performed. Depending on the command. the data from the other mail-box registers are used as operating parameters when the specified sequence of disk unit operations are performed. request is terminated by return of a status byte through the status register (R4), signifying completion, and (when errors occur) the error condition. The Command bit flip-flop is reset, waiting for the next command.

3-5. FIRMWARE INVOCATION

The firmware is initiated by a reset. It initially performs a confidence test before accepting commands. The confidence test initially writes a status byte of ØF to the status register R4 and subsequently clears each bit as the respective test completes successfully. The four tests, represented by status bits Ø-3 are: RAM, ROM, DMA, and 1771 At the conclusion of all four FDC. tests, one of two procedures occur: If any of the tests failed, the COMPLETE flag is set and the firmware enters the host command wait loop. If no errors occur, the firmware does a STATUS request on drive zero and returns the same result as if requested by the If the SID line is low, the firmware automatically reads one sector at single density from side Ø, track Ø, sector 1 of drive zero, into host memory address Ø and releases the host CPU to execute the content of sector.

3-6. SYSTEM BUS INTERFACE

The FDC interfaces with the host CPU through edge connector P1. Information is exchanged through the mail-box registers (R \emptyset -R4). The FDC board address is selectable and is established through setting switches SW1 through SW6. Five registers are selectable with the remaining two bits. R \emptyset through R3 are available coincident

with a write operation; R4 is available coincident with a read operation.

For example, if the port address is 7CH, the register addresses (coincident with an output instruction) are 7CH through 7FH for registers RØ through R4, respectively. The status register (R4) is addressed by 7FH (coincident with an input instruction). Registers R3 and R4 appear to have the same address. However, because R3 is associated with an output operation and R4 is associated with an input operation, no conflict is introduced.

3-7. MAIL-BOX REGISTERS

Registers RØ through R3 are written by the master CPU and read by the on-board CPU. R4 is written by the on-board CPU and read by the master CPU. Registers RØ, R1, and R2 are general purpose registers for parameter input. Register R3 is used as the command register. Register 4 is used as the status register.

Use of the mail-box registers is shown in table 3-2.

3-8. Unit Code

The Unit code is shown in figure 3-1.

Drive Select: specifies the disk drive

Side Select: specifies the side of a double-sided disk

Retries: enables or disables the automatic retry feature.

Data Transfer: specifies the mode in which data is transferred between the host CPU and the disk drive. When in direct mode (\emptyset), the DMA must initiate a bus request for each byte. When in buffered mode (1), 128 bytes are transferred from master memory to buffer memory with one DMA bus request,

TABLE 3-2. MAILBOX REGISTER FUNCTIONS.

Command	RO	R1	R2	R3	R4
HOME SETPAR STATUS CLRINT INIDSK	UNIT CODE UNIT CODE UNIT CODE - UNIT CODE	TRACK - - -	SECTOR - -	0 1 2 3 4	STATUS STATUS STATUS STATUS STATUS
INTUNT INTRK INTSEC READ	PAGE SEGMENT	- - - - MSB (DATA ADDR)	- - - - LSB (DATA ADDR)	5 6 7 4X	STATUS STATUS STATUS STATUS
WRITE EXECUTE	PAGE SEGMENT PAGE SEGMENT	MSB (DATA ADDR) MSB (PROGRAM ADDR)	LSB (DATA ADDR) LSB (PROGRAM ADDR)	8X CX	STATUS -

Note: The "-" symbol is used in this table as "don't care". In column R3, the commands are represented as "shorthand" hexadecimal values; see figure 3-2 for a description of the command code structure.




Figure 3-1. Unit Code.

then the data is transferred from buffer memory to disk; or 128 bytes of data are transferred from disk to buffer memory, then under a single DMA bus request transferred to master memory.

Interrupt: specifies whether the operation complete function will generate an INTERRUPT REQUEST on the MULTIBUS.

Interlace: specifies the sequence in which the sectors are selected when a multi-sector transfer is requested.

3-9. Track Select Code

The track select code specifies the floppy disk track to be accessed. Seven bits are used to specify a value from \emptyset to 76. Bit \emptyset is the least significant bit.

3-10. Sector Select Code

The sector select code specifies the starting sector in the selected track. Five bits are used to specify a value from 1 through 26. Bit Ø is the least significant bit.

3-11. Command Code

The command code specifies the command to be performed. This consists of a one-byte value. The value is listed in table 3-2. The READ and WRITE commands contain additional information to specify a sector count for the data transfer. The EXECUTE command contains additional information to specify a memory block count (64-byte blocks).

Figure 3-2 illustrates the construction of the command code.

3-12. Page Segment Code

The page segment code specifies the memory segment to be used for a data

tranfer. The code extends the memory address from 16 bits to 20 bits. Page code values may be from $\emptyset\emptyset$ to FFH. The derivation of a 20-bit DMA address is illustrated in figure 3-3.

3-13. MSB Data Address Code

The MSB data address code is an 8-bit value representing the high-order byte of the main memory address where the first byte of data to be transferred is located. This is applicable to the READ and WRITE commands.

3-14. LSB Data Address Code

This is also an 8-bit value to be used as the low-order byte of the data address.

3-15. MSB Program Address

This is an 8-bit code similar to the MSB data address code. Together with the LSB program address code it represents the first byte of data in master memory to be transferred to the on-board memory for execution by the on-board CPU.

3-16. LSB Program Address

This is an 8-bit value used as the low-order byte of the program address. This address is applicable to the EX-ECUTE command.

3-17. Status Byte

The status byte is returned to register R4 upon completion of an operation. This mail-box register may be read by the host CPU. The format of the status byte is illustrated in figure 3-4. When a command does not use a particular bit of the status byte, a zero is returned at that bit position.

BASIC COMMANDS 76543210 ØØØØønnn	nnn command HOME 1 SET PARAMETERS 2 STATUS 3 CLRINT 4 INIDSK 5 INTUNT 6 INTRK 7 INTSEC
READ COMMAND 76543210 01ssssss	ssssss = sector count -1, from Ø through 63 to specify from 1 through 64 sectors, respectively.
WRITE COMMAND 7 6 5 4 3 2 1 Ø 1 Ø s s s s s	ssssss = sector count -1 as defined for read.
EXECUTE COMMAND 7 6 5 4 3 2 1 Ø 1 1 b b b b b b	bbbbbb = count of 64-byte blocks of memory -1, from Ø through 63 to specify from 1 through 4096 (64 x 64) bytes, respect- ively.

Figure 3-2. Command Codes.

3-18. COMMAND DESCRIPTIONS	Processing:	The head restore func- tion is performed by the selected drive.
3-19. HOME COMMAND		The restore is retried according to the retry
This command positions the read/write head of a selected drive unit over track zero.		bit (unit code bit 4) until successful.
Cluck Zelo.	Returns:	The operation status is
Call Sequence: RØ Unit code R1 not used R2 not used R3 Ø		placed in R4. If bit-6 of the unit code was set, an interrupt is generated.





Figure 3-3. Page Segment Code.



Note: Bits \emptyset -1 and 2-4 represent mutually exclusive operations, i.e., if a seek error occurs, no subsequent read/write operations take place. Therefore, a combination of bits from the two groups is used to diagnose common faults. Bits \emptyset and 2 represent an illegal operation, and bits 1 and 2 represent a time out on device busy or lost interrupt. Bit 3 is interpreted as a data error if bit 4 is zero; otherwise, it is an address error.

Figure 3-4. Status Byte.

3-20. SET PARAMETERS COMMAND

This command sets the device address information for a subsequent READ or WRITE operation.

Call Sequence: RØ Unit Code

> R1 Track Select Code R2 Sector Select Code

R3 1

Processing:

The parameters stored for later use; the unit is selected.

Returns:

R4 contains a value of 80H. If bit-6 of the unit code was set, an interrupt will

generated.

3-21. STATUS COMMAND

This command causes R4 to be loaded with the selected device status.

Call Sequence:

RØ Unit Code not used R1 R2 not used

R3 2

Processing:

The designated drive unit is selected and its status read into

R4.

Returns:

R4 contains status bits 4-7. The other bits are undefined. bit-6 of the unit code was set, an interrupt will be generated.

3-22. CLEAR INTERRUPT COMMAND

This command clears the interrupt latch set at the completion of a previous operation.

Call Format:

RØ not used R1 not used R2 not used

R3 3

Processing:

The interrupt latch is

cleared.

Returns:

R4 contains a value of

80H.

3-23. INITIALIZE DISK COMMAND

This command writes track and sector address information to all tracks and The data areas are written sectors. with a hexadecimal E5 code; the bit pattern of E5H is 11100101.

Call Format:

RØ Unit Code R 1 not used R2 not used

R3 4

Processing:

The disk unit is homed and all sectors are written with initialize information (E5H) permit normal use of the disk. The format is IBM 3740, 128 bytes per sector, single sided, single density. Completion of this operation leaves the read/write head position over track 76.

Returns:

R4 contains the status byte. If bit-6 of the unit code was set, an interrupt will be gen-

erated.

3-24. INTERROGATE UNIT COMMAND

This command returns unit information for the currently selected disk.

Call Format:

RØ not used

R1 not used

R2 not used

R3 5

Processing: The unit code, except

for the interlace bit, is returned to the user, and a clear interrupt is

performed.

Returns:

R4 contains the unit code, except for bit-7, which is used for the status bit-7 function (operation complete).

3-25. INTERROGATE TRACK COMMAND

This command returns the track select code previously requested or as updated by the intervening I/O.

Call Format: RØ not used

R1 not used R2 not used

R3 6

Processing:

The track code currently existing in the controller is returned to the user. This value, together with the Current Sector code, can be used, when an eror condition occurs, to determine the track and sector in error. A clear interrupt operation is also performed.

Returns:

R4 contains the track code in bits \emptyset -6 and the operation-complete status bit in bit-7.

3-26. INTERROGATE SECTOR COMMAND

This command returns the sector select code previously requested or as updated by the intervening I/0.

Call Format: RØ not used

R1 not used R2 not used

R3 7

Processing:

The sector code currently existing in the controller is returned to the user. This value, together with the current track code, may be used when an error condition occurs, to determine the track and sector in error. A clear interrupt operation is also performed.

Returns:

R4 contains the sector code in bits Ø-4, bits 5 and 6 have values of zero, and bit 7 has a value of 1.

3-27. READ COMMAND

This command reads from 1 to 64 consecutive sectors beginning at the previously selected unit, track, and sector. The command is normally preceded by a SET PARAMETER command. However, when the prior values are known to be correct, the SET PARAMETERS command is not required.

Call Format: RØ Page Segment

R1 Data Address MSB R2 Data Address LSB R3 Command Code (4X) (figure 3-2)

Processing:

One through 64 consecutive sectors can be read into the host address. either directly or buffered sector depending on the unit code, bit 4. The head location is automatically incremented to the next sector/track address. If end of disk occurs during the transfer, the transfer is prematurely terminated with no indication. other than loss of data.

If an unrecoverable error occurs, operations are prematurely minated with an error status. The value x in the command code is six 0-63 rewhere present the number of sectors to be read (1-64). Internally, the host memory address page is shifted 12 bits and added to the R1-R2 address to determine the host absolute address. During the transfer, the host address is advanced by sector length but the page is not. Therefore, an offset wraparound may occur if the number of sectors times sector length plus offset address exceeds 16 bit capacity. The host must determine when this will occur and issue multiple commands to update the page as necessary.

Returns:

R4 contains the status byte. If bit-6 of the unit code was set, an interrupt will be generated.

3-28. WRITE COMMAND

This command writes from one to sixty-four consecutive sectors beginning at the previously stored unit, track, and sector. The command is normally preceded by a SET PARAMETER command to designate unit, track, and sector. However, when the prior values are known to be correct, the SET PARAMETERS command is not required.

Call Format: RØ Page Segment

R1 Data Address MSB

R2 Data Address LSB

R3 Command Code (8X)

(figure 3-2)

Processing:

One through sixty-four consecutive sectors can be written from the host memory address, either directly or sector buffered depending on the unit code bit 4. End of disk, error considerations, and addressing considerations are the same as READ.

3-29. EXECUTE PROGRAM COMMAND

This command can transfer from 64 to 4096 bytes of program code from a host memory address to the 6110 RAM, starting address of ØC2ØH and begin execution at this same address. However. the standard 6110 RAM capacity is 1024 Since the starting address in bvtes. RAM is ØC2ØH and ending at 1000H, the usable capacity is 992 bytes. Also, since transfers are made in 64 byte groups, 15 groups would comprise 960 To use the full capability of bytes. the command, the off board RAM extension memory capability would have to be employed.

Call Format:

RØ Page Segment

R1 Program Address MSB

R2 Program Address LSB

R3 Command Code (CX) (figure 3-2)

Processing:

One through 64 blocks of 64 bytes of program data are transferred from the host memory to the 6110 RAM and executed. This function is used to execute controller programs that are located in the 6110 ROM. The controller firmware uses addresses OFOO-OFFF as a sector buffer during buffered I/O transfers. The value x in the command is 6 bits Ø-63 representing 1-64 blocks

of 64 bytes. A user program may be terminated by transferring to the firmware location a 39 hexadecimal (the normal command loop). The program stack, on entry to the user program, is 10 bytes in length and empty. It should be left empty on return to location 39. The user program must provide any R4 response required by the host following the completion of transfer and start of execution.

Return:

No return code is provided. One may be provided by the user program.

3-30. FIRMWARE INSTRUCTIONS

Table 3-2 is a listing of the Am95/6110 firmware instructions stored in the FDC board E-PROMs. Included with the listing are appropriate comments.

3-31. PROGRAMMING INTRODUCTION

The previous paragraphs describe the firmware that is installed in the standard Am95/6110 board and how each command is implemented. Included on the FDC board are programmable devices that are controlled by the firmware. When and if the factory supplied firmware is modified, the user must realize the interrelationships to these programmable chips. Therefore, the following paragraphs provide operation and programming information to aid user understanding of these devices. When greater detailed descriptions are required, consult the data sheet for the specific device. The programmable devices on the AMC Am9085 CPU. 95/6110 FDC board are: Am9517 DMA, and FD 1771 FDC.

3-32. Am9085A MICROCOMPUTER

The Am9085A is an 8-bit general-purpose microcomputer capable of accessing up to 64K bytes of memory and executing code byte-by-byte. The code executed by the Am9085 resides in the FDC on board E-PROMs, memory locations The CPU chip is con-ØØØØ-ØBFF. trolled exclusively by the firmware and the system CPU does not have access to control this device. Because of the complexity of the Am9085 and the various ways it can be used, and because many books and descriptions are currently in publication, it would be redundant to repeat that data here. detailed information on the Am9085A CPU chip is required, consult the Am9080 However, table 3-3, user's manual. Am9085A Instruction Set, is provided for user convenience.

3-33. MULTIMODE DIRECT MEMORY ACCESS (DMA) CONTROLLER Am9517A

The Am9517 DMA controller provides the FDC board with the capability to transfer data to/from the FDC board and main memory and to route data on the board using four separate channels. The data channels can be programmed to perform single transfer mode or block transfer mode.

3-34. SINGLE TRANSFER MODE

When in the single transfer mode, the Am9517 is programmed to make a single byte transfer. The word count is decremented/incremented following each transfer. A terminal count (TC), reached when the word count is zero, causes an autoinitialize when the channel is so programmed.

3-35. BLOCK TRANSFER MODE

When using the block transfer mode, the Am9517 is programmed to continue making

TABLE 3-3. Am9085 Instruction Set.

40	Hex	Mnemonic	Hex	Mnemonic	Hex	Mnemonic	Hex	Mnemonic	Function
42	40				1	MOV M,B	1A	LDAX D	DATA
43	1								
44							1		
45	1				1	i '	1		TRANSFER
46	1								
47					l .		1		
48 MOV C,B 60 MOV H,B 79 MOV A,C LXI H 49 MOV C,C 61 MOV H,C 7A MOV A,D 21 LXI H 4A MOV C,C 61 MOV H,D 7B MOV A,B 31 LXI SP 4B MOV C,E 63 MOV H,F 7C MOV A,H F9 SPHL 4C MOV C,H 64 MOV H,H 7D MOV A,H F9 SPHL 4D MOV C,L 65 MOV H,H 7D MOV A,H E3 XTHL 4D MOV C,L 65 MOV H,A 7F MOV A,M EB XCHG 4E MOV C,A 67 MOV H,A 06 MVI B DB IN 50 MOV D,B 68 MOV L,B 06 MVI B DB IN 51 MOV D,D 6A MOV L,B 26 MVI H F5 PUSH PSW 52 MOV D,B							1		
49							01	LXI B	
4A MOV C,D 62 MOV H,D 7B MOV A,E 31 LXI SP 4B MOV C,E 63 MOV H,E 7C MOV A,H F9 SPHL 4C MOV C,H 64 MOV H,H 7D MOV A,H E3 XTHL 4D MOV C,H 65 MOV H,H 7D MOV A,M EB XCHG 4E MOV C,A 65 MOV H,A 06 MVI B DB IN 50 MOV D,B 68 MOV L,B 06 MVI B DB IN 50 MOV D,B 68 MOV L,C 16 MVI D D5 PUSH B D 51 MOV D,D 69 MOV L,C 16 MVI D D5 PUSH B D 52 MOV D,D 68 MOV L,E 26 MVI H F5 PUSH PSW 54 MOV D,H 6C MOV L,L 36 MVI	1					MOV A,C	04	1.71	
4B MOV C,E 63 MOV H,E 7C MOV A,H F9 SPHL 4C MOV C,H 64 MOV H,H 7D MOV A,L E3 XTHL 4D MOV C,L 65 MOV H,L 7E MOV A,M E8 XCHG 4E MOV C,M 66 MOV H,A 7F MOV A,A D3 OUT 4F MOV C,A 67 MOV H,A 06 MVI B DB IN 50 MOV D,B 68 MOV L,B 0E MVI C C5 PUSH B 51 MOV D,C 69 MOV L,C 16 MVI D D5 PUSH D 52 MOV D,D 6A MOV L,D 1E MVI H F5 PUSH PSW 54 MOV D,H 6C MOV L,L 3E MVI H F5 PUSH PSW 54 MOV D,L 6D MOV L,M 3E MVI M D1 POP D D 55 MOV D,A 6	1								
4C MOV C,H 64 MOV H,H 7D MOV A,L E3 XTHL 4D MOV C,L 65 MOV H,L 7E MOV A,M EB XCHG 4E MOV C,M 66 MOV H,A 7F MOV A,A D3 OUT 4F MOV C,A 67 MOV H,A 06 MVI B DB IN 50 MOV D,B 68 MOV L,C 16 MVI D D5 PUSH B 51 MOV D,C 69 MOV L,C 16 MVI D D5 PUSH B 52 MOV D,D 6A MOV L,E 26 MVI H F5 PUSH PSW 54 MOV D,L 6B MOV L,H 2E MVI H F5 PUSH PSW 54 MOV D,L 6D MOV L,H 3E MVI M D1 POP D B 55 MOV D,A 6F MOV L,A 36 MVI M D1 POP D D 56 MOV D,A<									
4D MOV C,L 65 MOV H,L 7E MOV A,M EB XCHG 4E MOV C,M 66 MOV H,M 7F MOV A,A D3 OUT 4F MOV C,A 67 MOV H,A 06 MVI B DB IN 50 MOV D,B 68 MOV L,B 0E MVI C C5 PUSH B 51 MOV D,C 69 MOV L,C 16 MVI D D5 PUSH B 51 MOV D,D 6A MOV,L,D 1E MVI D D5 PUSH D 52 MOV D,D 6A MOV,L,D 1E MVI E E5 PUSH PSW 53 MOV D,E 6B MOV L,E 26 MVI M D1 POP D D 55 MOV D,L 6C MOV L,M 3E MVI A E1 POP D D 56 MOV D,A 6F MOV L,A 0A LDAX B F1 POP D PSW 80							1		
4E MOV C,M 66 MOV H,M 7F MOV A,A D3 OUT 4F MOV C,A 67 MOV H,A 06 MVI B DB IN 50 MOV D,B 68 MOV L,B 0E MVI D D5 PUSH B 51 MOV D,C 69 MOV L,C 16 MVI D D5 PUSH D 52 MOV D,D 6A MOV,L,D 1E MVI E E5 PUSH PSW 54 MOV D,H 6C MOV L,L 26 MVI H F5 PUSH PSW 54 MOV D,L 6D MOV L,L 36 MVI M D1 POP B 55 MOV D,A 6F MOV L,A 36 MVI M D1 POP D D 56 MOV D,A 6F MOV L,A 36 MVI M D1 POP D POP D 57 MOV D,A 6F MOV L,A 36 MVI M D1 POP D POP D 80<	1								
4F MOV C,A 67 MOV H,A 06 MVI B DB IN 50 MOV D,B 68 MOV L,B 0E MVI C C5 PUSH B 51 MOV D,C 69 MOV L,C 16 MVI D D5 PUSH D 52 MOV D,D 6A MOV L,D 1E MVI E E5 PUSH H 53 MOV D,E 6B MOV L,E 26 MVI H F5 PUSH PSW 54 MOV D,H 6C MOV L,H 2E MVI L C1 POP B 55 MOV D,A 6D MOV L,H 36 MVI M D1 POP D 56 MOV D,A 6F MOV L,A 36 MVI M D1 POP D 57 MOV D,A 6F MOV L,A 0A LDAX B F1 POP D 80 ADD B C6 ADI 9E SBB M 3C INR A 81 ADD C CE									
50 MOV D,B 68 MOV L,B 0E MVI C C5 PUSH B 51 MOV D,C 69 MOV L,C 16 MVI D D5 PUSH D 52 MOV D,D 6A MOV,LD 1E MVI E E5 PUSH H 53 MOV D,E 6B MOV L,E 26 MVI H F5 PUSH PSW 54 MOV D,H 6C MOV L,H 2E MVI L C1 POP B 55 MOV D,L 6D MOV L,H 36 MVI M D1 POP D 56 MOV D,A 6F MOV L,A 0A LDAX B F1 POP H 57 MOV D,A 6F MOV L,A 0A LDAX B F1 POP PSW 80 ADD B C6 ADI 9E SBB M 3C INR A ARITHMETIC 81 ADD C CE ACI 9F SBB M 3C INR A ARITHMETIC 82							1		
51 MOV D,C 69 MOV L,C 16 MVI D D5 PUSH D 52 MOV D,D 6A MOV, L,D 1E MVI E E5 PUSH H 53 MOV D,E 6B MOV L,E 26 MVI H F5 PUSH PSW 54 MOV D,H 6C MOV L,L 36 MVI M D1 POP B 55 MOV D,M 6E MOV L,L 36 MVI M D1 POP D 56 MOV D,A 6F MOV L,A 0A LDAX B F1 POP PSW 80 ADD B C6 ADI 9E SBB M 3C INR A ARITHMETIC 81 ADD C CE ACI 9F SBB A 03 INX B BINX B 82 ADD D 90 SUB B D6 SUI 13 INX D INX B B B B B SB INX B B B B B B B B <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td>							1		
52 MOV D,D 6A MOV, L,D 1E MVI E E5 PUSH H 53 MOV D,E 6B MOV L,E 26 MVI H F5 PUSH PSW 54 MOV D,H 6C MOV L,H 2E MVI L C1 POP B 55 MOV D,L 6D MOV L,L 36 MVI M D1 POP D 56 MOV D,A 6E MOV L,A 3E MVI A E1 POP H 57 MOV D,A 6F MOV L,A 0A LDAX B F1 POP PSW 80 ADD B C6 ADI 9E SBB M 3C INR A ARITHMETIC 81 ADD C CE ACI 9F SBB A 03 INX B 82 ADD D 90 SUB B D6 SUI 13 INX D 83 ADD E 91 SUB C DE SBI 23 INX H 84 ADD L 93 <t< td=""><td></td><td></td><td></td><td></td><td></td><td>l .</td><td></td><td></td><td></td></t<>						l .			
53 MOV D,E 6B MOV L,E 26 MVI H F5 PUSH PSW 54 MOV D,H 6C MOV L,H 2E MVI L C1 POP B 55 MOV D,L 6D MOV L,L 36 MVI M D1 POP D 56 MOV D,M 6E MOV L,M 3E MVI A E1 POP H 57 MOV D,A 6F MOV L,A 0A LDAX B F1 POP PSW 80 ADD B C6 ADI 9E SBB M 3C INR A ARITHMETIC 81 ADD C CE ACI 9F SBB A 03 INX B 82 ADD D 90 SUB B D6 SUI 13 INX D 83 ADD E 91 SUB C DE SBI 23 INX H 84 ADD H 92 SUB D 09 DAD B 33 INX SP 85 ADD M 94 SUB									
54 MOV D,H 6C MOV L,H 2E MVI L C1 POP B B 55 MOV D,L 6D MOV L,L 36 MVI M D1 POP D D 56 MOV D,M 6E MOV L,M 3E MVI A E1 POP H POP PSW 80 ADD B C6 ADI 9E SBB M 3C INR A ARITHMETIC 81 ADD C CE ACI 9F SBB A 03 INX B ARITHMETIC 81 ADD D 90 SUB B D6 SUI 13 INX D	53		6B		26	MVI H	F5		
56 MOV D,M 6E MOV L,M 3E MVI A E1 POP H POP PSW 80 ADD B C6 ADI 9E SBB M 3C INR A ARITHMETIC 81 ADD C CE ACI 9F SBB A 03 INX B ARITHMETIC 81 ADD C CE ACI 9F SBB A 03 INX B ARITHMETIC 81 ADD C CE ACI 9F SBB A 03 INX B ARITHMETIC 81 ADD D 90 SUB B D6 SUI 13 INX D INX D INX H INX D INX B INX H INX D INX B INX D INX D<	54	MOV D,H	6C	MOV L,H	2E	MVI L	C1		
57 MOV D,A 6F MOV L,A 0A LDAX B F1 POP PSW 80 ADD B C6 ADI 9E SBB M 3C INR A ARITHMETIC 81 ADD C CE ACI 9F SBB M 3C INR A ARITHMETIC 81 ADD C CE ACI 9F SBB M 3C INR A ARITHMETIC 81 ADD C CE ACI 9F SBB M 3C INR A ARITHMETIC 82 ADD D 90 SUB B D6 SUI 13 INX D INX D INX H INX H BR 23 INX H H 24 INX B B 23 INX H H 26 ADC B 33 INX SP BDCR B B 35 DCR B BDCR B BB BB BB BB	I I	MOV D,L		MOV L,L	36	MVI M	D1	POP D	
80 ADD B C6 ADI 9E SBB M 3C INR A ARITHMETIC 81 ADD C CE ACI 9F SBB A 03 INX B ARITHMETIC 82 ADD D 90 SUB B D6 SUI 13 INX D INX H B B B B B SUI 13 INX D B B B B B SUI 13 INX D B B B B B B D					l				
81 ADD C CE ACI 9F SBB A 03 INX B 82 ADD D 90 SUB B D6 SUI 13 INX D 83 ADD E 91 SUB C DE SBI 23 INX H 84 ADD H 92 SUB D 09 DAD B 33 INX SP 85 ADD L 93 SUB E 19 DAD D 05 DCR B 86 ADD M 94 SUB H 29 DAD H 0D DCR C 87 ADD A 95 SUB L 39 DAD SP 15 DCR D 88 ADC B 96 SUB M 27 DAA 1D DCR E 89 ADC C 97 SUB A 04 INR B 25 DCR H 8A ADC D 98 SBB B 0C INR C 2D DCR L 8B ADC H 9A SBB D 1C INR B	57	MOV D,A	6F	MOV L,A	0A	LDAX B	F1	POP PSW	
82 ADD D 90 SUB B D6 SUI 13 INX D 83 ADD E 91 SUB C DE SBI 23 INX H 84 ADD H 92 SUB D 09 DAD B 33 INX SP 85 ADD L 93 SUB E 19 DAD D 05 DCR B 86 ADD M 94 SUB H 29 DAD H 0D DCR C 87 ADD A 95 SUB L 39 DAD SP 15 DCR D 88 ADC B 96 SUB M 27 DAA 1D DCR E 89 ADC C 97 SUB A 04 INR B 25 DCR H 8A ADC D 98 SBB B OC INR C 2D DCR L 8B ADC E 99 SBB C 14 INR D 35 DCR M 8C ADC H 9A SBB D 1C INR E 30 DCR A 8D ADC L 9B SBB H 2C <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>ARITHMETIC</td></t<>									ARITHMETIC
83 ADD E 91 SUB C DE SBI 23 INX H 84 ADD H 92 SUB D 09 DAD B 33 INX SP 85 ADD L 93 SUB E 19 DAD D 05 DCR B 86 ADD M 94 SUB H 29 DAD H 0D DCR C 87 ADD A 95 SUB L 39 DAD SP 15 DCR D 88 ADC B 96 SUB M 27 DAA 1D DCR E 89 ADC C 97 SUB A 04 INR B 25 DCR H 8A ADC D 98 SBB B 0C INR C 2D DCR L 8B ADC E 99 SBB C 14 INR D 35 DCR M 8C ADC H 9A SBB D 1C INR E 30 DCR A 8D ADC L 9B SBB E 24 INR H 0B DCX B 8E ADC A 9D SBB L 34]		l				
84 ADD H 92 SUB D 09 DAD B 33 INX SP 85 ADD L 93 SUB E 19 DAD D 05 DCR B 86 ADD M 94 SUB H 29 DAD H 0D DCR C 87 ADD A 95 SUB L 39 DAD SP 15 DCR D 88 ADC B 96 SUB M 27 DAA 1D DCR E 89 ADC C 97 SUB A 04 INR B 25 DCR H 8A ADC D 98 SBB B 0C INR C 2D DCR L 8B ADC E 99 SBB C 14 INR D 35 DCR M 8C ADC H 9A SBB D 1C INR E 30 DCR A 8D ADC L 9B SBB E 24 INR H 0B DCX B 8E ADC A 9D SBB L 34 INR M 2B DCX H					1				
85 ADD L 93 SUB E 19 DAD D 05 DCR B 86 ADD M 94 SUB H 29 DAD H 0D DCR C 87 ADD A 95 SUB L 39 DAD SP 15 DCR D 88 ADC B 96 SUB M 27 DAA 1D DCR E 89 ADC C 97 SUB A 04 INR B 25 DCR H 8A ADC D 98 SBB B 0C INR C 2D DCR L 8B ADC E 99 SBB C 14 INR D 35 DCR M 8C ADC H 9A SBB D 1C INR E 30 DCR A 8D ADC L 9B SBB E 24 INR H 0B DCX B 8E ADC M 9C SBB H 2C INR L 1B DCX D 8F ADC A 9D SBB L 34 INR M 2B DCX H			1	}					
86 ADD M 94 SUB H 29 DAD H 0D DCR C 87 ADD A 95 SUB L 39 DAD SP 15 DCR D 88 ADC B 96 SUB M 27 DAA 1D DCR E 89 ADC C 97 SUB A 04 INR B 25 DCR H 8A ADC D 98 SBB B OC INR C 2D DCR L 8B ADC E 99 SBB C 14 INR D 35 DCR M 8C ADC H 9A SBB D 1C INR E 30 DCR A 8D ADC L 9B SBB E 24 INR H 0B DCX B 8E ADC M 9C SBB H 2C INR L 1B DCX D 8F ADC A 9D SBB L 34 INR M 2B DCX H			ı				1		
87 ADD A 95 SUB L 39 DAD SP 15 DCR D 88 ADC B 96 SUB M 27 DAA 1D DCR E 89 ADC C 97 SUB A 04 INR B 25 DCR H 8A ADC D 98 SBB B OC INR C 2D DCR L 8B ADC E 99 SBB C 14 INR D 35 DCR M 8C ADC H 9A SBB D 1C INR E 30 DCR A 8D ADC L 9B SBB E 24 INR H 0B DCX B 8E ADC M 9C SBB H 2C INR L 1B DCX D 8F ADC A 9D SBB L 34 INR M 2B DCX H								1	
88 ADC B 96 SUB M 27 DAA 1D DCR E 89 ADC C 97 SUB A 04 INR B 25 DCR H 8A ADC D 98 SBB B 0C INR C 2D DCR L 8B ADC E 99 SBB C 14 INR D 35 DCR M 8C ADC H 9A SBB D 1C INR E 30 DCR A 8D ADC L 9B SBB E 24 INR H 0B DCX B 8E ADC M 9C SBB H 2C INR L 1B DCX D 8F ADC A 9D SBB L 34 INR M 2B DCX H							1		
89 ADC C 97 SUB A 04 INR B 25 DCR H 8A ADC D 98 SBB B 0C INR C 2D DCR L 8B ADC E 99 SBB C 14 INR D 35 DCR M 8C ADC H 9A SBB D 1C INR E 30 DCR A 8D ADC L 9B SBB E 24 INR H 0B DCX B 8E ADC M 9C SBB H 2C INR L 1B DCX D 8F ADC A 9D SBB L 34 INR M 2B DCX H			ı				1		
8A ADC D 98 SBB B OC INR C 2D DCR L 8B ADC E 99 SBB C 14 INR D 35 DCR M 8C ADC H 9A SBB D 1C INR E 30 DCR A 8D ADC L 9B SBB E 24 INR H 0B DCX B 8E ADC M 9C SBB H 2C INR L 1B DCX D 8F ADC A 9D SBB L 34 INR M 2B DCX H									
8B ADC E 99 SBB C 14 INR D 35 DCR M 8C ADC H 9A SBB D 1C INR E 30 DCR A 8D ADC L 9B SBB E 24 INR H 0B DCX B 8E ADC M 9C SBB H 2C INR L 1B DCX D 8F ADC A 9D SBB L 34 INR M 2B DCX H									
8C ADC H 9A SBB D 1C INR E 30 DCR A 8D ADC L 9B SBB E 24 INR H 0B DCX B 8E ADC M 9C SBB H 2C INR L 1B DCX D 8F ADC A 9D SBB L 34 INR M 2B DCX H					1				
8D ADC L 9B SBB E 24 INR H 0B DCX B 8E ADC M 9C SBB H 2C INR L 1B DCX D 8F ADC A 9D SBB L 34 INR M 2B DCX H			ı						
8E ADC M 9C SBB H 2C INR L 1B DCX D 8F ADC A 9D SBB L 34 INR M 2B DCX H							1		
8F ADC A 9D SBB L 34 INR M 2B DCX H							l		
				-	- '	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	3B	DCX SP	

TABLE 3-3. Am9085 Instruction Set. (Cont.)

Hex	Mnemonic	Hex	Mnemonic	Hex	Mnemonic	Hex	Mnemonic	Function
A0 A1 A2 A3 A4 A5 A6 A7 E6 A8	ANA B ANA C ANA D ANA E ANA H ANA L ANA M ANA A ANI XRA B	A9 AA AB AC AD AE AF EE B0 B1	XRA C XRA D XRA E XRA H XRA L XRA M XRA A XRI ORA B ORA C	B2 B3 B4 B5 B6 B7 F6 BB B9	ORA D ORA E ORA H ORA L ORA M ORA A ORI CMP B CMP C CMP D	BB BC BD BE BF FE 07 0F 17 1F 2F	CMP E CMP H CMP L CMP A CPI RLC RRC RAL RAR CMA	LOGICAL
C3 C2 CA D2 DA E2 EA F2 FA	JMP JNZ JZ JNC JC JPO JPE JP	E9 C7 CF D7 DF E7 EF F7	PCW L RST 0 RST 1 RST 2 RST 3 RST 4 RST 5 RST 6 RST 7	CD C4 CC DA DC E4 EC F4	CAL L CNZ CZ CNC CC CC CPO CPE CP CN	C9 C0 C8 D0 D8 E0 E8 F0 F8	RET RNZ RZ RNC RC RPO RPE RP RM	BRANCHING
00 76	NOP HLT	F3 FB	DI EI	37	STC	3F	СМС	CONTROL

transfers upon activation of the DREQ signal until a terminal count, caused by the word count going to zero, or an external end of process signal.

3-36. ADDRESSING

The Am9517 DMA controller uses 16 consecutive addresses (1 \emptyset H through 1FH) for reading and writing to the twelve internal registers. The port addresses and their functions are listed in table 3-4.

3-37. REGISTERS

The Am9517 DMA controller's twelve addressable registers are listed in table 3-5. These register addresses are listed in table 3-4 and their functions are described in the following paragraphs.

3-38. Command Register

This 8-bit register controls the operation of the Am9517. It is programmed by the Am9085 and is cleared by Reset. The port address of the command register is 18H and IOW active. The function of each command bit is illustrated in figure 3-5.

3-39. Mode Register

Each of the four channels has its own 6-bit mode register. When the Am9085 is writing into this register, bits \emptyset and 1 determine which channel mode register is to be written. The port address of the mode registers is 1BH and IOW active. The bit assignment and definition are shown in figure 3-6.

TABLE 3-4. DMA (Am9517) I/O PORT ADDRESSES.

I/O Port	Input Function (IOW)	Output Function (IOR)
100	Channel Ø Address	
11	Channel Ø Word Count	
12	Channel 1 Address	
13	Channel 1 Word Count	
14	Channel 2 Address	
15	Channel 2 Word Count	
16	Channel 3 Address	
17	Channel 3 Word Count	
18	STATUS REGISTER	Command Register
19	Not used	Request Register
1 A	Not used	SET/RESET
1B	Not used	MODE REGISTER
1C	Not used	CLEAR FIRST/LAST FLIP-FLOP
1D	Temporary Register	MASTER CLEAR
1E	Not used	Not used
1F	Not used	MASK REGISTER FOUR BITS

TABLE 3-5. Am9517 INTERNAL REGISTERS.

Name	Size	Number
Base Address Registers Base Word Count Registers Current Address Registers Current Word Count Registers Temporary Address Register Temporary Word Count Register Status Register Command Register Temporary Register Mode Registers	16 bits 16 bits 16 bits 16 bits 16 bits 16 bits 8 bits 8 bits 8 bits 6 bits	1 1 1 1 1 1
Mask Register Request Register	4 bits 4 bits	1

3-40. Request Register

The Am9517 can respond to requests for DMA service which are initiated by software as well as by a DREQ. Each channel has a request bit associated with it in the four bit register. Each register bit is set or reset separately under software control or as cleared on generation of a terminal count or end of process. The port address of the request register is 19H and IOR active.

To set or reset a bit, the software loads the proper form of the data word, shown in figure 3-7.

3-41. Mask Register

Each channel has associated with it a mask bit which can be set to disable the incomming DREQ. Each mask bit sets when its associated channel produces an end of process and the channel is not programmed for autoinitialization.




Figure 3-5. Am9517 Command Register.

Each bit of the four bit mask register can be set or cleared separately under software control.

The entire register is set by Reset, which disables all DMA requests until a clear mask register instruction allows them to occur. The port address to set individual bits is 1AH with IOR active and when all four bits are written with a single command, address port IFH and IOW active. The bit configuration and definitions are shown in figure 3-8.

3-42. Status Register

The status register contents are available to be read out by addressing port 18 and activating IOR. It contains the

device status which includes the channels that have reached a tunnel count and which channels have pending DMA requests. Bits 0-3 are set each time a terminal count is reached by the appropriate channel. These bits are cleared upon Reset and on each Status Read. Bits 4-7 are set when the corresponding channel request services. Figure 3-9 shows the bit configuration of the Status Register.

3-43. Temporary Register

The temporary register resides at address port 1D and holds data during memory-to-memory transfers. When the transfer is complete, the last word moved can be read by the microproces-




Figure 3-6. Am9517 Mode Register Bit Assignments.




Figure 3-7. Am9517 Request Register.




Figure 3-8. Am9517 Mask Register.

sor. This register always contains the last byte transferred in the previous memory-to-memory operation, unless cleared by a Reset.

3-44. SOFTWARE COMMANDS

There are two additional software commands that can be executed on the Am9517 that do not depend on any specific bit pattern on the data bus. These two commands are described in the following paragraphs and the address codes are shown in table 3-6.

3-45. Clear First/Last Flip/Flop

This command is executed prior to writing or reading new address or word count information to the Am9517. This initializes the flip/flop to a known state so that subsequent accesses to register contents by the microprocessor will address upper and lower bytes in the correct sequence.

3-46. Master Clear

This software instruction has the same effect as the hardware Reset. The Command, Status, Request, Temporary,




Figure 3-9. Am9517 Status Register Configuration.

TABLE 3-6.	SOFTWARE	COMMAND	CODES.
------------	----------	---------	--------

Operation	Registers Affected	CS		nals IOW	А3	A2	A1	A0
Clear FF	Internal First/Last Flip/Flop	0	1	0	1	1	0	0
Master Clear	Clear: Command Status Request Temporary Internal First/Last Flip/Flop Set: Mask	0	1	0	1	1	0	1

and Internal First/Last Flip/Flop registers are cleared and the Mask register is set. The Am9517 will enter the Idle cycle.

3-47. FLOPPY DISK FORMATTER/ CONTROLLER FD1771

The FD1771 is a MOS/LSI device that performs the functions of a floppy disk controller/formatter. The device is included in the floppy disk controller board, and contains a flexible interface organization that accomodates the firmware interface and the disk drive interface.

The firmware/processor interface consists of an 8-bit bidirectional bus for data, status, and control word transfers. The device operates on a multiplexed bus with other bus-oriented devices.

3-48. PROCESSOR INTERFACE

The FD1771 to Am9085 processor interface is accomplished through the eight Data Access Lines (DAL) and associated control signals. Data, status, and control words out of or into the FD1771 use the DAL. The DAL contains three state buffers, which are

enabled as output drivers when Chip Select and Read Enable are active, and enabled as input receivers when Chip Select and Write Enable are active.

When data transfer through the FD1771 is required by the Am9085, the device address is decoded making the Chip Select (CS) line active. The four address parts on the FD1771 and the accessed registers are listed in table 3-6. The least significant address bits AØ and Al are coded to select the registers listed.

During DMA types of transfers between the FD1771 Data Register and the buffer or main memory, the Data Request (DRQ) output is used in Data Transfer Control. This signal also appears as status bit 1 during read and write operations.

3-49. FLOPPY DISK INTERFACE

The floppy disk interface consists of head positioning controls, write gate controls, and data transfer lines. A 2.0MHz +1% squarewave clock is required at the CLK input for internal control timing. Commands read into the FD1771 from the Am9085 are implemented and the appropriate signals are sent to a selected disk drive.

3-50. COMMAND DESCRIPTION

The FD1771 accepts and executes eleven commands. The command words should be loaded into the command register only when the busy status bit is off (Status An exception is the Force Bit Ø). When a command is Interupt command. being executed, the busy status bit is When a command is completed, an interrupt is generated and the Busy Status bit is reset. The status register indicates whether a command is computed or an error occured. The commands are divided into four types and are explained in the following paragraphs.

3-51. Restore (Seek Track 0)

When this command is read into the command register and execution is implemented, the track 00 (TR00) input is sampled. If TROO is active, indicating the Read/Write head is positioned over track O, the track register is filled with zeroes and an interrupt is generated. If TROO is not active, stepping pulses, at a rate specified by bits 0 and 1, are sent to the drive unit until TROO is activated. At this time the TR is filled with zeroes and an interrupt If the TROO does not is generated. activate after 255 stepping pulses, the operation is terminated automatically, the interrupt is set, and the seek error status bit is set. A verification operation occurs if bit 2 of the The Restore command is command is set. automatically when implemented master reset occurs. Figure 3-10 illustrates the bit configuration of the command register for a RESTORE command.

3-52. SEEK

This command assumes the track register contains the current Read/Write head track position and the data register contains the desired track number. The FD1771 updates the track register and issues stepping pulses in the proper direction, positioning the Read/Write head, until the contents of the track register equal the data register. this point the Read/Write head is positioned over the desired track. interrupt is generated at the end of this operation. Figure 3-11 illustrates the command register bit configuration for a SEEK command.

3-53. STEP

Upon receipt of this command, the FD1771 issues one stepping pulse to the disk drive. The stepping motor direction is determined by a previously issued STEP IN or STEP OUT command. An




Figure 3-10. FD1771 RESTORE Command.




Figure 3-11. FD1771 SEEK Command.

interrupt is generated at the completion of this command. Figure 3-12 illustrates the command register bit configuration for a STEP command.

3-54. STEP-IN

The STEP-IN command causes the FD1771 to issue one stepping pulse such that the Read/Write head moves one track toward track 76. An interrupt is generated at the completion of this

command. Figure 3-13 illustrates the command register bit configuration for a STEP-IN command.

3-55. STEP-OUT

The STEP-OUT command causes the FD1771 to issue one stepping pulse such that the Read/Write head moves one track toward track 0. An interrupt is generated at the completion of this command. Figure 3-14 illustrates the command register bit configuration for a STEP-OUT command.




Figure 3-12. FD1771 STEP Command.




Figure 3-13. FD1771 STEP-IN Command.

3-56. READ

When the READ command is issued to the FD1771, the following events occur. The Read/Write head is loaded, the Busy status bit is set; and when the ID field (with the correct track number, sector number, and CRC) is encountered, the data read from the disk data field

is transferred to the DMA controller for routing. The Data Address Mark (AM) must be found within 28 bytes of the correct field; if not, the Record Not Found status bit is set and the operation is terminated. When the first character or byte of data is shifted through the Data Shift Register (DSR), it is transferred to the Data Register

(DR) and DRQ is generated. When the next byte is encountered in the Data Shift Register (DSR), it is transferred to the DR and another DRQ is generated. If the DMA has not read the previous contents of the DR before a new character is transferred, that character is lost and the Last Data status bit is set. This sequence is repeated until the entire data field is read. If a CRC error occurs at the end of the data

field, the CRC error Status bit is set and the command is terminated.

When the read operation is complete, the type of Data Address Mark read in the data field is recorded in the Status Register. For a definition of the bits affected, see the Status Register description. Figure 3-15 illustrates the command register bit configuration for a READ command.




Figure 3-14. FD1771 STEP-OUT Command.




Figure 3-15. FD1771 READ Command.

3-57. WRITE

Upon receipt of the WRITE command, the Read/Write head is loaded (HLD active) and the Busy status bit is set. When the correct ID field is located, a DRQ is generated. After 11 bytes of the CRC field, Write Gate (WG) activates if the DRQ is serviced. If the Data Register has not been loaded, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, WG activates and six bytes of zeroes are written on the diskette.

The FD1771 proceeds to write the data field and generate DREQ to the DMA. If a Data request is not serviced in time for continuous writing, the Lost Data Status bit is set and a byte of zeros is written on the diskette, but the command is not terminated. When the last data byte is written, the two-byte CRC is computed internally and written, followed by a one byte gap of logic ones. The command is then terminated. Figure 3-16 illustrates the command register bit configuration for a WRITE command.

3-58. Read Address

When the Read Address command is issued, the read/write head is loaded and the Busy status bit set. The first ID field encountered is read and the six data bytes in this field are assembled and transferred to the data register. A DRQ is generated for each byte. The ID address field is shown in figure 3-17.

The FD1771 checks for validity and sets the CRC error status bit when a CRC error is detected. The sector address of the ID field is written into the sector register. When the operation is complete, an interrupt is generated and the Busy status bit reset. Figure 3-18 illustrates the command register bit configuration for a READ ADDRESS command.

3-59. Read Track

The Read Track command is implemented in the same manner as the Read Address command except the Read Enable signal




Figure 3-16. FD1771 WRITE Command.

activates coincident with the leading edge of the first Index Pulse detected. Reading continues until the next Index pulse (indicating a complete disk revolution has occured) and then deactivates. Each byte read is assembled and transferred to the Data Register and a DRQ is generated. When bit Ø of the command is \emptyset , the accumulation of bytes is synchronized to each address mark read. Interrupt is activated at the completion of the command. command register bit configuration for a READ TRACK command is shown in figure 3-19.

3-60. Write Track

The Write Track command is initiated by loading the Read/Write head and setting the Busy status bit. Writing on the disk occurs coincident with the leading edge of the index pulse and terminates at the next index pulse. Data Request is activated with the receipt of the Write Track command, but no writing occurs until the first byte is read into the Data Register. If the Data Register is not loaded by the arrival of the first index pulse, the operation is terminated and interrupt activated.

BYTE #	1	2	3	4	5	6
ID ADDRESS	Track	Zeroes	Sector	Sector	CRC	CRC
FIELD	Address		Address	Length	1	2

Figure 3-17. ID Address Field Data Bytes.




Figure 3-18. FD1771 READ ADDRESS Command.




Figure 3-19. FD1771 READ TRACK Command.

If, once writing is instituted, a byte is not present in the Data Register when required, a byte of zeros is substituted. Address marks and CRC characters are written on the disk by detecting certain data patterns in the write data stream as shown in table 3-7. The CRC generator is initialilzed when any data byte from F7 to FE is about to be transferred from the Data Register to the Data Shift Register.

TABLE 3-7. DATA PATTERN.

Data Pattern (HEX)	Interpretation	Clock Mark
F7 F8 F9 FA FB FC FD FE	Write CRC Character Data Address Mark Data Address Mark Data Address Mark Data Address Mark Index Address Mark Spare ID Address Mark	FF C7 C7 C7 C7 D7

3-61. Force Interrupt

This command can be loaded into the command register at any time. If a command is being executed (Busy Status Bit set), that command is terminated and an interrupt generated upon the selected condition programmed by bits Ø through 3. Figure 3-20 illustrates the command register for a FORCE INTERRUPT command.

3-62. STATUS REGISTER

The Status Register is located at address port $\emptyset\emptyset$, and at the receipt of any command, except Force Interrupt, the Busy status bit is set. Also, the rest of the status bits are updated or cleared for the new command. When the Force Interrupt Command is received and a command is being executed, the Busy status bit is reset and the other status bits remain unchanged. command is being executed when a Force Interrupt is received, the Busy status bit is reset and the other status bits are updated or cleared. Figure 3-21 illustrates the bit configuration of the Status Register.




Figure 3-20. FD1771 FORCE INTERRUPT Command.

1				(BI	TS)			
	7	6	5	4	3	2	1	0
	S7	S6	S5	S4	S3	S2	S1	S0

Bit	All Type I Commands	Read Address	Read	Read Track	Write	Write Track
S7	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY
S6	WRITE PROTECT	0	RECORD TYPE	0	WRITE PROTECT	WRITE PROTECT
S5	HEAD ENGAGED	0	RECORD TYPE	0	WRITE FAULT	WRITE FAULT
S4	SEEK ERROR	ID NOT FOUND	RECORD NOT FOUND	0	RECORD NOT FOUND	0
S3	CRC ERROR	CRC ERROR	CRC ERROR	0	CRC ERROR	0
S2	TRACK 0	LOST DATA	LOST DATA	LOST DATA	LOST DATA	LOST DATA
S1	INDEX	DRQ	DRQ	DRQ	DRQ	DRQ
A0	BUSY	BUSY	BUSY	BUSY	BUSY	BUSY

FIGURE 3-21. FD1771 Status Register.

CHAPTER 4 THEORY OF OPERATION

4.1 GENERAL INFORMATION

The FDC board accepts commands and parameters from the host system, interprets the commands and produces control signals to initiate oprations in the LSI circuits (FD1771A Floppy Disk Formatter/Controller and Am9517 Multimode DMA Controller), outputs operating signals to the disk units, interfaces disk data between the disk units and FD1771, and inputs status information from the disk units.

The functions to format disk data. transfer data between the FDC board and units, control disk operations, and transfer data between the FDC and Host memory are performed by the DMA controller. Functional descriptions of these operations are not included herein. Refer to the appropriate data sheets. (See front this references at the of manual).

All operations are under control of the on-board CPU and firmware. A block diagram of the Am95/6110 FDC board is shown in figure 4-1.

4-2. INSTRUCTION EXECUTION

Operations on the FDC board are the result of recognizing the command and implementing on-board firmware routines. One command is described in detail. The remaining commands are executed in a similar manner and the detailed descriptions are not included.

4-3. READ A SECTOR OPERATION

The host CPU sends the page segment parameter to RO, the MSB of the data address (in master memory) to R1, and

the LSB of the data address to R2. The command and sector count is then sent to R3.

The receipt of data into R3 causes the COMMAND-IN flip-flop (U7) to set. The status register is cleared; the board is in busy state. When in its idle state, the on-board CPU polls the state of this flip-flop. When the flip-flop sets, the on-board CPU inputs the command from R3 and determines the required operation.

In this case, a READ operation is found. The data in RO, R1, and R2 are retrieved and used to set-up the DMA controller. The DMA controller can be set to transfer either single bytes or blocks of 128 bytes for each DMA request. For this example, the DMA controller is set for single-byte DMA.

The on-board CPU then loads the track, sector, and command into the FD1771 controller. Unit, track, and sector parameters are sent from the host CPU during a previous SETPAR command.

When the sector is reached and a byte assembled, the DREQ signal is raised. This is converted into the DMA REQUEST signal for the Am9517 DMA The Am9517 sends an HREQ controller. to the on-board CPU and a bus request is sent to the host system. When the bus is obtained, the master controller generates a DMA acknowledge. This signal is also the chip select signal for the FD1771. The byte of data is transferred to main memory. When the byte is transferred, the DREQ is dropped and the Am9517 signal controller releases the CPU from HOLD.

Following transfer of the whole sector, the FD1771 generates an INTRQ to the on-board CPU. The on-board CPU is

interrupted and it then retrieves the drive status information from the FD1771 and places this information in mail-box register R4. Also, bit-7 of R4 is sent to signify that the

controller is no longer busy. If bit-6 of the previous Unit Code received was set, an interrupt request is sent to the host system. The on-board CPU returns to the Idle State.




FIGURE 4-1. Floppy Disk Controller Functional Block Diagram (Control Signals are not Shown).

CHAPTER 5 SERVICE INFORMATION

5-1. INTRODUCTION

This chapter provides information on service and repair assistance, user replacement parts and service diagrams for the AMC 95/6110 Single Density Floppy Disk Controller.

5-2. SERVICE AND REPAIR ASSISTANCE

If it is necessary to return the AMC 915/6110 Floppy Disk Controller board to Advanced Micro Computers for service or repair, contact the Service Manager for OEM Products at the telephone number listed below. A Return Material Authorization number must be obtained prior to shipment. When the reshipment is due to the board being damaged during shipment from AMC, or the board is out of warranty, a purchase order is required to complete the repair.

Repackage the board in the original packing material or an equivalent substitute, and enclose in a corrugated carton suitable for shipping. Seal the shipping carton securely, mark it FRAGILE, and address to:

Advanced Micro Computers Service Manager, OEM Products 3340 Scott Boulevard Santa Clara, California 95051

TELEPHONE: (408) 988-7777

TOLL FREE:
800-672-3548 California
800-538-9791 U.S.A. (except
California)

5-3. USER REPLACEABLE PARTS

Listings of all user replaceable parts is provided in table 5-1. Figure 5-1 is the component location diagram.

5-4. SERVICE DIAGRAMS

The Floppy Disk Controller component locations are shown on the assembly drawing, figure 5-1. Part numbers for the components shown on the assembly drawing are listed in table 5-1.

Schematic diagrams of the Floppy Disk Controller are shown in figures 5-2 through 5-6. Active-low (logical Ø signals are specified by an asterisk (*) following the signal name.

TABLE 5-1. USER REPLACEABLE PARTS.

AMC Part Number	Description	Location
200032	Integrated circuit, Type 74LS04	U1, 10, 62
200081	Integrated circuit, Type 74LS164	U2, 5
200018	Integrated circuit, Type 74LS244	U3, 27, 34
200084	Integrated circuit, Type 74LS109	U4 .
200045	Integrated circuit, Type 74LS00	U6
200004	Integrated circuit, Type 74LS74	U7, 13,38, 39, 44, 68
200001	Integrated circuit, Type 74LS08	U8, 17, 61
200003	Integrated circuit, Type 74LS32	U9, 18, 19, 55, 64
210008	Integrated circuit, Type 7407	U12, 63
200021	Integrated circuit, Type 74LS253	U14, 15
220027	Integrated circuit, Type 74S257	U16
200057	Integrated circuit, Type 74LS11	U20
220022	Integrated circuit, Type 74S05	U21
220017	Integrated circuit, Type 74S04	U22
200052	Integrated circuit, Type 74LS138	U23, 24, 45
200075	Integrated circuit, Type 74LS373	U25, 35
280006	Integrated circuit, Type 8304	U26
200078	Integrated circuit, Type 74LS273	U28, 29
210007	Integrated circuit, Type 7483A	U30, 36
200016	Integrated circuit, Type 74LS240	U31, 37, 41
260028	Integrated circuit, Type 8085	U32
200080	Integrated circuit, Type 74LS260	U33
260009	Integrated circuit, Type 9517	U40
200020	Integrated circuit, Type 25LS2521	U42
230012	Integrated circuit, Type 9114E	U49, 50
280011	Integrated circuit, Type 8303	U51, 52, 58, 67
200085	Integrated circuit, Type 25LS2518	U53 1
220005	Integrated circuit, Type 74S139	U54
200082	Integrated circuit, Type 74LS670	U56, 57
260014	Integrated circuit, Type FD1771	U60 °
200083	Integrated circuit, Type 74LS123	U65
200041	Integrated circuit, Type 25LS2520	U66
200042	Integrated circuit, Type 74LS193	U69
200035	Integrated circuit, Type 74LS163	U70
220016	Integrated circuit, Type 74S240	U59
220002	Integrated circuit, Type 74S00	U11
450019	24 Pin I.C. Socket	U46, 47, 48
450021	40 Pin I.C. Socket	U32, 40, 60
690022	Switch, Recess Rocker, 6 POS.	U43
340011	Capacitor, Ceramic .1 [™] f, 50V, 20%	C2, 3, 4
340002	Capacitor, Tantalum, 22™f, 15V, 20%	
340047	Capacitor, Tantalum, 4.7™f, 16V, 20%	C25, 26
310002	Diode, IN914	CR1, CR2
630029	Resistor, Carbon, 1K, 1/4W, 5%	R1, 6, 7 14
630017	Resistor, Carbon, 4.7K, 1/4W, 5%	R2, 3, 4, 10, 11
630033	Resistor, Carbon, 10K, 1/4W, 5%	R5, 8, 9, 15
630065	Resistor, Carbon, 27K, 1/4W, 5%	R12
630063	Resistor, Carbon, 47K, 1/4W,1 5%	R13

TABLE 5-1. USER REPLACEABLE PARTS (Cont.).

AMC Part Number	Description	Location
630014 630057 630056 630500 630508 480011	Resistor, Network, 4.7K, 8 Pos. Resistor, Network, 4.7K, 6 Pos. Resistor, Network, 4.7K, 10 Pos. Resistor, Network, 10K, 6 Pos. Resistor, Network, 1K, 6 Pos. 8MHz Clock, OSC	RP1, 4, 5 RP2 RP3, 6, 7 RP9 RP8 Y1




Figure 5-1. Am95/6110 Components Location.




Figure 5-2. Am95/6110 Schematic Sheet 1.




Figure 5-3. Am95/6110 Schematic Sheet 2.




Figure 5-4. Am95/6110 Schematic Sheet 3.




Figure 5-5. Am95/6110 Schematic Sheet 4.




Figure 5-6. Am95/6110 Schematic Sheet 5.

COMMENT SHEET Address comments to: **Advanced Micro Computers Publications Department** 3340 Scott Boulevard Santa Clara, CA 95051 TITLE: Am95/6110 FLOPPY DISK CONTROLLER PUBLICATION NO: 00680108C COMMENTS: (Describe errors, suggested additions or deletions, and include page numbers, etc.) Name: Position: From:

Name: _____ Position: _____
Company: ______
Address: _____



A subsidiary of Advanced Micro Devices 3340 Scott Boulevard Santa Clara, California 95051 (408) 988-7777 TELEX: 171 142