Advanced Micro Computers A subsidiary of Advanced Micro Devices



Am95/6110 Single Density Floppy Disk Controller

User's Manual

	REVISION RECORD	
REVISION	DESCRIPTION	
01	Preliminary Issue	
(4/27/79)		
Α	Initial Issue	
(9/15/79)		
В	Manual Updated	
(2/15/80)		
С	Manual Updated and Reprinted	
(5/16/80)		
Publication No.		

REVISION LETTERS I, O, Q AND X ARE NOT USED

Copyright © 1979, 1980 Advanced Micro Computers Printed in U.S.A.

00680108

Address comments concerning this manual to:

ADVANCED MICRO COMPUTERS

Publications Department 3340 Scott Boulevard Santa Clara, CA 95051

PREFACE

This manual provides general information, an installation and interface guide, and programming information for the Advanced Micro Computer, Am95/6110 Flexible Disk Controller board. Additional information can be obtained from the following documents.

Western Digital Corporation FD1771 A/B-01 Data Sheet

Advanced Micro Devices Am9517 Data Sheet Am9517 Application Note Am9085 Data Sheet

This manual is intended for use by systems engineering and programming personnel. A minimum of tutorial information is included. Standard abbreviations and acronyms are used in the text.

Both active-high (positive true) and active-low (negative true) signals are discussed. To eliminate confusion and simplify the notation, the following signal convention is used. Whenever a signal is active-low, its mnemonic is followed by an asterisk (*). For example, MEMR* denotes an active-low signal. Active-high signals are denoted without the asterisk.


The information in this manual is believed to be accurate and complete at the time it was printed. However, AMC reserves the right to change specifications without notice. No responsibility is assumed for errors that might appear in this manual. No part of this manual may be copied or reproduced in any form without prior written permission from AMC.

TABLE OF CONTENTS

1.	General Information1-1		Input/Output Write Command	. 10
	Tutus dustion 1.1		(IOWC*)	2-10
	Introduction1-1		Memory Read Command	10
	Physical Description1-1		(MRDC*)	-10
	Functional Description1-1		Memory Write Command	10
			(MWTC*)	2-10
0	Test 11stice and Intention 2.1		Transfer Acknowledge	10
2.	Installation and Interface2-1		(XACK*)	1-10
	Turkun dunkdan		Floppy Disk Drive	10
	Introduction2-1		Interface	2-10
	Unpacking and Inspection2-1		Track Greater Than 43	2 10
	Pre-Installation Option		(TG43*)	
	Selection2-1		Write Protect (WRPT*)2	
	Data Bus2-1		Track 00 (TR00*)	
	Board Select Switches2-1		Index Pulse (IP*)	
	Memory Control Selection2-1		Ready	
	Interrupt Selection2-2		Write Gate (WG)	
	CPU Clock Frequency Select2-3		Write Data (WD)	
	Am9085 CPU, SID Jumper2-3		Direction (DIRC)	
	DMA Request Source (DREQO-		Step (PH1/STEP)	
	DREQ3)2-4		2 Sided	2-12
	DMA Acknowledge (DACKO-		Drive Select (DS01*	
	DACK3)2-4		-DS04*)	2-12
	Ready/DMA Speed Selection2-4		Read Data	2-12
	End-of-Process Flip/Flop2-5			
	Power-On Hold2-5			
	Hold Request/Bus Priority	3. (Operation and Programming	.3-1
	In2-5			
	Data Separator Clock		Introduction	
	Select2-6		Board Selection	
	FD1771 Floppy Disk		Functional Configuration	
	Controller Clock2-6		Firmware Description	
	Disk Initialization (DINT)2-6		Firmware Invocation	
	Head Load Timing (HLT)2-6	•	System Bus Interface	
	Auto Reset2-6		Mail-Box Registers	
	Bus Clock2-7		Unit Code	
	Bus Master Control/Hold		Track Select Code	
	Acknowledge2-7		Sector Select Code	
	Head Load Control2-7		Command Code	
	Bus Priority Out (BPRO)		Page Segment Code	
	Daisy Chain2-7		MSB Data Address Code	
	Installation2-8		LSB Data Address Code	
	Interface Signal Description2-8		MSB Program Address	
	CPU/System Bus Interface2-8		LSB Program Address	
	Address (ADRO* Through		Status Byte	
	ADR13*)2-8	(Command Descriptions	
	Data (DATO* Through DATF*)2-8		Home Command	
	Interrupt Request Lines		Set Parameters Command	
	(INTO* Through INT7*)2-10		Status Command	
	Initialization2-10		Clear Interrupt Command	3-42
	Input/Output Read Command		Initialize Disk Command	
	(IORC)2-10		Interrogate Unit Command	3-42

<pre>Interrogate Track Command3-43 Interrogate Sector Command3-43</pre>	5.	Service Information5-1
Read Command3-43 Write Command3-44		Introduction5-1 Service and Repair
Execute Program Command3-44		Assistance5-1
Firmware Instructions3-45		User Replaceable Parts5-1
Programming Introduction3-45		Service Diagrams5-1
Am9085A Microcomputer3-45		Jet vice bragianis
Multimode Direct Memory Access		
(DMA) Controller Am9517A3-45	FIGUR	050
Single Transfer Mode3-45	1 Tuon	XL3
Block Transfer Mode3-45	3-1	Unit Code3-38
Addressing3-47	3-2	Command Codes3-40
Registers3-47	3-3	
Command Register3-47	3-3 3-4	Page Segment Code3-41
	3-4 3-5	Status Byte
Mode Register3-47 Request Register3-48	3-5 3-6	Am9517 Command Register3-49
	3-0	Am9517 Mode Register Bit
Mask Register3-48	3-7	Assignments3-50
Status Register3-49	3-7 3-8	Am9517 Request Register3-50
Temporary Register3-49 Software Commands3-51	3 - 0	Am9517 Mask Register3-51
Clear First/Last Flip/	3-9	Am9517 Status Register
Flop3-51	3-10	Configuration3-52 FD1771 Restore Command3-54
Master Clear3-51	3-10	FD1771 Seek Command3-54
Floppy Disk Formatter/	3-11	
Controller FD17713-52	3-12	FD1771 Step Command3-55 FD1771 Step-In Command3-55
Processor Interface3-52	3-13	FD1771 Step-Out Command3-56
Floppy Disk Interface3-53	3-14	FD1771 Read Command3-56
Command Description3-53	3-16	FD1771 Write Command3-57
Restore (Seek Track 0)3-53	3-10	ID Address Field Data
Seek	3-17	Bytes3-58
Step3-53	3-18	FD1771 Read Address
Step-In3-54	3-10	Command3-58
Step-Out3-54	3-19	FD1771 Read Track Command3-58
Read3-55	3-20	FD1771 Force Interrupt
Write3-57	3-20	Command3-59
Read Address3-57	3-21	FD1771 Status Register3-60
Read Track3-57	4-1	Floppy Disk Controller
Write Track3-58	7 1	Functional Block Diagram
Force Interrupt3-59		(Control Signals are not
Status Register3-59		shown)4-2
Julius Register	5-1	Am95/6110 Components
	· .	Location5-4
4. Theory of Operation4-1	5-2	Am95/6110 Schematic Sheet 15-5
Theory of operations the second of the secon	5-3	Am95/6110 Schematic Sheet 25-6
General Information4-1	5-4	Am95/6110 Schematic Sheet 35-7
Instruction Execution4-1	5-5	Am95/6110 Schematic Sheet 45-8
Read a Sector Operation4-1	5-6	Am95/6110 Schematic Sheet 55-9
a occoor operations were the		Table 1, 0220 Contained to Chica Co. Co.

TABLE	S	2-12 2-13 2-14	Reset Control2-7 Bus Master Control2-8 System Bus Connector P1 Pin
2-1	Data Bus Selection2-2	C I -r	Assignments2-9
2-2	Board Select Switch	2-15	P4 Connector Pin
	Settings2-2		Assignment2-11
2-3	Memory Configuration2-2	3-1	Firmware Listing3-2/3-36
2-4	Interrupt Jumpers2-3	3-2	Mailbox Register Functions3-38
2-5	CPU Clock Frequency	3-3	Am9085 Instruction
	Selection2-3		Set3-46/3-47
2-6	DMA Request2-4	3-4	DMA (Am9517) I/O Port
2-7	DMA Acknowledge2-4		Addresses3-48
2-8	DMA Speed Selection2-5	3-5	Am9517 Internal Registers3-48
2-9	Bus Priority In/Hold2-6	3-6	Software Command Codes3-52
2-10	FD1771 Clock Frequency2-6	3-7	Data Pattern3-59
	· · · · · · · · · · · · · · · · · · ·	5-1	User Replaceable Parts5-2/5-3
2-11	Head Load Timing2-6	5-1	User Replaceable Parts5-2/5-



CHAPTER 1 GENERAL INFORMATION

1-1. INTRODUCTION

The Am95/6110 is a single density floppy disk controller for up to four selectable single or double sided floppy disk drives, using an Am9085 microprocessor based design which provides reliable and flexible functions. Features include: a 20-bit DMA address capability allowing it to address up to 1 megabyte of main memory, drive write protection, automatic CRC generation and check, full IBM 3740 compatible soft sector formatting, automatic track seek verify, and head unloading after two idle disk rotations to assure long diskette life. An automatic bootstrap track ØØ, sector load from (jumper selectable) is done at system initialization without system processor intervention.

The Am95/6110 is fully TTL compatible. It is provided with an adaptable interface to microprocessor systems comprising an 8-bit parallel bus, 20-bit address bus, and appropriate control lines. An on-board DMA interface transfers data directly to or from external memory and the disk controller.

1-2. PHYSICAL DESCRIPTION

The Am95/6110 Floppy Disk Controller board is a two layer printed circuit board. An 86-pin and 60-pin connector provide bus compatibility with AMC's System 8/8 and the Intel Multibus[†] in either a Multi-master or Single-master bus configuration. Physical characteristics of the Am 95/6110 are:

Board Dimensions

Width	30.48 cm	(12 inches)
Depth	17.15 cm	(6.75 inches)
Thickness	1.50 cm	(0.60 inches)

Interface Connectors

- P1 86 pin, .156 in pin spacing edge connector
- P2 60 pin, .10 in pin spacing edge connector
- P3 50 pin, .10 in pin spacing edge connector
- P4 50 pin, .10 in pin spacing edge connector

Power Requirements

v_{CC}	+ 5	V, <u>+</u> 5%
V_{DD}^{OO}	+12	
V_{BB}^{BB}	- 5	V, + 5%
ICC	3	AMP_
IDD	300	mΑ
I_{BB}	150	mΑ

Environmental Requirements

Operating	Temperature	ი°c	t.o	55°C
ODGIUGING	I Chipci acai c	0 0	00	000

Relative Humidity up to 90% without condensation

Storage Temperature -40°C to +75°C

1-3. FUNCTIONAL DESCRIPTION

The Am95/6110 Floppy Disk Controller (FDC) is an intelligent disk controller that accepts commands from a host computer via the system bus, and permits the host CPU/operating system to access data stored on a floppy diskette. Data is stored in random-access form. Data can be read from or new data written onto a selected location on the disk-

[†] Multibus is a trademark of Intel Corporation

ette. Communication between the host CPU and the FDC is conducted over a standard Intel Multibus compatible system bus.

The FDC and host CPU exchange information through the mailbox registers (RØ-R4), associated with I/O ports (RØ-R3.) Bits 2 through 7 of the address from the system bus are decoded and compared with the board address to determine if the command is intended for the FDC board. Bits Ø and 1 are used to specify a particular mailbox register. The data for reading or writing on the floppy diskette is transferred under Direct Memory Access (DMA) control.

When the host computer sends a command to the FDC, execution and control of the resulting operations are performed by the on-board Am9085 microprocessor, utilizing the DMA controller (Am9517) and the floppy disk controller (FD1771).

The command set is used to invoke firmware residing in 2K of on-board PROM. Each command invokes a portion of the firmware. When executed, the various firmware routines perform the floppy

disk controller functions. The FD1771 floppy disk controller chip, controlled by the Am9085, selects a particular disk drive, accesses a predetermined location on that diskette, and either reads data from or writes data onto that diskette. Data read is separated, put into 8-bit bytes, and is either transferred into the buffer memory or sent byte-by-byte to a main memory whose location is designated by the DMA. Data transferred to the buffer memory can be sent to main memory by the DMA after the sector is completely read. Data can be read and transferred in sector or block (continuous sector) form. Data written onto the diskette goes to the FD1771 byte-by-byte in the described for the read same manner mode. The FD1771 serializes, formats, and sends the data to the specific location on the diskette to be written.

Status, address, data, and control signals for the internal operations of the FDC are routed on the internal address and data bus lines. The FDC board status register contents are loaded into R4 which can be examined by the host CPU.

CHAPTER 2 INSTALLATION AND INTERFACE

2-1. INTRODUCTION

This chapter provides instructions for unpacking and preparing the Am 95/6110 Board for connection to a microcomputer system. System Bus signal characteristics, connector pin assignments and timing information necessary to interface the FDC board to a CPU and the FDC board to a Floppy Disk Drive are also included in this chapter.

2-2. UNPACKING AND INSPECTION

Inspect the shipping carton immediately upon receipt for evidence of mishandling during transit. If the shipping carton is severely damaged or waterstained, request the carrier's agent to be present when the carton is opened. If the carrier's agent is not present when the carton is opened and the contents of the carton are damaged, keep the carton and packing material for the agent's inspection. Shipping damages should be immediately reported to the carrier.

NOTE

Do not attempt to service the board yourself as this will void the warranty.

It is suggested that salvageable shipping cartons and packing materials be saved in case the product must be shipped in the future.

2-3. PRE-INSTALLATION OPTION SELECTION

Before connecting the FDC board to the microcomputer system, switches and jumpers must be set to the desired positions to select the features that are required to customize the board for

its intended use. The following paragraphs provide information on switch and jumper selection.

2-4. DATA BUS

The FDC board can be interfaced to the host CPU through either an 8-bit or a 16-bit system data bus. Jumpers and switches provided on the board must be placed in the proper position to configure the board for the data bus with which it is to be used. Jumper installation for 8 or 16 bit data control is shown in table 2-1. When the jumper is installed between pins 34-38, the FDC is configured to operate with an 8-bit data bus. When the jumper is installed between pins 33-34, the FDC is configured for a 16-bit data bus, with DMA Ø = 0 addressing in the Low Order Byte. When the jumper is installed between 34-35, the FDC is configured for a 16bit data bus, with DMA \emptyset = 0 addressing in the High Order Byte.

2-5. BOARD SELECT SWITCHES

Six two-position DIP switches through SW6) are used to select the addresses to which the FDC board will As shown in table 2-2, respond. address bits 2 through 7 must correspond to switches SW1-SW6, respectively. A logical 1 on the port address bus corresponds to the on position of the board select switches. Address bus bits \emptyset and 1 are decoded for the external addresses of registers RØ through R4.

2-6. MEMORY CONTROL SELECTION

To customize the FDC board for the specific size of the E-PROMs being used, it is necessary to apply to the chip sockets the voltages and control sig-

TABLE 2-1. DATA BUS SELECTION.

Data Bus	Jumper Selection From To
8-bit	3438
16-bit	33 34 - DMA Ø=Ø, Enable Low Byte
16-bit	34 35 - DMA Ø=Ø, Enable High Byte
	- Jumper configuration for factory installed
firmware	

TABLE 2-2. BOARD SELECT SWITCH SETTINGS.

SWITCH NUMBER	ADDRESS BIT		I/OMC		I/ORC	
SW6 SW5 SW4 SW3 SW2 SW1 Not Used	7 6 5 4 3 2 1 Ø	Ø	Ø 1	1 Ø	1 1	1 1
Register	Selection	RØ	R1	R2	R3	R4

nals required by the chosen devices. The jumpers used to select these voltages and control signals are shown in table 2-3. The E-PROM devices can be either Am9708 (1K) or Am9716 (2K). No jumpers are required to access off-board private memory. Off-board memory, in this context, is specifically private to the floppy disk controller and is not directly addressable by other bus masters in the system.

2-7. INTERRUPT SELECTION

The FDC board is capable of generating a system interrupt on one of eight interrupt lines to be utilized as the system designer wishes. The interrupt is brought off-board through connector P1. The jumper options available for

TABLE 2-3. MEMORY CONFIGURATION.

Memory Device	Jumper Selection From To
Am9708	8182 8079 7778 111112 3031
Am9716 2K x 8	115116 81 83 80 82 77 79 111 114 29 30
	113 115

---- Jumper configuration for factory installed firmware

connecting the interrupt lines to the edge connector (P1) are shown in table 2-4.

The FDC, Am9085 CPU interrupt jumper options are also shown in table 2-4. For normal system bus operation with the standard OEM firmware installed. jumpers are configured as shown.

2-9. Am9085 CPU, SID JUMPER

The Am9085 serial input data (SID) line is tested by the resident firmware and the results determine if an auto boot will be implemented. When a jumper is installed between SID (86) and Ground (84), SID = \emptyset , the auto boot feature is selected. When this jumper is not installed, at reset the firmware

TABLE 2-4. INTERRUPT JUMPERS.

Interrupt Sources	Jun Source	npers Interrupt	System Bus Interrupt	J1 Pin	Am9085PU Interrupt
Am9085*	59 60 57 58 55 56 53 54	67 68 65 66 63 64 61 62	INTØ INT1 INT2 INT3 INT4 INT5 INT6 INT7	41 42 39 4Ø 37 38 35 36	
INTREQ EOPINT URINT COMIN GROUND GROUND	88 75 73 71 69 97	87 76 74 72 98		 	RST 7.5 RST 6.5 RST 5.5 TRAP TRAP INTR

----- normal jumper configuration for factory installed firmware

2-8. CPU CLOCK FREQUENCY SELECT

The input clock frequency to the Am9085 is jumper selectable for either 4MHz or 8MHz (for 2MHz or 4MHz boards respectively). Jumper installation selection is shown in table 2-5. the 8MHz option is used, some of the chips on the FDC must be replaced with devices that operate at the higher frequency. The standard OEM FDC board (2MHz Am9085) is shipped with the 4MHz clock jumper option installed.

TABLE 2-5. CPU CLOCK FREQUENCY SELECTION.

Frequency	Jumper Selection From To	
8MHz	41 42	
4MHz	4342	
normal jumper configura-		

tion for factory installed firmware |

^{*}FDC Board interrupt to host computer.

performs a status request operation on unit zero and makes the results available to the host system boot program. On OEM boards, this jumper is not installed. The SID/SOD lines are not brought out to connector pins and therefore are not customer usable.

2-10. DMA REQUEST SOURCE (DREQ0-DREQ3)

The direct memory access (DMA) (Am9517) request lines are individual asynchronous channel request inputs used by peripheral circuits to obtain DMA service. Table 2-6 shows the jumper options used for DMA channel selection. Also shown is the jumper configuration for an OEM board with the standard firmware installed.

2-11. DMA ACKNOWLEDGE (DACK0-DACK3)

DMA Acknowledge is used to notify an individual peripheral that it has been granted a DMA cycle. Table 2-7 shows the jumper configuration to utilize these lines.

2-12. READY/DMA SPEED SELECTION

The ready input is used to extend memory read and write pulses from the Am9517 to synchronize the DMA with slow memory. A jumper must be installed between pins 4 and 3 to enable the Ready Control. Table 2-8 shows the jumper selections for FDC data transfers. When the Ready signal is activated by an external memory (via the system

TABLE 2-6. DMA REQUEST.

Request Source	Jumper Selection From To	Data Channel
TXINT	89 _93	DREQ3
RXINT	90 / 94	DREQ2
FDDRQ	91	DREQ1
FDDRQ	92	DREQØ

----- normal jumper configuration for factory installed firmware

TABLE 2-7. DMA ACKNOWLEDGE.

Source	Jumper Selection From To	Acknowledge
DACK3 DACK2 DACK1 DACKØ	105 109 106 110 103 107 104 108	IDACK3 IDACK2 IDACK1 IDACKØ
DACKØ	104 108	

---- normal jumper configuration for factory installed firmware

TABLE 2-8. DMA SPEED SELECTION.

Control	Jumper Selection From To			
Enable Ready Control	43			
EXT Ready Control	1217			
Bypass Delay (INT)	22 17			
Delay (Ready Pulse Width)				
1.0 µsec (.511ms/128 byte)	8 13			
1.0 µsec (.511ms/128 byte)	9 14			
1.0 µsec (.511ms/128 byte)	10 15			
1.5 µsec (.575ms/128 byte)	11 16			
1.5 µsec (.575ms/128 byte)	21 16			
1.5 μsec (.575ms/128 byte)	20 15			
1.5 µsec (.575ms/128 byte)	19 14			
1.5 µsec (.575ms/128 byte)	18 13			
normal jumper configuration for				

----- normal jumper configuration for factory installed firmware

bus), a jumper is placed between pins 12 and 17 (IACK) to circumvent all of the delay logic. When a delay is not required, a jumper is installed between pins 22 and 17.

2-13. END-OF-PROCESS FLIP/FLOP

The End-of-Process flip/flop is normally set by the EOP output from the DMA controller; however, when a jumper is installed between pins 101 and 102, the EOP flip/flop can be set as a result of the INTREQ (FD1771). When this jumper is installed, either EOP (Am9517) or INTREQ (FD1771) sets the flip/flop. The OEM version of the FDC board is shipped without this jumper installed.

2-14. POWER-ON HOLD

The power-on hold selection is provided to permit the host CPU to be placed in a "hold" state until the FDC releases it to begin execution. The firmware supplied with the FDC provides the ability for track-0, sector-0 to be automatically read into location zero (0) of host memory to provide an "autoboot" capability. When the auto boot is desired, a jumper is installed between pins 5 and 6. When power-on hold is not required, with no auto boot, the jumper is installed between pins 6 and 7. On OEM boards (with the standard firmware) the jumper is installed between pins 6 and 7.

2-15. HOLD REQUEST/BUS PRIORITY IN

The FDC board is configured such that the Hold Request signal out for a single master system bus can be either active high or active low. The jumper can be moved for operation using a multimaster system bus, as shown in table 2-9, which is the standard configuration.

TABLE 2-9. BUS PRIORITY IN/HOLD.

Master	Hold Request	Jumper Selection From To	
Single	Active High	48 49	
	Active Low	48 52	
Multi	Active Low	4847	
normal jumper configuration for factory			
installed firmware			

2-16. DATA SEPARATOR CLOCK SELECT

The external data separator has a jumper-selectable clock frequency of 4MHz. When using the external data separator, install a jumper between pins 129 and 131 for a 4MHz clock. An 8MHz test point is available at Pin 134. The OEM configuration is jumpered to operate with an external data separator and a 4MHz clock.

2-17. FD1771 FLOPPY DISK CONTROLLER CLOCK

The FD1771 Floppy Disk Controller has two jumper-selectable clock frequencies: 2MHz and 1MHz. Jumper selections for each frequency are defined in table 2-10. The standard OEM board is shipped with the 2MHz option installed, for a standard 8 inch floppy disk drive.

2-18. DISK INITIALIZATION (DINT)

This input is sampled whenever a write command is executed. If DINT = Ø, the operation is terminated and the Write Protect Status bit is set. For the OEM configuration, this input on the FDC board is jumpered to logic high by connecting pins 127 and 128.

2-19. HEAD LOAD TIMING (HLT)

The HLT input of the FD1771 is sampled 10ms after activating the head load output. When a logic high is sampled

TABLE 2-10. FD1771 CLOCK FREQUENCY.

Frequency	Jumper Selection From To	
2MHz	130132	
1MHz	133 132	
normal jumper configuration for		
factory installed firmware		

on the HLT input, the head is assumed to be engaged. Table 2-11 shows the different jumper options available to activate this input. On the OEM configuration of the FDC the HLT input is jumpered to the HLD signal, which provides a 35ms delay to allow the head load to be accomplished.

TABLE 2-11. HEAD LOAD TIMING.

	Time De	elay	Jumper From	Selection To
HLD HLD HLD	10ms Seek 35ms	Complete	123 126 125-	124 124 124
normal jumper configuration for factory installed firmware				

2-20. AUTO RESET

The FDC board is configured with logic and jumpers such that the INIT system Reset line to the system bus can be

activated either by the on-board Am9085 (at power up or manual reset), or under software control. Table 2-12 shows the jumper selections for these options. The OEM board is configured such that, with activation of the OEØ1 line, the system reset line goes low (active) for eight clock periods.

2-21. BUS CLOCK

Availability of a 4MHz or 8MHz external clock is provided for the system bus by installation of jumpers. For the 4MHz bus clock, install a jumper between pins 36 and 37. For the 8MHz bus clock, install a jumper between pins 32 and 37. The OEM version of the FDC is shipped without any jumper installed. No jumpers are required when the bus clock is from another bus master.

2-22. BUS MASTER CONTROL/HOLD ACKNOWLEDGE

The FDC board is jumper-selectable to operate in a multi-master or single master system bus environment. When operating in a single master environment the HACK signal can be selected for either an active high or active low state. Jumper selections for this op-

tion are defined in table 2-13. The OEM board is jumpered for multi-master operation.

2-23. HEAD LOAD CONTROL

Jumpers are provided such that a head load can be implemented by the on-board firmware or by the FD 1771 chip. When a jumper is installed between pins 139 and 140, drive select may be enabled either with the 1771 HEAD LOAD signal or be enabled under firmware control. When a jumper is installed between pins 138 and 139, firmware controls the drive select. The OEM version of the board has a jumper installed between pins 139 and 140.

2-24. BUS PRIORITY OUT (BPRO) DAISY CHAIN

This system-bus signal is used with a serial priority resolution scheme, and is used to pass the bus priority chain to the lower priority bus master. When more than one board capable of being a master is on the system bus, this jumper is installed between pins 39 and 40. The OEM board has this jumper installed.

TABLE 2-12. RESET CONTROL.

Reset Control	Set	Reset	Jumper From	Installation To
Software	OEØ1	8 clock pulses		25 26
Software	0E Ø 1	IEØ1	24 27	25 28
Am9085	RST/ØE1	8 clock pulses	23 27	25 26

---- normal jumper configuration for factory installed firmware

TABLE 2-13. BUS MASTER CONTROL.

System Bus	Jumper From	Installation To	Hold Acknowledge
Multi-Master		50 51	N/A N/A
Single-Master	44 51	45 45	Active Low Active High
normal firmware	jumper con	figuration for f	factory installed

2-25. INSTALLATION

After using the on-board switches and jumpers to tailor the FDC board for its intended use, insert the board into the system backplane and apply power. If the board fails to operate, notify the Advanced Micro Computers' service manager.

NOTE

Do not return the board to AMC under any circumstances without an approved return material authorization number (RMA), which will be provided by the service manager.

2-26. INTERFACE SIGNAL DESCRIPTION

This section describes the signals that interface the FDC board to the host central processing unit and its peripheral devices. Signals shown with an asterisk (*) following the signal name are active low signals. Active high signals appear without an asterisk suffix.

2-27. CPU/SYSTEM BUS INTERFACE

Connector P1 is an 86-pin double-sided edge connector that interfaces the FDC

board to other system components. Normally, connector P1 plugs into a backplane wiring configuration called a system bus. Pin assignments for Connector P1 are listed in table 2-14.

2-28. Address (ADR0* through ADR13*)

The 20-bit address from the system bus is used by the on-board DMA to access up to 1 megabyte of memory ADRO* is the least significant bit and ADR13* is most significant address bit. Address bits 2 through 7 (ADR2*-ADR7*) are compared with the board address select switches; only an address that matches the select switch settings is recognized by the FDC board. bits 0 and 1 are used to access various on-board register locations for externally-generated I/0 read/write operations.

2-29. Data (DATO* through DATF*)

Sixteen bidirectional data lines are used to transmit or receive information between the FDC and an external (host) system. These lines are driven by the master on write operations and by the addressed slave (memory or I/O) on read operations. The system bus can handle both 8 or 16 bit data transfers. Only bits DATO* through DAT7* are used when executing eight-bit transfers (DATO* is the least significant bit).

TABLE 2-14. SYSTEM BUS CONNECTOR P1 PIN ASSIGNMENTS.

	Pin	(Component	Side) Description	Pin	(Circui Mnemonic	t Side) Description
Power Supplies	1 3 5 7 9	GND +5 +5 +12 -5 GND	Signal GND +5 VDC +5 VDC +12 VDC -5 VDC Signal GND	2 4 6 8 10 12	GND +5 +5 +12 -5 GND	Singal GND +5 VDC +5 VDC +12 VDC -5 VDC Signal GND
Bus Controls	13 15 17 19 21 23 25 27 29 31 33	BCLK* BPRN* BUSY* MRDC* IORC* XACK* AACK* BHEN* CBRQ* CCLK* INTA*	Bus Clock Bus Priority In Bus Busy Mem Read Command I/O Read Command XFER Acknowledge Not Used Byte High Enable Common BUs Request Constant Clock Interrupt Acknowledge		INIT* BPRO* BREQ* MWTC* IOWC* INH1* INH2* ADR10* ADR11* ADR12* ADR13*	Initialize Bus Priority Out Bus Request Mem Write Command I/O Write Command Inhibit 1 (RAM) Inhibit 2 (ROM) Address Bus
Interrupts	35 37 39 41	INT6* INT4* INT2* INT0*	Parallel Interrupt Requests	36 38 40 42	INT7* INT5* INT3* INT1*	Parallel Interrupt Requests
Addresses	43 45 47 49 51 53 55	ADRE* ADRC* ADRA* ADR8* ADR6* ADR4* ADR2* ADRO*	Address Bus	44 46 48 50 52 54 56 58	ADRF* ADRD* ADRB* ADR9* ADR7* ADR5* ADR3* ADR1*	Address Bus
Data	59 61 63 65 67 69 71 73	DATE* DATC* DATA* DAT8* DAT6* DAT4* DAT2* DAT0*	Data Bus	60 62 64 66 68 70 72 74	DATF* DATD* DATB* DAT9* DAT7* DAT5* DAT3* DAT1*	Data Bus
Power Supplies	75 77 79 81 83 85	GND -12 +5 +5 GND	Signal GND -12 VDC +5 VDC +5 VDC Signal GND	76 78 80 82 84 86	GND -12 +5 +5 GND	Signal GND12 VDC +5 VDC +5 VDC Signal GND

2-30. Interrupt Request Lines (INT0* through INT7*)

These eight lines are used to connect jumper-selectable interrupts to the data bus. The on-board Am9085-generated interrupt can be connected to any of the eight interrupt request inputs. INTO* is the highest priority interrupt and INT7* is the lowest priority.

2-31. Initialization

This signal from the system bus resets the board to a known internal state.

2-32. Input/Output Read Command (IORC*)

The IORC* signal is used for I/O input control. The I/O port address is on the system address bus. IORC*, along with a port address recognized by the FDC, is a request to read data from the addressed FDC register.

2-33. Input/Output Write Command (IOWC*)

The IOWC* signal indicates that an I/O port address is on the system bus address lines. The address and data must be stable on the system bus 50ns prior to activation of the write command.

2-34. Memory Read Command (MRDC*)

The MRDC* signal performs in the same manner as the IORC* signal except that a memory address is on the address bus instead of an I/O port address. MRDC* is generated by the FDC to read data from main (host) memory.

2-35. Memory Write Command (MWTC*)

The MWTC* signal performs in the same manner as the IOWC* signal except that a memory address is on the address bus instead of an I/O port address. MWTC*

is generated by the FDC to write data into the main (host) memory.

2-36. Transfer Acknowledge (XACK*)

This signal is sent to the FDC from the system bus indicating that the specified read or write operation has been completed and that data has been placed onto, or accepted from, the system bus data lines.

2-37. FLOPPY DISK DRIVE INTERFACE

Connector P4 is a 50-pin double-sided edge connector that interfaces the FDC board to the floppy disk drives. The floppy disks are connected together through a 50-pin flat cable to P4 of the FDC board and additional disk drives are connected in daisy chain fashion, drive-to-drive. Pin assignments for Connector P4 are listed in table 2-15. The last drive connected to the string must have a terminator installed.

2-38. Track Greater Than 43 (TG43*)

TG43* active indicates to the disk drive that the read/write head of the selected drive is positioned between tracks 44 and 76. Activation of the signal occurs only during a read or write command.

2-39. Write Protect (WRPT*)

When a write command is issued by the FDC, the write protect signal is sampled by the FD1771. A logic low terminates the command and sets the write protect status bit.

2-40. Track 00 (TR00*)

At a logic low, the TR00* signal from the disk drive indicates the read/write head is positioned at track $\emptyset\emptyset$.

TABLE 2-15. P4 CONNECTOR PIN ASSIGNMENT.

	Component Side			Circuit	Side
Pin	Mnemonic	Description	Pin	Mnemonic	Description
2 4	GND	Signal Ground	1	GND	Signal Ground
4	GND	Signal Ground	3		
6 8	TG43	Track Greater than 43	3 5 7		
8					
10	* 2 SIDED	2 Sided	9		
12	* DISK CHANGE		11		
14	* SIDE SELECT		13		
16	* IN USE		15		
18	* HEAD LOAD		17		
20	INDEX	Index Pulse	19		
22	* READY	Ready	21		
24	* Sector	Sector (851 Only)	23		
26	DSØ1	Drive 1 Select	25		
2 8	DSØ2	Drive 2 Select	27		
30	DSØ3	Drive 3 Select	29		
32	DSØ4	Drive 4 Select	31		
34	DIR	Direction	33		
36	STEP	Step	35		
38	WD	Write Data	37		
40	WG	Write Gate	39		
42	TRØØ	TrackØØ	41		
44	WPRT	Write Protect	43		
46	RD	Read Data	45		
48	SEP DATA	Separated Data	47		
50	SEP CLK	Separated Clock	49	GND	Signal Ground

^{*}These signals are defined in more detail in the Shugart SA800/801 OEM Manual.

2-41. Index Pulse (IP*)

The index pulse is a 10usec logic low pulse which indicates to the FDC that the selected disk drive read/write head has sensed the index notch on the diskette.

2-42. Ready

This signal from the selected floppy disk drive indicates its ready status and is examined prior to initiating a read or write command by the FD1771. A logic-low at P4 (READY*) indicates that the drive is ready. If the ready signal is high, no read or write operation is performed and an interrupt is gener-

ated. A seek operation can be performed regardless of the ready signal condition.

2-43. Write Gate (WG)

The write gate signal from the FDC board (P4, WRITE GATE*) is activated (logic-low) to the selected drive when a write operation is performed.

2-44. Write Data (WD)

The write data stream is a serial train of data and clock pulses, each pulse being 500ns in duration.

2-45. Direction (DIRC)

The direction signal is either a logic high or low that indicates to the disk drive the direction the heads must move when the step signal activates. A logic-high at P4 (DIR) causes the head to move out (toward track $\emptyset\emptyset$); and a logic low causes the head to move in (toward track 76).

2-46. Step (PH1/STEP)

The step signal is a positive pulse of 4usec duration that causes the disk drive heads to move one track in or out (depending on the state of the DIRC signal).

2-47. 2 Sided

This logic-high signal indicates that a double-sided drive is in use.

NOTE

This same pin would be used to indicate seek COMPLETE when used with persi drive.

2-48. Read Data

Raw data (clock and data together) from the diskette come to the FDC board via the READ DATA line and are processed by the on-board data separator where the clock data pulses are separated and gated to the FD1771.

2-49. Drive Select (DS01*-DS04*)

Four drive select lines (DSØ1*-DSØ4*) go from the FDC board to the disk drives to select a specific drive. Only one of these lines is active (low) at a time. Each drive is address programmed and is set to a location 1 through 4.

CHAPTER 3 OPERATION AND PROGRAMMING

3-1. INTRODUCTION

The floppy disk controller board operates under command of the host CPU. The host CPU can interrogate the FDC by reading the status byte in the on-board status register. The host CPU can also set-up operating parameters by writing the data into three mail-box registers in the FDC and initiating one of eleven operations by writing a command code fourth mail-box into a (referred to as the command register). Once a command is initiated. on-board CPU (under control of the firmware) continues without host CPU intervention until the operation is complete.

Each FDC board may be uniquely configured through the placement of jumpers on the board. The I/O port address to which the FDC board responds may be selected by on-board switches. Placement of jumpers is discussed in chapter 2.

The FDC provides two interfaces, one to the host CPU, and the other to the floppy disk unit. The host CPU/FDC board interface consists of an INTEL MULTIBUS through which commands and data are passed from the host CPU to the FDC. Status, disk data, and 20-bit DMA addresses are passed back to the host CPU. The floppy disk interface consists of head positioning control signals, write gate control signals, and data transfer lines. Each function is hard-wired to the appropriate disk drive.

3-2. BOARD SELECTION

The port address of the FDC board is set-up by six two-position DIP switches. When set, these switches (SW1 through SW6) select the address to

which the FDC board will respond. These switches correspond to address bits 2 through 7, respectively. Address bits \emptyset and 1 select the I/O port through which parameters are passed.

3-3. FUNCTIONAL CONFIGURATION

Jumpers may be required on the FDC board in positions other than those installed at the factory. The placement, definition, and uses of the jumper selectable features are included in chapter 2. The manner in which they are installed, to accomodate factory installed firmware, is also included. positions described jumper chapter 2 should be verified before the board is put into service.

3-4. FIRMWARE DESCRIPTION

The Am95/6110 Floppy Disk Controller firmware (PN-02050068) resides in the Am95/6110 controller E-PROMs. A description of the factory installed firmware is shown as a listing in table 3-1.

The firmware consists of program routines for the on-board Am9085A CPU. These routines interrogate the mail-box registers, set up operating parameters, determine which of the eleven commands is requested, implement the command, exercise the FD1771 Floppy Disk Formatter/Controller, and the Am9517 Multimode DMA Controller to produce floppy disk operating signals, and perform other FDC board operations.

Briefly, the firmware and Am9085 CPU function as follows. Writing a command into the command register (R3) sets the Command Bit flip-flop on the FDC board. This causes the on-board CPU to process

TABLE 3-1.

```
AMC MACRO ASSEM 1.0
                        #001
                                 AMC 95/6110 SINGLE DENSITY FDC V1.3
                                          ;SET TO 6110 OR 6120
17TE =
                TYPE
                         EQU
                                  6110
                                  EQ 6120
                ΙF
                         TYPE
                                  'AMC 95/6120 SINGLE/DOUBLE DENSITY FDC V1.0'
                         TITLE
                         ELSE
                         TITLE
                                  'AMC 95/6110 SINGLE DENSITY FDC V1.3'
                         ENDIF
                         PAGE
                                  43
                $-MACRO
                SIM
                         MACRO
                                  VALUE
                         MVI
                                  A, VALUE
                         DB
                                  30H
                         ENIM
                RIM
                         MACRO
                                  20H
                         DB
                         ENIM
                         HOST REGISTERS
                RØ
0030 =
                         EQU
                                  30H
                                           ;UNIT/PAGE
0031 =
                R1
                         EQU
                                           ;TRACK/MSB ADDRESS
                                  31H
0032 =
                R2
                         EQU
                                  32H
                                           ;SECTOR/ISB ADDRESS
@@33 =
                                  33H
                R3
                         EQU
                                           ; COMMAND/STATUS
                         1771 REGISTERS
0000 =
                FDCST
                         EQU
                                           : COMMANT/STATUS
                                  Ø
0001 =
                FDTRK
                         EQU
                                  1
                                           TRACK
0002 =
                FDSEC
                         EQU
                                  2
                                           ;SECTOR
0003 =
                         EQU
                FDATA
                                  3
                                           ; DATA-TRACK FOR SEEK
                         FDC REGISTERS
0048 =
                CMDSTA
                         EQU
                                  48H
                                           ; COMMANI/STATUS
                                           SYSTEM 29 RESET
0049 =
                RESET
                         EQU
                                  49H
                                           ; ADDRESS PAGE
; COMMAND RESET
004A =
                SEGMT
                         EQU
                                  4AH
004B =
                         EQU
                CMDRES
                                  4BH
004D =
                DRSEL
                         EQU
                                  4DH
                                           :UNIT SELECT
004E =
                RELSE
                         EQU
                                  4EH
                                           ;SYSTEM 29 RELEASE
                         1771 COMMANDS
```

```
AMC MACRO ASSEM 1.0
                         #002
                                  AMC 95/6110 SINGLE DENSITY FDC V1.3
00D0 =
                 FRCIN
                          EQU
                                   ØDØH
                                            FORCE STATUS I
200A =
                          EQU
                                            ; RESTORE
                 RESTR
                                   QAH
                                   1EF
                                            SEEK TRACK
001E =
                 SEEK
                          EQU
                          EQU
EQU
                                            ; READ SECTOR
                                   888
0088 =
                 READ
                                            WRITE SECTOR
                 WRITE
                                   @A8H
00A8 =
00F4 =
                 WRTRK
                          EQU
                                   @F4H
                                            :WRITE TRACK
                 STEP
                          EQU
                                   5AH
                                            ;STEP IN
005A =
                                            ; LOAD HEAD
0016 =
                 LDHED
                          EQU
                                   16E
6610 =
                 UNLOD
                          EQU
                                   1ØH
                                            :UNLOAD HEAD
                          IMA PORTS
0010 =
                 DMØAD
                          EQU
                                   1ØH
                                            CHANNEL Ø ADDRESS
                          EQU
                                            ; CHANNEL Ø WORD COUNT
0011 =
                 DMØWC
                                   11H
0012 =
                 DM1AD
                          EQU
                                   12H
                                            CHANNEL 1 ADDRESS
                                   13H
                                            CHANNEL 1 WORD COUNT; CHANNEL 2 ADDRESS
0013 =
                 DM1WC
                          EQU
0014 =
                 DM2AD
                          EQU
                                   14H
                                            CHANNEL 2 WORD COUNT
0015 =
                          EQU
                                   15H
                 DM2WC
0016 =
                 DM3AD
                          EQU
                                   16H
                                            ; CHANNEL 3 ADDRESS
                                            ; CHANNEL 3 WORD COUNT
; COMMAND/STATUS
0017 =
                                   17H
                          EQU
                 DM3WC
                          EQU
EQU
ØØ18 =
                 DMCST
                                   18H
                                            ; REQUEST
                                   19H
0019 =
                 DMREQ
001E =
                 DMMDE
                          EQU
                                   1BH
                                            ; MODE
                          EQU
                                   1 CH
                                            ; BYTE FLIP-FLOP
€01C =
                 DMBFF
                 DMCLR
                          EQU
                                   1.DH
                                            ; RESET
001D =
001F =
                 DMMS K
                          FQU
                                   1FH
                                            ; MASK
                          ERROR MASKS
                                   9 CH
                                            ; REAL ERROR
009C =
                 RDMSK
                          EQU
                                            ; WRITE ERROR
ØØFC =
                 WRMSK
                          EQU
                                   @FCH
                          REQUEST FORMATS
                          HOME
                                   RØ=UNIT
                                   R3=REQUEST FUNCTION Ø
                          SETPAR
                                   RØ=UNIT
                                   R1=TRACK
                                   R2=SECTOR(2-7TH BIT SET TO FORCE SIDE COMPARE - 6120 ONLY)
                 ;
                                   R3=REQUEST FUNCTION 1
```

```
AMC MACRO ASSEM 1.0 #003
                                      AMC 95/6110 SINGLE PENSITY FDC V1.3
                             STATUS
                                       RØ=UNIT
                                       R3=REQUEST FUNCTION 2
                             CLRINT
                                       R3=REQUEST FUNCTION 3
                             INIDSK
                                       RØ=UNIT
                                       R3=REQUEST FUNCTION 4
                             INTUNT
                                       R3=REQUEST FUNCTION 5
                             INTTRK
                                       R3=REQUEST FUNCTION 6
                             INTSEC
                                       R3=REQUEST FUNCTION 7
                             READ
                                       RØ=PAGE(SEGMENT)
                                       R1=MSB DATA ADDRESS
R2=LSB DATA ADDRESS
                                       R3=REQUEST FUNCTION 4X
                             WRITE
                                       R@=PAGE(SEGMENT)
                                       R1=MSB DATA ADDRESS
R2=LSB DATA ADDRESS
                                       R3=REQUEST FUNCTION 8X
                             EXECUTE
                                       RØ=PAGE(SEGMENT)
                                       R1=MSB PROGRAM ADDRESS
R2=LSB PROGRAM ADDRESS
                                       R3=REQUEST FUNCTION CX
                             x\text{=}0\text{-}63 (PLUS ONE FOR READ/WRITE SECTORS) (PLUS ONE TIMES 64 FOR USER PROGRAM LENGTH IN BYTES)
                             1=SEEK ERROR
                                            2=LOST TATA OR WRITE FAULT
3=READ/WRITE CRC ERROR(SET TO 1 FOR HOME AND 6120 CONTROLLER - ELSE 0 FOr H
4=SECTOR NOT FOUND - SIDE FOR HOME AND STATUS REQUESTS
                                            5=WRITE PROTECT
                                            6=DEVICE NOT READY
7=OPERATION COMPLETE
```

```
AMC MACRO ASSEM 1.0
                          #004
                                   AMC 95/6110 SINGLE DENSITY FDC V1.3
                                     BITS Ø-1 AND 2-4 ARE MUTUALLY EXCLUSIVE THUS:
                                         BITS Ø AND 2=ILLEGAL REQUEST FUNCTION
                                                1 AND 2=TIME-OUT ON DEVICE BUSY OR LOST INTERRUPT
                           UNIT FORMAT:
                                     BIT Ø-1=UNIT Ø-3
                                          2=SIDE \emptyset=\emptyset, 1=1
                                          3=DENSITY @=SINGLE, 1=DOUBLE
                                          4=RETRY C=NONE, 1=9 FOR READ/WRITE, 5 FOR SEEK/HOME
                                         5=BUFFERING &=DISK TO HOST, 1=DISK TO BUFFFR TO HOST 6=INTERRUPT REQUEST &=NONE, 1=INTERRUPT HOST 7=INTERLACE, Ø=1/1, 1=2/1
0000 =
                  PORG
                           EQU
                                              ; PROGRAM OKIGIN
@C@@ =
                  RAMAD
                           EQU
                                     @CØØH
                                              :DATA ORIGIN
0000
                           ORG
                                     PORG
                           IPL RAM TEST - UP/DOWN FF-00 PATTERN-(B KEEPS ERROR CODE THROUGHOUT)
0000 3ED0
                           MVI
                                     A.FRCIN
0002 1300
0004 01FF0F
                           OUT
                                     FDCST
                                               TERMINATE 1771 ACTIVITY
                           LXI
                                     B, ØFFFH
0007 78
0008 D333
                           MOV
                                     A,B
                           CUT
                                     R3
                                               ; INITIALLY SET ALL ERRORS
000A 110004
                                     1,1024
                           LXI
                                     H,RAMAD+1024
000D 210010
                           LXI
0010 2B
                                               ; INITIALLY FILL ALL RAM WITH FF
                  FILL
                           DCX
                                     Н
0011 71
                           MOV
                                     M,C
0012 1B
                                     D
                           DCX
0013 7A
0014 B3
                           MOV
                                     A,D
                           ORA
0015 C21000
                           JNZ
                                     FILL
0018 1604
                           MVI
                                     r.4
                                     A , M
001A 7L
                  UPF
                           MOV
                                              ; CHECK FOR FF AND SET 00 UP
001B 91
001C C26900
                           SUB
                           JNZ
                                     PROM
001F 77
0020 23
0021 1B
                           MOV
                                     M,A
                           INX
                                     H
                           DCX
                                     Ι
0022 7B
                           MOV
                                     A,E
0023 B2
                           ORA
                                     D
0024 C21A00
                           JNZ
                                     UPF
```

```
AMC 95/6110 SINGLE DENSITY FDC V1.3
AMC MACRO ASSEM 1.0
                           #005
                                       H, RAMAD
0027 21000C
                            \Gamma X I
002A 1604
002C 7E
                            MVI
                                       D,4
                                                 CHECK FOR 00 AND SET FF UP
                   UPZ
                                       A,M
                            MOV
002D B7
                             ORA
                                       A
                                       PROM
002E C26900
                             JNZ
                             MOV
                                       M,C
0031 71
0032 23
                             INX
                                       Ë
0033 1B
                             DCX
                                       D
0034 7A
                             MOV
                                       A, D
0035 B3
0036 C34000
                             ORA
                                       Ε
                                       DNI
                             JMP
                                       39H
0039
                             ORG
                   RFTURN
                                                 ; FOR USER PROGRAM RETURN
0039 C37001
                             JMP
                                       CMILP
                             INTERRUPT 7.5
003C D1
                             POP
                                       \mathbf{r}
                                                 ; CLEAR HST RETURN
003D DB00
                                       FDCST
                             ΙN
003F C9
0040 C22C00
                             RET
                                       UPZ
                   DNI
                             JNZ
0043 1604
                             MVI
                                       D,4
0045 2B
0046 7E
                                                 ; CHECK FOR FF AND SET 00 DOWN
                             DCX
                   DNF
                                       Б
                             MOV
                                       A.M
0047 91
                             SUB
                                       C
0048 C26900
004B 77
                             JNZ
                                       PROM
                             MOV
                                       M,A
004C 1B
004D 7A
004E B3
                             DCX
                                       \mathbf{D}
                             MOV
                                       A,D
                             ORA
                                       E
004F C24500
0052 210010
0055 1604
                             JNZ
                                       DNF
                                       H, RAMAD+1824
                             LXI
                                       D,4
                             MVI
                                                 ; CHECK FOR ØØ AND SET FF DOWN
0057 2B
                   DNZ
                             DCX
                                       H
0058 7E
0059 B7
005A C26900
                             MOV
                                       A,M
                             ORA
                                       A
                                       PROM
                             JNZ
                                       M.C
D
005D 71
                             MOV
005E 1B
                             DCX
005F 7A
0060 B3
                             MOV
                                       A,D
                             ORA
                                       E
0061 C25700
                                       DNZ
                             JNZ
                                       B, CEH
0064 060E
                             MVI
ØØ66 78
                             MOV
                                       A,B
```

```
AMC MACRO ASSEM 1.0
                           #006
                                     AMC 95/6110 SINGLE DENSITY FDC V1.3
                                                ;SET NO RAM ERROR
0067 D333
                            OUT
                             IPL PROM TEST - UP/DOWN CHECKSUM AND COMPARE
                   ;
0069 110A01
                   PROM
                            LXI
                                      D.ENTST
206C 210004
                             LXI
                                      H.1024
206F 4D
2070 1A
2071 13
                                      C,L
                             MOV
                  UPC
                            LDAX
                                      D
                                                ; CHECKSUM UPWARDS
                             INX
                                      \Gamma
0072 81
                             ADD
                                      С
0073 4F
                                      C,A
                            MOV
0074 2B
                            DCX
                                      H
0075 7C
                            MOV
                                       A,H
0076 B5
                            ORA
0077 C27000
                             JNZ
                                      UPC
007A FB
007B 1604
                            XCEG
                            MVI
                                      D,4
007D 91
                            SUB
                                      C
                                                ; COMPLEMENT CHECKSUM
007F 4F
007F 2B
0080 7E
                            MOV
                                      \mathbf{C} , \mathbf{A}
                  DNC
                            DCX
                                      H
                            MOV
                                      A.M
                                                ; CHECKSUM DOWNWARDS
0081 81
0082 4F
                            ADD
                                      С
                                      C,A
                            MOV
0083 1B
0084 7A
                            DCX
                                      D
                            MOV
                                      A,D
0095 B3
                            ORA
                                      \mathbf{E}
0086 C27F00
                             JNZ
                                      TNC
0089 B1
008A C29300
                            ORA
                                      С
                             JNZ
                                      DMA
008D 78
                            MOV
                                      A,B
208F E60T
                            ANI
                                      @DE
0090 47
                            MOV
                                      E,A
0091 P333
                                      R3
                            OUT
                                                ;SET NO PROM ERROR
                   ;
                            IPL DMA TEST - MEMORY/MEMORY TRANSFER
0093 D31D
0095 0EFF
                  DMA
                            OUT
                                      DMCLR
                                                ; RESET IMA
                                      C, ØFFH
                            MVI
                                      I,ENTST
0097 110A01
                            LXI
009A 21000C
009D 79
                            ΓXI
                                      E, RAMAD
                                      A.C
IMØWC
                            MOV
009E D311
                            OUT
                                                ;SOURCE WORD COUNT
00A0 AF
                            XRA
                                      A
```

AMC MACRO ASSEM	1.0 #007	AMC 95/6110 SINGLE DENSITY FDC V1.3
00A1 D311	OUT	DMØWC
00A3 7B	MOV	A,E
00A4 D310	OUT	DMØAD ;SOURCE ADDRESS
00A6 7A	MOV	A, D
00A7 D310	OUT	DMØ AD
00 A 9 7 9	MOA	A , C
00AA D313	OUT	DM1WC ; DESTINATION WORD COUNT
OOAC AF	XRA	Α
00AD D313	OUT	PM1WC
00AF D348	OUT	CMDSTA :DIRECTION NOT MULTI-BUS
00B1 7D	MOV	A,L
00B2 D312	OUT	DM1AD ; DESTINATION ADDRESS
00B4 7C	MOV	A,H
00B5 D312 00B7 3E88	OUT MVI	DM1AD A,88H ;SOURCE MODE
	OUT	DMMDE , SOURCE HOLE
00B9 D31B 00BB 3E85	MVI	A,85H ; DESTINATION MODE
00BD D31B	OUT	DMMDE
00BF 3E41	MVI	A.41H ; COMMAND
00C1 D318	OUT	DMCST
00C3 3F04	MVI	A . 4
00C5 D319	OUT	DMREQ : EXECUTE REQUEST
00C7 0C	INR	C
00C8 DB18	IN	DMCST
00CA E602	ANI	2
COCC CAECOO	JΖ	ENDMA ; EOP NOT UP
	DML LDAX	I ; CHECK TRANSFER RESULTS
eede be	CMP	M
00D1 C2E000	JNZ	ENDMA
00D4 13	INX	D ₁₇
00D5 23	INX DCR	H C
00D6 0D 00D7 C2CF00	JNZ	DML
00DA 79	MOV	A,B
ØØDB E6ØB	ANI	ØBH
00DD 47	MOV	B , A
00DE D333	OUT	R3 :SET NO DMA ERROR
	;	
	; IPL FI	C TEST - ECHO REGISTERS
ØØEØ ØEØB	ENDMA MVI	C,11
00E2 113322	LXI	D,2233H
00E5 DB00	ΙN	FDCST

```
AMC MACRO ASSEM 1.0
                          #008
                                   AMC 95/6112 SINGLE DENSITY FDC V1.3
00E7 1F
                           RAR
20E8 PACACI
                                    ENTST
                                             BUSY
                           JС
00FB 79
00EC L301
00EE 7A
                           MOV
                                    A,C
                           CUT
                                    FDTRK
                                              SET TRACK REGISTER
                           MOV
                                    A,D
@@EF D3@2
                                              ;SET SECTOR REGISTER
                           OUT
                                    FDSFC
00F1 7B
                           MOV
                                    A,E
00F2 D303
                           OUT
                                    FDATA
                                             ;SET DATA REGISTER
cef4 DBc1
                           ΙN
                                    FUTRK
00F6 91
                           SUB
00F7 4F
                           MOV
                                    C,A
                                              ; CHECK TRACK REGISTER
00F8 DB02
                           ΙN
                                    FDSEC
00FA 92
                           SUB
                                    D
ØØFB B1
                           ORA
                                    C
                                              ; CHECK SECTOR REGISTER
00FC 4F
00FD DB03
00FF 93
                                    C.A
                           MOV
                           ΙN
                                    FDATA
                           SUB
                                    Ε
@1@@ B1
                           ORA
                                    C
                                              ; CHECK DATA REGISTER
0101 C20A01
                           JNZ
                                    ENTST
Ø104 78
                           MOV
                                    A, B
0105 E607
0107 47
                           ANI
                           MOV
                                    B , A
@108 D333
                           OUT
                                    R3
                                              ;SET NO FDC ERROR
                           INITIALIZE WORKING STORAGE
@10A 31200C
                 ENTST
                           LXI
                                    SP, STACK
010D AF
010E D301
                           XRA
                                    A
                           OUT
                                    FDTRK
                                              ;SET TRACK Ø
0110 D34B
0112 21FFFF
                           CUT
                                    CMDRES
                                             CLEAR COMMAND FF
                           LXI
                                    H,-1
0115 22010C
                                    POSN
                           SHLD
                                              ; CLEAR UNIT POSITIONS
0118 22030C
011B 23
                                    POSN+2
                           SHLD
                           INX
                                    H
Ø11C 2C
                           INR
                                    Τ.
011D 22050C
0120 32130C
0123 3C
                           SHLD
                                    SECTOR
                                              :SECTOR 1. TRACK @
                           STA
                                    INTFLG
                                              ; NO INTERRUPT REQUEST
                           INR
                                    Α
0124 321400
0127 3108
                           STA
                                    SECINC
                                             :1/1 INTERLACE
                           MVI
                                    8,A
0129 320800
0120 07
                                    RECNT
                           STA
                                              ; RETRY COUNT-1
                           RLC
012D 4F
                           MOV
                                    C,A
```

012E 32070C STA UNIT ;UNIT Ø WITH RETRY IF TYPE EQ 6120 MVI A,READ STA IOCODE ;SET NO SIDE COMPARE FOR READ/WRITE
STA IOCODE ; SET NO SIDE COMPARE FOR READ/WRITE
MVI A,ØCH ELSE
0131 3E04 MVI A,4 ENDIF
<pre>0133 D34D OUT DRSEL ;UNIT ZERO, SINGLE DENSITY, SIDE 0 0135 3E7F MVI A.12?</pre>
0137 32000C STA SÉCLEN ;SECTOR LENGTH-1 013A 21E102 LXI H,FUNTN
013D 220B0C SHLD JPTAB ;MISCELLANEOUS FUNCTION JUMP 0140 211F05 LXI F,NFRED
0143 220D0C SHLD JPTAB+2; NON-BUFFERED READ JUMP 0146 21C505 LXI H.NBRIT
0145 220F0C SHLD JPTAB+4; NON-BUFFERED WRITE JUMP 014C 213406 LXI H.PGMRD
014F 22110C SHLD JPTAB+6 ;USER PROGRAM READ JUMP 0152 78 MOV A,B
0153 B7 ORA A 0154 C26701 JNZ SETCOM ; GO SET COMPLETE ON IPL ERROR 0157 RIM
0158 B7 ORA A 0159 F26906 JP BOOT ;GO BOOT SYSTEM 29
STATUS REQUEST C=UNIT
015C CI9201 STREQ CALL SELUN ;SET UNIT STUFF 015F 79 MOV A.C 0160 CI6202 CALL READY
0163 0F SIDSTA RRC 0164 31200C ILLCOM LXI SP,STACK
0167 F680 SETCOM ORI 80H ;SET COMPLETE 0169 D333 OUT H3 ;TELL USER
016P 3A130C LDA INTFLG 016E D348 OUT CMDSTA ;SET/CLEAR INTERRUPT 2170 DB48 CMDLP IN CMDSTA ;CHECK FOR USER COMMAND
0172 B7 ORA A 0173 F27001 JP CMDIP
2176 D34B OUT CMDRES ; CLFAR COMMAND FF 2173 DB33 IN R3 : FETCH REQUEST 217A 5F MOV E.A

```
AMC MACRO ASSEM 1.0
                            #010
                                      AMC 95/6110 SINGLE DENSITY FDC V1.3
217B E63F
                                       3FH
                             ANI
017D 4F
                                       \mathbf{C} , \mathbf{A}
                             MOV
                                                 ; COUNT-1
€17E AB
                             XRA
                                       E
017F 07
                             RLC
0180 07
                             RLC
@181 Ø7
                             RLC
0182 5F
                             MOV
                                       E,A
0183 AF
                             XRA
                                       A
Ø184 57
                             MOV
                                       D,A
0185 D31D
0187 210B0C
                                                 ; RESET DMA
                             OUT
                                       DMCLR
                             TXI
                                       H.JPTAB
@18A 19
                             TAD
                                       D
018B 5E
018C 23
                             MOV
                                       E,M
                                                 ;FETCH VECTOR JUMP
                             INX
                                       H
018D 56
018L DB30
                             MOV
                                       D,M
                             ΙN
                                       RØ
                                                 ; PAGE/UNIT
0190 EB
                             XCHG
0191 E9
                             PCHL
                                                 GO TO JUMP ADDRESS
                   ;
                             SELECT UNIT AND SET VARIABLES CHUNIT
0192 79
                   SELUN
                             MOV
                                       A,C
0193 32070C
0196 21070C
                                       UNIT
                             STA
                   SETUN
                             LXI
                                       H,UNIT
0199 46
019A 71
                             MOV
                                                 ; SAVE PRIOR DRIVE
                                       B,M
                             MOV
                                       M,C
019B 79
019C E608
019F 17
019F 17
                             MOV
                                       A,C
                             ANI
                                       8
                             RAL
                             RAL
@1A@ 17
@1A1 17
                             RAL
                             RAL
@1A2 C67F
                             ADI
                                       127
01A4 32000C
01A7 79
01A3 E610
                             STA
                                       SECLEN
                                                 ;SECTOR LENGTH-1
                             MOV
                                       A,C
                             ANI
                                       10H
21AA 2F
                             RRC
01AB 32080C
                             STA
                                       RECVT
                                                 ; RETRY COUNT-1
01AE 79
01AF 07
01B0 F601
                             MOV
                                       A,C
                             RLC
                             ANI
                                       1
@1B2 3C
                             INR
                                       Α
01B3 32140C
                                       SECINC
                             STA
                                                ; INTERLACE
```

```
AMC MACRO ASSEM 1.0
                        #011
                                AMC 95/6110 SINGLE DENSITY FDC V1.3
Ø1B6 79
                         MOV
                                  A.C
@1B7 @F
                         RRC
Ø1B8 E620
                         ANI
                                  20H
                                  INTFLG ; INTERRUPT REQUEST
Ø1BA 321300
                         STA
                                  A,C
@1BD 79
                         MOV
                                  I,NBRIT
Ø1BE 11C5Ø5
                         LXI
Ø1C1 211FØ5
Ø1C4 E62Ø
                         ΓXΙ
                                  H, NBRED
                         ANI
                                  20H
Ø106 CACFØ1
                         JΖ
                                  SETVEC
01C9 113704
01CC 210703
01CF 220D0C
                                  D.BFRIT
                         LXI
                         LXI
                                  H, BFRED
                SETVEC
                        SHLD
                                  JPTAR+2 ;SET JUMP TABLE APDRESSES
Ø1D2 EB
                         XCHG
@1D3 22@F@C
                                  JPTAB+4
                         SHLD
01D6 79
                         MOV
                                  A,C
                         ΙF
                                  TYPE EQ 6120
                         ANI
                                  €FH
                         XRI
                                  ØCH
                         ELSE
@1D7 E6@7
                         ANI
                                  7
0119 EE04
                         XRI
                                  4
                         ENDIF
                         OUT
                                  DRSEL
                                           :SELECT DRIVE
01DB D34D
01DD E603
                         ANI
01DF 5F
                         MOV
                                  E,A
01E0 1600
                         MVI
                                  D.Ø
                                  H.POSN
                         LXI
01E2 21010C
01E5 19
01E6 7E
                         DAD
                                  \mathbf{D}
                                           CURRENT UNIT POSITION
                         MOV
                                  A,M
01E7 D301
                         OUT
                                  FDTRK
                                           ;TELL 1771
                         MOV
Ø1E9 79
                                  A,C
                         XRA
                                  В
£1EA A8
01EB E603
                                  3
                         ANI
01ED C8
                         RΖ
                                           ; SAME DRIVE
Ø1EE 7E
                         MOV
                                  A,M
01EF 1610
                         MVI
                                  D.UNLOD
Ø1F1 CD85Ø2
                         CALL
                                  LOADA
                                           ;UNLOAD HEAD
01F4 C30004
                         JMP
                                  POSNC
                                           ; AND POSITION NEW DRIVE
                         HOME REQUEST C=UNIT
                 ;
01F7 CD1502
                HMREQ
                         CALL
                                  HOME
                         IF TYPE EQ 6120
```

```
AMC MACRO ASSEM 1.0
                          #Ø12
                                    AMC 95/6110 SINGLE DENSITY FDC V1.3
                            INR
                                      A
                            ENDIF
01FA E6F9
                  PUTST1
                                      @F9H
                            ANI
                                               ; PUT STATUS TYPE I
01FC 57
01FD 73
                            MOV
                                      D,A
                            MOV
                                      A,B
01FE 32050C
                            STA
                                      SÉCTOR
0201 7A
6202 0F
                            MOV
                                      A,D
                            RRC
0203 0F
                            RRC
Ø2Ø4 E6@6
                            ANI
                                      6
0206 B2
                            ORA
                                      D
0207 E616
0209 5F
020A 7A
                                      ØE6H
                            ANI
                            MOV
                                      F,A
                            MOV
                                      A,D
020B E601
                            ANI
020D 07
020E 07
                            RLC
                            RLC
020F 07
                            RLC
0210 07
                            RLC
0211 B3
                            ORA
                                      E
Ø212 C363Ø1
                            JMP
                                      SIDSTA
                            HOME FUNCTION C=UNIT
0215 CD9201
                  HOME
                            CALL
                                      SELUN
0218 0601
                            MVI
                                      P,1
021A AF
                            XRA
021B 32060C
021E 3A080C
0221 0F
                            STA
                                      TRACK
                                      RECNT
                            LDA
                            RRC
0222 320A0C
0225 CD3E02
                            STA
                                      SKTRY
                  HOMEL
                            CALL
                                      RESTORE
0228 F8
0229 F604
022B 7B
                            RM
                                               ; NOT READY
                            ANI
                            MOV
                                      A,E
Ø22C CØ
                                                ;GOOD HOME
                            RNZ
022D 210A0C
0230 35
                            LXI
                                      H,SKTRY
                            DCR
0231 F22502
                            JP
                                      HOMEL
                                               ; RETRY
0234 09
                            RET
                            RESET NON-BUFFERED ADDRESS - - FALL INTO RESTORE - -
```

```
AMC MACRO ASSEM 1.0
                         #013
                                  AMC 95/6110 SINGLE DENSITY FDC V1.3
0235 2A000F
                                   BUFF
                 RSNBA
                          THTL
0233 7D
                          MOV
                                    A.L
0239 D316
                                   DM3AD
                          OUT
023F 7C
                          MOV
                                   A,H
0230 D316
                          OUT
                                   TM3AD
                          EXECUTE RESTORE
023E 3A070C
                 RESTORE LDA
                                   UNIT
0241 CD6202
0244 F8
                          CALL
                                    READY
                                             ; NOT READY
                          RM
2245 3A070C
                          LIA
                                    UNIT
0248 F603
                          ANI
                                    3
024A 5F
                          MOV
                                    E,A
024B 1600
                          MVI
                                   D.Ø
024T 21010C
                          LXI
                                   E, POSN
Ø25Ø 19
                          DAD
                                   T:
0251 72
0252 160A
0254 CD8702
0257 E6DC
                                            ;SET POSTION ZERO
                          MOV
                                   M,D
                                    D.RESTR
                          MVI
                          CALL
                                    ISSUE
                          ANI
                                    ØDC H
0259 5F
025A DB48
                 STSID
                          MOV
                                   E,A
CMDSTA
                          ΙN
025C E610
                          ANI
                                   10H
225F 07
025F B3
                          RLC
                          ORA
                                    \mathbf{E}
0260 5F
                          MOV
                                   E,A
0261 C9
                          RET
                          CHECK READY FOR TYPE I COMMANDS
                           ΙF
                                    TYPE EQ 6120
                 READY
                          ANI
                                    ØFH
                                    1CB
                          XRI
                           ELSE
0262 E607
                 READY
                          ANI
                                    @CH
0264 EE0C
                          XRI
                           ENDIF
0266 D34D
                          OUT
                                    DRSEL
0268 57
                          MOV
                                    D, A
0269 3ED0
                                    A,FRCIN
                          MVI
026B D300
                          OUT
                                    FDCST
026D E5
                          PUSH
                                   Η
```

```
AMC MACRO ASSEM 1.0
                         #014
                                  AMC 95/6110 SINGLE DENSITY FDC V1.3
026F E1
                          POP
026F E5
                          PUSH
                                   H
0270 E1
                          POP
                                   H
Ø271 DB00
                                   FDCST
                          ΙN
0273 E600
                          ANI
                                   Ø C Ø H
0275 CD5902
                          CALL
                                   STSID
€278 7A
                          MOV
                                   A,D
                          IF
                                   TYPE EQ 6120
                          ANI
                                   ØFH
                          ELSE
0279 E607
                                   7
                          ANI
                          ENDIF
027B D34D
027D 7B
                          OUT
                                   DRSEL
                          MOV
                                   A,E
027E B7
                          ORA
                                   A
Ø27F C9
                          RET
                          LOAD HEAD FOR READ/WRITE
0280 1616
                 LOAD
                          MVI
                                   D, LDHED
0282 3A060C
0285 D303
                                   TRACK
                          LDA
                 LOADA
                          OUT
                                   FDATA
                          ISSUE COMMAND IN D
0287 1E00
                 ISSUE
                          MVI
                                   E,Ø
0289 1D
                          DCR
                 ISSUEA
                                   T.
                                   ISSUEC : BUSY
@29A CAA9@2
                          JΖ
028D DB00
                                   FDCST
                          ΙN
028F 1F
0290 DA8902
                          RAR
                                   ISSUEA
                          JС
2293
                          SIM
                                   1 BH
                                             ;CLEAR INTERRUPT
0296 7A
0297 D300
                          MOV
                                   A,D
                 ISSUEE
                                   FDCST
                                             ; ISSUE COMMAND
                          OUT
Ø299 FB
                          ΕI
                                   D,2000
029A 11D007
                 ISSUED
                          LXI
029D AF
                 ISSUEB
                          XRA
                                   A
029E 3D
029F C29E02
                 ISSUEF
                          DCR
                                    A
                          JNZ
                                   ISSUEF
                                            ; WAIT FOR INTERRUPT
Ø2A2 1B
                          DCX
                                   D
02A3 7A
                          MOV
                                   A,D
02A4 B3
02A5 C29D02
                          ORA
                          JNZ
                                   ISSUEB
```

```
AMC 95/6110 SINGLE DENSITY FDC V1.3
AMC MACRO ASSEM 1.0
                         #015
02A8 F3
02A9 78
                          DΙ
                 ISSUEC
                          MOV
                                   A,B
02AA 32050C
02AD 3E06
                                   SECTOR
                          STA
                          MVI
                                   A,6
                                    ILLCOM ; NO INTERRUPT
02AF C36401
                          JMP
                          SET PARAMETER REQUEST C=UNIT, EL=TRACK/SECTOR
02B2 DB31
                 SETPAR
                          ΙN
                                    R1
02B4 67
02B5 DB32
                          MOV
                                   H,A
                          ΙN
                                   R2
                          IF TYPE EQ 6120
                                   B,A
7FH
                          MOV
                          ANI
                          ENDIF
                                   L,A
SECTOR
                          MOV
Ø2B7 6F
22B8 22050C
                          SHLD
                          IF TYPE FQ 6120
                                    L.8¢H
                          MVI
                          MOV
                                    A,B
                          ANA
                                    L
                                             ;STRIP COMPARE FLAG
                          RLC
                          MOV
                                    B,A
                          MOV
                                    A,C
                          ANI
                                    4
                                             STRIP SIDE FLAG
                                    \mathbb{B}
                          ORA
                          RLC
                          ORA
                                    IOCODE ; SET CONDITIONAL READ/WRITE
                          STA
                           ENDIF
02BB CD9601
02BE AF
                                             :SET UNIT STUFF
                          CALL
                                    SETUN
                 BRTN
                          XRA
                                    SETCOM
02BF C36701
                          JMP
                          CLEAR INTERRUPT REQUEST
@2C2 AF
                 CLRINT
                          XRA
                 MOINT
                          MOV
                                    B,A
Ø2C3 47
                           XRA
                                    A
@2C4 AF
0205 D348
0207 78
                          OUT
                                    CMDSTA
                                            CLEAR INTERRUPT
                          MOV
                                    A.B
02C8 F680
                          ORI
                                    80H
                          OUT
                                    R3
02CA D333
```

```
AMC MACRO ASSEM 1.0
                          #016
                                    AMC 95/6110 SINGLE DENSITY FDC V1.3
Ø200 037001
                                      CMDLP
                            JMP
                            RETURN UNIT REQUEST
02CF 3A070C
02D2 03C302
                  INTUNT
                            LDA
                                      UNIT
                            JMP
                                      NOINT
                            RETURN TRACK REQUEST
02D5 3A060C
                  INTTRK
                                      TRACK
                            LDA
Ø218 C3C3Ø2
                            JMP
                                      NOINT
                            RETURN SECTOR REQUEST
02TB 3A050C
                  INTSEC
                           LDA
                                      SECTOR
@2DE C3C3@2
                            JMP
                                      NOINT
                            REQUEST CODES @-63
02E1 59
                  FUNTN
                            MOV
                                      E,C
02E2 4F
02E3 7B
                                      C.A
                            MOV
                            MOV
                                      A,E
0214 FE08
                            CPI
                                      8
02F6 3E05
02E3 D26701
02EB 1600
                            MVI
                                      A,5
                                      SETCOM ; ILLEGAL FUNCTION
                            JNC
                            MVI
                                      D, \emptyset
                                      H, VECTAB
Ø2ED 21F7@2
                            LXI
Ø2FØ 19
                            DAD
                                      D
02F1 19
                            DAD
                                      D
02F2 5E
                            MOV
                                      E,M
02F3 23
                            INX
02F4 56
                            MOV
                                      I,M
Ø2F5 FB
                            XCEG
02F6 E9
                            PCHL
02F7 F701
                  VECTAB
                            DW
                                      HMREQ
                                                ; HOME REQUEST
02F9 B202
                            I)W
                                      SETPAR
                                               ;SET I/O PARAMETERS
02FB 5C01
02FD C202
                                                STATUS REQUEST
CLEAR INTERRUPT REQUEST
                            DW
                                      STREQ
                                      CLRINT
                            \mathbb{D}W
02FF CE06
                            DW
                                      INIDSK
                                               ; INITIALIZE DISK REQUEST
0301 CF02
0303 D502
                                               ; INTERROGATE UNIT
                                      INTUNT
                            DW
                                               ; INTERROGATE TRACK
; INTERROGATE SECTOR
                            DW
                                      INTTRK
0305 DB02
                            DW.
                                      INTSEC
```

```
AMC MACRO ASSEM 1.0
                         #Ø17
                                  AMC 95/6110 SINGLE DENSITY FDC V1.3
                          MULTIPLE SECTOR BUFFERED READ A=PAGE
0307 D34A
                 BFRED
                          OUT
                                   SEGMT
                                             SET PAGE
                                   A.BUFF-BUFF/256*256
0309 3F00
030B D310
                          MVI
                          OUT
                                   DMØAD
                                            ;M/M SOURCE ADDRESS
0301 3ECF
                          MVI
                                   A, BUFF/256
Ø30F D310
                          OUT
                                   IMCAD
0311 DB32
                                   R2
                          ΙN
0313 D312
                          CUT
                                   TM1AD
                                             ; M/M DESTINATION ADDRESS
0315 DB31
                          ΙN
                                    Я1
0317 D312
                          OUT
                                   DM1AD
0319 AF
                          XRA
                                   A
031A 32090C
031D 3E00
                          STA
                                   RETRY
                                            ;SET READ RETRY
                                   A, BUFF-BUFF/256*256
                 BFREDR MVI
Ø31F D316
                          OUT
                                   DM3AD
                                            ; INPUT ADDRESS
0321 3E0F
0323 D316
0325 3A000C
                                   A,BUFF/256
                          MVI
                          OUT
                                    DM3AD
                                   SECLEN
                          LDA
                          MOV
Ø328 6F
                                    L,A
0329 D311
                          CUT
                                   DMOWC
                                             :M/M SOURCE WORD COUNT
032B AF
                          XRA
                                    A
032C D311
                                   DMØWC
                          OUT
032E 7D
                          MOV
                                    A.L
032F D317
                                    TM3WC
                                             ; INPUT WORD COUNT
                          OUT
0331 AF
0332 D317
                          XRA
                                   A
                                    DM3WC
                          OUT
0334 57
                          MOV
                                   D,A
0335 3F98
0337 D31B
                          MVI
                                    A.98H
                                             :M/M SOURCE MODE
                          OUT
                                   EMMDE
0339 3E85
033E D31E
                          MVI
                                    A,85H
                          OUT
                                   DMMDE
                                             ; M/M DESTINATION MODE
Ø33D 3E57
                                    A,57H
                          MVI
033F D31B
0341 3A050C
                          OUT
                                             ; INPUT MOLE
                                    DMMDE
                                    SECTOR
                          LDA
0344 47
                          MOV
                                    B.A
                                   POSITN
0345 CDEF03
                 BFREDL
                                             ; READ LOOP B=SECTOR. C=COUNT, (HL)=POSITION
                          CALL
0348 FAFA01
                          JM
                                    PUTST1
                 BFREDS
                          XRA
Ø34E AF
034C D348
                          OUT
                                    CMDSTA
                                             ; INPUT TO LOCAL BUFFER
234E 78
                          MOV
                                    A, P
034F D302
                                   FDSEC
                                             ; DESIRED SECTOR
                          OUT
0351 3ED0
                          MVI
                                    A, FRCIN
0353 D300
                                             ; REQUEST STATUS I
                          OUT
                                    FDCST
```

AMC MACRO ASSEM 1.0	#018 AMC 95/6	110 SINGLE DENSITY FDC V1.3
0355 3E40 0357 D318 0359 3E07	MVI A,40H OUT IMCST MVI A,7	COMMANT DMA
035B D31F 035D	OUT IMMSK SIM 1BH	; ENABLE CHANNEL 3
0360 DB00 0362 E620		;HEAD LOAD STATUS
0364 CC8002	CZ LCAD IF TYPE FQ 6120 LDA ICCODE ELSE	
0367 3F88	MVI A,READ ENDIF	
0369 CD9702 0360 E690	CALL ISSUEE ANI REMSK	; EXECUTE READ
036E CAA203 0371 FA8003 0374 57	JZ BFREDG JM PUTST2 MOV D,A	GOOD READ; NOT READY
0375 3E0F 0377 D31F 0379 210900 0370 34 0371 3A0800 0380 BE 0381 7A	MVI A.OFH OUT IMMSK LXI H.RETRY INR M LDA RECNT CMP M MOV A.D	
0382 FA8C03 0385 CD3F02 0388 C31D03 038B AF PUTST3	JM PUTST2 CALL RESTORE JMP BEREDR XRA A	• • = • • • • •
038C 57 PUTST2 038D 73 038E 32050C 0391 7A 0392 E620 0394 ØF 0395 ØF 0396 ØF 0397 B2	MOV I,A MOV A,B STA SECTOR MOV A,C ANI 20H RRC RRC RRC RRC	;SAVE SECTOR/SET READ-WRITF STATUS
0398 E610 039A 57 039B E610 039F 82 039E 0F	ANI QDCH MOV D,A ANI 1CH ADD D RRC	

AMC MACRO A	SSEM 1.0	#Ø19	AMC 95/6:	110 SINGLE DENSITY FDC V1.3
039F C36701 03A2 320900		JMP STA	SETCOM RETRY	; RESET RETRY
03A5 2F		CMA		
03A6 D31F		OUT	DMMSK	DISABLE CHANNEL 3
03A8 3A000C		LDA	SECLEN	
Ø3AB D313		OUT	DM1WC	;M/M DESTINATION WORD COUNT
Ø3AD AF		XRA	A	
Ø3AE D313		OUT	DM1WC	
03B0 3E41 03B2 D318		MVI OUT	A,41E DMCST	* OOMMAND DWA
03B4 3E04		MVI	A.4	COMMAND DMA
Ø3B6 D348		OUT	CMDSTA	; LOCAL BUFFER TO HOST
03BS D319		OUT		REQUEST DMA
03BA DB18	BFREDW	IN	DMCST	;WAIT DMA TRANSFER
03BC E602	DINDI	ANI	2	, wall box likables
03BE CAPAØ3	\	JZ	BFREDW	
03C1 3A140C		LDA	SECINC	
03C4 80		ADD	P	; ADVANCE SECTOR
€305 4 7		MOV	B,A	
0306 D61B		SUI	27	
0308 DAF103		JС	BFREDD	
03CB C2D103		JNZ	BFREDA	; END 2/1 INTERLACE TRACK
03CE 3A140C		L DA	SECINC	
03D1 47	BFRETA	MOV	P,A	
03D2 3D		DCR	A	. TUD 0 /4 TUDDDT 4 CO TATE CO 4 CO
03I3 C2E103		JNZ	BFREDD	; END 2/1 INTERLACE HALF TRACK
03D6 210600 03D9 7E		LXI	E.TRACK	
03DA 3C		MOV INR	A , M	· ATHAMOT MDAGE
031B FE4D		CPI	A 77	; ADVANCE TRACK
03DD CA8B03		JZ	PUTST3	;DISK OVERFLOW
23E0 77		MOV	M.A	*DISE OVERFLOW
03E1 0D	BFREDD	DCR	C	CHECK SECTOR COUNT
03E2 FA8B03		JM	PUTST3	
03E5 3E01		MVI	A,1	12112 12240202
03E7 90		SUB	Ē	
03E8 C24B03		JNZ	BFREDS	; SAME TRACK
23EB 57		MOV	D , A	
03EC C34503		JMP	BFRFDL	; DIFFERENT TRACK
	;	RE-POSI	ITION TRAC	C.K.
03EF 3A070C	POSITN	LDA	UNIT	

```
AMC 95/6110 SINGLE DENSITY FDC V1.3
AMC MACRO ASSEM 1.0
                        #020
03F2 E603
                         ANT
                                  E,A
03F4 5F
                         MOV
03F5 1600
                         MVI
                                  D,Ø
                                  H, POSN
Ø3F7 21010C
                         TXI
03FA 19
                         DAD
                                  D
                                  TRACK
Ø3FB 3A060C
                         LDA
Ø3FE BE
                         CMP
                                  Μ
Ø3FF C8
                         RΖ
0400 3A080C
                POSNC
                         LDA
                                  RECNT
0403 OF
                         RRC
Ø4Ø4 32ØAØC
                         STA
                                  SKTRY
                                           RETRY COUNT
Ø407 7E
                 POSNA
                         MOV
                                  A,M
Ø4Ø8 B7
                         ORA
                                   Α
                                           ; INITIAL REFERENCE - RESTORE FOR SYNC
0409 FA2C04
040C 3A070C
                                  POSND
                         JM
                                  UNIT
                         LDA
040F CD6202
                         CALL
                                  READY
Ø412 F8
Ø413 3AØ6ØC
                         RM
                                  TRACK
                         LDA
0416 D303
                                  FDATA
                         OUT
Ø418 77
                                            ;UPDATE POSITION
                         VOM
                                  M,A
                                  D,SEEK
                         MVI
Ø419 161E
Ø41B CD8702
                         CALL
                                  ISSUE
041E E698
                                  98H
                         ANI
                                           GOOD SEEK
Ø420 C8
                         RZ
                                            :NOT READY
0421 F3
                         RM
0422 5F
                         MOV
                                   E,A
0423 3A0A0C
                 POSNB
                         LDA
                                  SKTRY
0426 3D
0427 320A00
                          DCR
                                   SKTRY
                          STA
042A 7B
                         MOV
                                   A,E
042B F8
                                            :END RETRY
                         RM
                                   RESTORE
                 PCSND
042C CD3E02
                          CALL
042F E604
                          ANI
                                   POSNA
0431 C20704
                          JNZ
0434 C32304
                          JMP
                                   POSNB
                          MULTIPLE SECTOR BUFFERED WRITE A=PAGE
                 ;
                          OUT
                                   SEGMT
                                            ;SET PAGE
0437 D34A
                 BFRIT
                                   A.BUFF-BUFF/256*256
Ø439 3EØØ
                          MVI
                                           ; M/M DESTINATION ADDRESS
043B D312
                         OUT
                                   DM1AD
043D 3E0F
043F D312
                          MVI
                                   A, BUFF/256
                          OUT
                                   DM1AD
```

AMC MACRO ASSEM	1 1.0	#021	AMC 95/611	Ø SINGLE DENSITY FDC V1.3
0441 DB32		IN	R2	
Ø443 T310		OUT		M/M SCURCE ATTRESS
0445 DB31		IN	k1	
0447 D310		OUT	DMØAD	
0449 3E00		MVI	A.BUFF-BU	FF/256*256
044B D316		OUT	IM3AD ;	OUTPUT ADDRESS
044D 3E0F		MVI	A,BUFF/25	6
044F D316		OUT	IM3AD	
2451 3A000C		LDA	SECLEN	
0454 6F		MOV	L, A	
0455 D313		OUT		M/M DESTINATION WORD COUNT
0457 AF		XRA	A	
0459 D313		OUT	DM1WC	
045A 7D		MOV	A.L	OVERNIE CORP. CONT.
045B D317		OUT		OUTPUT WORD COUNT
045D AF		XRA	A	
045k r317		OUT	IM3WC	
0460 57		MOV	I), A	
0461 3E88		MVI	A,83H	W/W COMPAT WORT
0463 D31B 0465 3E95		CUT		M/M SOURCE MODE
0467 D31B		MVI OUT	A,95H IMMDE :	M /M DECETHANTON NODE
0469 3E5B		MVI	A,5BH	M/M DESTINATION MODE
046B D31B		OUT		OUTPUT MODE
046D 3A050C		LDA	SECTOR	OUTFUL MODE
0470 47		MOV	E.A	
	BFRITL	CALL		WRITE LOOP B=SECTOR, C=CCUNT, (HI)=POSITION
0474 FAFA01	211111	JM	PUTST1	while book besiden, o-ocomi, they-resilion
	BFRITS	LDA	SECLEN	
047A D311	21	OUT		M/M SOURCE WORD COUNT
047C AF		XRA	Α	Sookob word goons
047D 32090C		STA		SET RETRY COUNT
0480 D311		OUT	DMØWC	
0482 3E41		MVI	A,41H	
0484 D318		OUT		COMMAND DMA
0486 3E06		MVI	A,6	
0488 D349		OUT	CMDSTA :	HOST TO LOCAL BUFFER
048A 3E04		MVI	A,4	
048C D319		OUT		REQUEST TMA
	PFR ITW	IN		WAIT DMA TRANSFER
0490 E602		ANI	2	
0492 CASE04		JΖ	EFRITW	
0495 AF	BFRITR	XRA	A.	

AMC N	ACRO ASSEM 1	.0 #022	AMC 95/6	110 SINGLE DENSITY FDC V1.3
£496	D348	OUT	CMDSTA	OUTPUT FROM LOCAL BUFFER
0498		MOV	A.B	TOOTIOT PROTE BOOKE BOFFER
2499	D302	OUT	FDSEC	; DESIRED SECTOR
649B		MVI	A.FRCIN	, DESTREE BESTOR
Ø49D		OUT	FDCST	; REQUEST STATUS I
049F		MVI	A,4@H	TREGUEST STRICS I
Ø4A1		OUT	DMCST	; COMMAND DMA
04A3		MVI	A.7	VOCINIAND DIA
04A5		OUT	DMMSK	; ENABLE CHANNEL 3
Ø4A7	2021	SIM	1 BH) ENABLE CHANNEL O
	TORRA			HEAD LOAD STATUS
Ø4AC	TESO.	ANI	20H	, DEAL LOAD STATUS
CAAD	CCOCCO	ANI CZ		
CHAD	CCOEBZ	ርሪ ፕሮ ጥሄክ	LOAD E EQ 6120	
		11 11		
		DDA	IOCODE 20H	
		UNI	zen	
0481	31140	MUT	A.WRITE	
S TI I	Onto	יים די אורים ביי אורים איים	n, walle	
24R3	DB00 E620 CC8002 3FA8 CI9702 F6FC CAEE04 57 E6C0 7A C28C03 3F0F D31F 21090C 34 3A080C BE	CAT.T.	ISSUEE	; FXECUTE WRITE
04R6	FAFC	ANIT	WRMSK) PAECOIE WRITE
0.4B9	CAEE04	J.7.	BFRITG	GOOD WRITE
Ø488	57	MOV	D.A	WHILE
04BC	E600	ANT	ØCØH	
0.4BE	7 A	MOV	A.D	
04BF	028003	JNZ		NOT READY OR WRITE PROTECT
0402	SPOR	MVT	A.ØFH	THE THE PROPERTY OF WATER PROPERTY
04C4	D31F	תווח	DMMSK	DISABLE CHANNEL 3
0406	21.0900	TXT	H.RETRY	ADIOUGH OHMWHE O
0409	34	TNR	M	
6.4CA	3A080C	LDA	FECNT	
04CD	BE	CMP	M	
04CE		MOV	A . D	
	FA8003	JM		:END RETRY
	CD3EØ2	CALL	RESTORE	TEND REIRI
	CDEFØ3	CALL	POSITN	
	FAFA@1	JM	PUTST1	
04DB		MVI		BUFF/256*256
04DD		OUT	DM3AD	; RESET OUTPUT ADDRESS
%4DF		MVI	A.BUFF/	
04E1		OUT	TM3AD	
	3A000C	LDA	SECLEN	
04E6		OUT		RESET OUTPUT WORD COUNT
2 100	2011	001	D. ION O	AMEDIA COLLOI WORD COUNT

AMC MACRO ASSEM 1.0	#023 AMC 95/6	110 SINGLE DENSITY FDC V1.3
Ø4E3 AF	XRA A	
04E9 D317	OUT DM3₩C	
04FB C39504	JMP BFRITR	
Ø4EE 2F BFRITG		
Ø4EF D31F	OUT DMMSK	;DISABLE CHANNEL 3
04F1 3A140C	LDA SECINC	
04F4 80	ADD B	; ADVANCE SECTOR
04F5 47	MOV B.A	
04F6 D61B	SUI 27	ANOTE THE DESIGN
04F3 DA1105	JC BFRITD	; NOT END TRACK ; END 2/1 INTERLACE TRACK
04FB C20105	JNZ BFRITA LTA SECINC	, END 2/1 INTERLACE TRACK
04FE 3A140C		
0501 47 BFRITA 0502 3D	MOV B,A DCR A	
0502 5D 0503 C21105	JNZ BFRITD	; END 2/1 INTERLACE HALF TRACK
0506 21060C	LXI F.TRACK	
0509 7E	MOV A.M	•
050A 3C	INR A	; ADVANCE TRACK
050B FE4D	CPI 77	,
050D CASB03		:DISK OVERFLOW
Ø510 77	MOV M.A	
Ø511 ØD PERITI	The state of the s	; CHECK SECTOR COUNT
Ø512 FA8BØ3	JM PUTST3	; END REQUEST
Ø515 3EØ1	MVI A,1	
Ø517 9Ø	SUB B	
0518 C27704	JNZ BFRITS	SAME TRACK
Ø51B 57	MOV D.A	
Ø510 0371Ø4	JMP BFRITL	; DIFFERENT TRACK
•		NAME TO THE PART A DAME
; ;	MULTIPLE SECTOR	R NON-BUFFERED READ A=PAGE
Ø51F D34A NBRED	OUT SEGMT	;SET PAGE
Ø521 DB32	IN R2	
0523 D316	OUT DM3AD	; INPUT ADDRESS
Ø525 DB31	IN R1	
Ø527 D316 NBREDE		
0529 3F47	MVI A,47H	A TURKE MODE
Ø52B D31B	OUT DMMDE	; INPUT MODE
052D 3E02	MVI A.2	· INDIA TO HOST
052I D348	OUT CMDSTA	; INPUT TO HOST
Ø531 3E4Ø	MVI A,40H	; COMMAND DMA
0533 D318	OUT DMCST LDA SECTOR	, COULTEND DUR
0535 3A050C	LIM SECTOR	

AMC MACRO ASSEM 1.0	#024	AMC 95/6110 SINGLE DENSITY FDC V1.3
2538 4 ?	MOV	В, А
0539 AF	XRA	A
Ø53A 320900	STA	RETRY ; SET READ RETRY
Ø53D CDEFØ3 NBREDR		POSITN
0540 FAFA01	JM	PUTST1
0543 3A000C NBREDL		SECLEN
0546 D317	OUT	DM3WC ; INPUT WORD COUNT
0548 AF	XRA	A DAG ZALO
0549 D317 054B DB16	OUT IN	DM3WC DM3AD
054D 6F	MOV	L,A
054D DB16	IN	DM3AD
0550 67	MOV	H.A
0551 22000F	SHLD	BUFF ; SAVE ADRESS FOR RETRY
0554 78 NBREDS		A.B
6555 D362	OUT	FDSEC : DESIRED SECTOR
0557 3ED0	MVI	A.FRCIN
Ø559 D300	OUT	FDCST ; REQUEST STATUS I
055B 3E07	MVI	A.7
055D D31F	CUT	IMMSK ; ENABLE CHANNEL 3
Ø55F	SIM	1 PH
0562 DE00	IN	FDCST : HEAD LOAD STATUS
0564 E620	ANI	20H
0566 CC8002	CZ	LOAI
		E EQ 6120
	LDA	ICCODE
Ø569 3E88	ELSE MVI	A DEAD
M208 2F88	ENDIF	A, READ
0561 CD9702	CALL	ISSURE ; EXECUTE READ
056E E69C	ANI	RDMSK
0570 CA8105	JZ	NBREDG ; GOOD READ
0573 FA8C03	JM	PUTST2 ; NOT REALY
Ø576 57	MOV	D, A
Ø577 3E2F	MVI	A.CFH
0579 F31F	TUO	IMMSK ; DISABLE CHANNEL 3
Ø57B 21090C	LXI	H, RETRY
057E 34	INR	M i
057F 3A080C	LDA	RECNT
0532 BE	CMP	M
0583 7A	WO A	A,D
0584 FA8CØ3	JM CATT	PUTST2 ; END RETRY
0537 CD3502	CALL	RSNBA

AMC MACRO ASSEM 1.0	#025 AMC 95/6	110 SINGLE DENSITY FDC V1.3
058A C33D05 058D 32090C NBREDG 0590 2F	JMP NBREDR STA RETRY CMA	; RESET RETRY COUNT
0591 D31F 0593 3A140C	OUT DMMSK LIA SECINC	;DISABLE CHANNEL 3
0596 80	ADD B	; ADVANCE SECTOR
Ø597 47	MOV B, A	ADVANCE SECIOR
2598 D61B	SUI 27	
059A DAB305		; NOT END TRACK
059D C2A305	JNZ NBREDA	END 2/1 INTERLACE TRACK
05A0 3A140C	LIA SECINC	
Ø5A3 47 NBREDA		
65A4 3D	DCR A	
05A5 C2B3Ø5	JNZ NBREDD	
05A8 21060C	LXI F, TRACK	
05AB 7E	MOV A.M	
Ø5AC 3C	INR A	; ADVANCE TRACK
05AD FF4D	CPI 77	ADTOK OUDDDIOU
05AF CASE03 05B2 77		DISK OVERFLOW
0582 77 0583 0D NBREDI		; CHECK SECTOR COUNT
05B4 79	MOV A,C	CHECK SECTOR COUNT
05B5 3C	INR A	
05B6 CA8B03		; END REQUEST
05B9 FA7506		SYSTEM 29 BOOT EXIT
05BC 3EØ1	MVI A,1	70101111
05BE 90	SUB B	
05BF C25405	JNZ NBREDS	SAME TRACK
0502 033D05	JMP NBREDR	; DIFFERENT TRACK
;		
;	MULTIPLE SECTOR	NON-BUFFERED WRITE A=PAGE
05C5 D34A NBRIT	CUT SEGMT	;SET PAGE
0507 DB32	IN R2	
0509 D316	OUT IMSAD	;OUTPUT ADDRES
Ø5CB DP31	IN R1	
05CD D316	OUT DM3AD	
05CF 3E4P	MVI A.4BH	
05D1 D31B	OUT DMMDE	;OUTPUT MODE
05D3 3E02	MVI A,2	. CIMPUM TACM
05D5 D348	OUT CMDSTA	;OUTPUT FROM HOST
05D7 3F40 05D9 D318	MVI A,40H OUT DMCST	COMMAND DMA
RICH BUSIS	OUT DECST	· COULTANT DUY

AMC MACRO ASSEM 1.0	#026	AMC 95/6:	110 SINGLE DENSITY FDC V1.3
05DB 3A050C	LDA	SECTOR	
05DE 47	MOV	B , A	
Ø5DF AF	XRA	A	
05E0 32090C	STA	RETRY	;SET WRITE RETRY
Ø5E3 CDEFØ3 NBRITR		POSITN	
05E6 FAFA01	JM	PUTST1	
05E9 3A000C NBRITI		SECLEN	
05EC D317	OUT	DM3WC	COUTPUT WORD COUNT
05EE AF	XRA	A	
05EF 1317	OUT	DM3WC	
Ø5F1 DB16	IN	DM3AD	
05F3 6F	MOV	L,A	
Ø5F4 IB16	IN	DM3AD	
05F6 67	MOV	E,A	ACAUM ADDDDCC MOD CHMOU
05F7 2200ØF	SHLD	BUFF	SAVE ADDRESS FOR RETRY
05FA 78 NBRITS		A,B	. DEGIDED GRAMAD
Ø5FB D302 Ø5FD 3ED0	OUT	FDSEC	; DESIRED SECTOR
05FF 1300	MVI OUT	A,FRCIN	· DEOUTER CMAMIC I
0601 3E07		FDCST	; REQUEST STATUS I
0603 D31F	MVI OUT	A,7 DMMSK	; ENABLE CHANNEL 3
06 0 5	SIM	1 BH	PERMADE CHANNED 3
0608 DB00	IN	FDCST	;HEAD LOAD STATUS
060A E620	ANI	20H	The Hone States
260C CC8002	CZ	LOAD	
		FQ 6120	·
	LDA	IOCODE	
	ORI	2ØH	
	FLSE		
060F 3EA8	MVI	A, WRITE	
	ENDIF		
0611 CD9702	\mathtt{CALL}	ISSUEE	; EXECUTE WRITE
0614 E6FC	ANI	WRMSK	
0616 CA3606	JΖ	NBRITG	GOOD WRITE
0619 57	MOA	I.A	
261A E6C2	ANI	ecen	
061C 7A	MO V	A,D	*AIOM DELADY OD LIDIEM DECEMBER
061r C28CØ3	JNZ	PUTST2	; NOT READY OR WRITE PROTECT
0620 3E0F 0622 D31F	MVI OUT	A,ØFH	;DISABLE CHANNEL 3
0624 21090C	LXI	TMMSK H.RETRY	INTOVOTE CUVINET O
Ø627 34	INR	M, KEIRI	
0628 3A080C	LDA	RECNT	
CCEC ORDCOU	TIL	TYTH O IN T	

TABLE 3-1. (Cont.)

AMC MACRO ASSEM 1.0	#027 A	MC 95/61	110 SINGLE DENSITY FDC V1.3
062B BF 062C 7A 062I FA6C03 0630 013502		M A,D PUTST2 RSNBA	; END RETRY
0633 C3E305 0636 32090C NBRITG 0639 2F	JMP STA CMA	N BRITR RETRY	; RESET RETRY
063A D31F 063C 3A140C	OUT LDA	DMMSK SECINC	;DISABLE CHANNEL 3
263F 80 2642 47 2641 P61B	A L'D MOV S U I	B B,A 27	; ALVANCE SECTOR
0643 IA5C06 6646 C24C06 0649 3A140C 264C 47 NERITA 664D 3D	JC JNZ LIA	NERITO	; NOT END TRACK :END 2/1 INTERLACE TRACK
064k C25006 0651 210600 0654 7E	JNZ LXI MOV	NBRITD H, TRACK A, M	; END 2/1 INTERLACE HALF TRACK
2655 3C 2656 FE4D 2653 CASB03 2658 77	INR CPI JZ MOV	A 77 PUTST3 M,A	; ADVANCE TRACK ; DISK OVERFLOW
0650 PT NERITE 0650 FA3B03 0660 3F01 0662 90 0663 C2FA05 0666 C3E305		C PUTST3 A,1 P NBRITS NBRITR	
;	SPECIAL	AUTO-BOO	OT FCR SYSTEM 29
2669 ØEFF FOOT 266B AF 266C D34A 266E D31D 2672 D316	MVI XRA OUT OUT OUT	C.ØFFH A SEGMT DMCLR DM3AD	;SET PAGE ;RESET DMA ;INPUT ADDRESS
0672 C32705 0675 78 BOOTA 0676 32050C 0679 I349 067B D34F	JMP MOV STA OUT OUT	NBREDB A.B SECTOR RESET RELSE	; GO TO IT ; RETURNS HERE IF BOOT OK ; RELEASE CPU

AMC MACRO ASSEM 1.0	#028	AMC 95/6110 SINGLE DENSITY FDC V1.3
067I 3F20 067F D348	IVM TUO	A,20H CMDSTA :PULSE INTERRUPT
2681 C3BE02	JMP	BRTN
, , , , , , , , , , , , , , , , , , ,	USER	PROGRAM LOAD AND EXECUTE
2684 D34A PGMRD	OUT	SEGMT ;SET PAGE
0686 3E06	MVI	A,6
0688 I348	OUT	CMDSTA ; HOST TO LOCAL MEMORY
068A D31D	OUT	DMCLR : RESET DMA
068C 3E8E	MVI	A,88H
068E T31B	OUT	DMMDE ;SOURCE MODE
0690 DB32 0692 D310	IN OUT	R2 IMOAD ;SOURCE ADDRESS
0694 DE31	IN	R1
0696 D310	OUT	DMØAD
0698 21200C	LXI	H, PGMAD
Ø69B 7D	MOV	A.L
069C D312	OUT	DM1AD ; DESTINATION ADDRESS
069E 7C	MOV	A . H
0691 D312	OUT	DM1AD
06A1 3E85	MVI	A,85H
06A3 I31B	OUT	DMMDE ; DESTINATION MODE
06A5 79	MOV	A,C
06A6 3C	INR	A
66A7 6F	MO A	L, A
26A8 2620	MVI	H, Ø
06AA 29	DAD DAD	H ; VALUE TIMES 64 H
06AB 29 06AC 29	DAD	r P
26AD 29	DAD	H E
26AE 29	DAD	H
26AF 29	DAD	B
06B0 7D	MOV	Ã,L
06B1 D311	OUT	DMØWC ; SOURCE WORD COUNT
06B3 7C	MOV	A,H
26B4 D311	OUT	IM@wC
26B6 7D	MOV	A,L
06B7 D313	OUT	DM1WC ; DESTINATION WORL COUNT
06B9 7C	MOV	<u>A</u> ,H
06BA D313	OUT	DM1WC
06BC 3F41	MVI	A,41E
66BE D318	OUT	DMCST ; COMMAND DMA

```
AMC MACRO ASSEM 1.0
                        #029
                                 AMC 95/6110 SINGLE DENSITY FDC V1.3
0600 3E04
0602 D319
                          MVI
                                   A,4
                                   DMREQ
                          OUT
                                            ; REQUEST DMA
0604 DB18
                 PGMRDW
                         ΙN
                                  DMCST
                                            ; WAIT DMA TRANSFER
0606 E602
                          ANI
Ø608 CAC4Ø6
                          JΖ
                                   PGMRDW
06CB C3200C
                                            GO TO USER PROGRAM
                          JMP
                                  PGMAD
                         INITIALIZE DISK - SINGLE DENSITY
06CE CD1502
                 INIDSK
                         CALL
                                   HOME
06D1 3A050C
                          LDA
                                  SECTOR
06D4 47
                         MOV
                                  B,A
06P5 7B
                         MOV
                                  A,E
26D6 E604
                          ANI
06D8 7B
                         MOV
                                  A,E
Ø6D9 CAFAØ1
                          JΖ
                                  PUTST1 ; HOME ERROR
06DC AF
                         XRA
@6DD D348
                         OUT
                                  CMDSTA : DIRECTION
                                  TYPE EQ 6120
                          ΙF
                         MOV
                                   A,C
                          ANI
                                  @CH
                         XRI
                                  Ø C H
                          JΖ
                                  DINADV ; DOUBLE AND SIDE 2
                         MOV
                                  A,C
                         ANI
                          XRI
                                  @CH
                         OUT
                                  DRSEL
                                          FORCE SINGLE DENSITY
                         ENDIF
06DF 21AC07
06E2 11200C
                INIADV LXI
                                  H, INITAB
                                  D,PGMAD
                         LXI
06E5 CT9C07
                         CALL
                                  INIFIL
                                           FORM TRACK MASK
26E8 3A060C
                         LDA
                                  TRACK
06EE 32700C
06EE 79
06EF E604
                         STA
                                  PGMAD+80
                         MOV
                                  A,C
                         ANI
06F1 0F
                         RRC
06F2 0F
06F3 32710C
                         RRC
                         STA
                                  PGMAD+81
                                                    ;SET SIDE
06F6 T31D
                         OUT
                                  DMCLR
                                          RESET DMA
Ø6F8 21200C
Ø6FB 7D
                         LXI
                                  H,PGMAD
                         MOV
                                  A,L
06FC D314
                         OUT
                                  DM2AD
                                           :TRACK HEADER ADDRESS
06FE 7C
                         MOV
                                  A,H
```

AMC MACRC ASSEM	1.0	#030	AMC 95/61	10 SINGLE DENSITY FDC V1.3
06FF D314 0701 3E48 0703 D315 0705 AF		OUT MVI OUT XRA	DM2AD A,72 DM2WC A	TRACK HEADER LENGTH
0706 D315 0708 3E4A 070A D31B 070C 21690C		OUT MVI OUT LXI	DM2WC A,4AH	; MODE
070F 7D 0710 D316		MOV OUT	A,L	;SECTOR BODY ADDRESS
0712 7C 0713 D316 0715 3EB9		MOV OUT MVI	A,H DM3AD A,185	, o zo tok bobi hazakio
0717 D317 0719 AF		OUT XRA	DM3WC A	SECTOR BODY WORD COUNT
071A D317 071C 3E5B 071E D31B		OUT MVI OUT		; MODE
0720 3E40 0722 D318 0724 3E03		IVM TUO IVM	A,40E DMCST A,3	; COMMAND
0726 D31F 0728 072B 3EF4		OUT SIM MVI		; MASK 2-3 ON
072D D300 072F 216D07		OUT LXI	FDCST H,ININT	; WRITE TRACK
0732 E5 0733 FB 0734 DB17	WAITC	PUSH EI IN	H DM3WC	; INTERRUPT ADDRESS :WAIT TIL PAST SECTOR NUMBER
0736 DE5D 0738 DB17 073A F23407		SBI IN JP	93	; UPPER ALWAYS ZERO
073D 21720C 0740 34		LXI INR	H,PGMAD+	82 ; ADVANCE SECTOR
0741 7E 0742 F±1B 0744 CA5107		MOV CPI JZ	A,M 27 INITLR	
0747 DB18 V 0749 E608 074B CA4707	WAITS	IN ANI JZ	DMCST & WAITS	;WAIT CFANNEL 3 FCP
074E C33407 0751 21CA07 2754 11690C	INITLR	JMP LXI LXI	WAITC H.FILTAB T.PGMAD+	GO FOR NEXT SECTOR

AMC MACRO ASSEM 1.0	#031	AMC 95/6110 SINGLE DENSITY FDC V1.3
0757 CDSC07 075A DB18 WAITT 075C E608	CALL IN ANI	INIFIL ;FILL TRAILER 1ST HALF DMCST 8
075E CA5A07 0761 21CA07	JZ LXI	WAITT ; WAIT CHANNEL 3 EOP H,FILTAB
0764 110600 0767 CD9007	LXI CALL	D,PGMAD+166 INIFIL :FILL TRAILER 2ND HALF
076A C39AC2 076D 1EFC ININT	JMP MVI	ISSUED ; WAIT TRACK INTERRUPT E.WRMSK ; INTERRUPT ON ENT TRACK
076F A3 0770 C28C03	ANA JNZ	E PUTST2 ;TRACK ERROR
0773 3A070C	LDA	UNIT
0776 4F 0777 E603	MOV ANI	C,A 3
2779 210100 0770 35	LXI	H,POSN L
0771 6F 0771 3E00	MOV MVI	L , A A , Ø
0780 3C 0781 67	ADC MOV	H H H,A
0782 3A060C	LDA	TRACK
0785 3C 0786 FE4D	INR CPI	A ; ADVANCE TRACK
0788 CA8B03 078B 32060C	JZ STA	PUTST3 ; END INITIALIZATION TRACK
078E 77 078F 165A	MOV MVI	M,A D,STEP
0791 CD8702 0794 E698	CALL ANI	ISSUE :STEP IN ONE TRACK
2796 C2FAC1	JNZ IF	PUTST1 ; FAULT TYPE E0 6120
	MOV ANI	A, C
	JZ	E INIADV :LOOP FOR NEXT TRACK
	MOV ANI	A.C ØFH
	XRI OUT	<pre>@CH DRSEL ; RE SELECT DOUBLE DENSITY</pre>
LINADV	LXI	H.PINTAB D.PGMAD
	CALL LDA	INIFIL ; FORM DOUBLE TRACK MASK TRACK
	STA	PGMAD+162

```
AMC 95/6110 SINGLE DENSITY FDC V1.3
AMC MACRO ASSEM 1.0
                       #032
                        MOV
                        ANI
                        RRC
                        RRC
                                 PGMAD+163
                                                   ;SIDE
                        STA
                                         RESET DMA
                        OUT
                                 IMCLR
                                 H,PGMAD
                        LXI
                        MOV
                                 A.L
                                          ;TRACK HEADER ADDRESS
                        OUT
                                 DMSAD
                                 A,H
                        MOV
                        OUT
                                 DMSAD
                        MVI
                                 A,145
                                 DMSWC
                                          TRACK HEADER LENGTH
                        OUT
                        XRA
                                 Α
                                 DM2WC
                        OUT
                                 A,4AH
                        MVI
                                          ; MODE
                         OUT
                                 DWMDE
                        LXI
                                 E,PGMAD+146
                         MOV
                                 A,L
                        OUT
                                 DM3AD
                                          ;SECTOR BODY ADDRESS
                         MOV
                                 A,H
                        OUT
                                 DM3AD
                         MVI
                                 A,113
                         OUT
                                 DM3WC
                                          SECTOR BODY LENGTH
                         MVI
                                 A,1
                         OUT
                                 DM3WC
                                 A,5BH
                         MVI
                         OUT
                                 DMMDE
                                          :MODE
                         MVI
                                  A,40H
                         OUT
                                 DMCST
                                          ; COMMAND
                                 A.3
IMMSK
                         MVI
                                          ; MASK CHANNELS 2-3 ON
                         OUT
                         SIM
                                 1 BH
                         MVI
                                  A,WRTRK
                                          ; WRITE TRACK
                                 FDCST
                         OUT
                         LXI
                                 H,ININT
                                          :INTERRUPT ADDRESS
                         PUSH
                         ΕI
                                 D,-185
                         LXI
                                          ; WAIT TIL PAST SECTOR NUMBER
                WAITD
                         ΙN
                         MOV
                                  L.A
                                  DM3WC
                         ΙN
                         MOV
                                  H,A
```

```
AMC MACRO ASSEM 1.0 #233
                                  AMC 95/6110 SINGLE TENSITY FDC V1.3
                          DAD
                                    \mathbb{D}
                                    WAITD
                           JC
                          LXI
                                    E,PGMAD+164
                           INR
                                    Μ
                                             ; ADVANCE SECTOR
                          MOV
                                    A,M
                           CPI
                                    27
                                    DNITLR : END TRACK
                           JΖ
                 WAITE
                                    IMCST
                           ΙN
                           ANI
                                    8
                                    WAITE
                           JΖ
                                            :WAIT END SECTOR
                           JMP
                                    WAITD
                 DNITLR
                                    H,DILTAB
                          LXI
                          IXI
                                    D.PGMAD+146
                          CALL
                                    INIFIL ; FILL TRAILER 1ST HALF
                 WAITF
                          I٨
                                    DMCST
                          ANI
                                    WAITF
                                            ; WAIT ENT SECTOR
                          JΖ
                                    H,DILTAB
                          LXI
                          LXI
                                    D,PGMAD+331
                                    INIFIL ; FILL TRAILER 2ND HALF ISSUED ; WAIT FOR TRACK INTERRUPT
                          CALL
                          JMP
                          ELSE
0799 C3DF06
                                    INIADV ; LOOP FOR NEXT TRACK
                          JMP
                          ENDIF
                          FILL TRACK MASK SUBROUTINE
0790 4E
079D 23
                 INIFIL
                          MOV
                                    C.M
                                   H
                          INX
279E 7E
                          MOV
                                    A,M
679F 23
07A0 12
27A1 13
                          INX
                                    H
                 INILUP
                          STAX
                                    D
                          INX
                                    \mathbf{L}
07A2 @D
                          DCR
                                    C
07A3 C2A007
07A6 7E
                          JNZ
                                    INILUP
                          MOV
                                    A.M
€7A7 B7
                          ORA
07A8 C29C07
                          JNZ
                                    INIFIL
07AB C9
                          RET
27AC 28FF
                 INITAB
                          DΒ
                                    40,0FFH
27AE 0600
                          DB
                                    6,0
@7B@ @1FC
                                    1,@FCH
                          DB
```

```
AMC MACRO ASSEM 1.0
                              #034
                                         AMC 95/6110 SINGLE DENSITY FDC V1.3
07B2 1AFF
                                DB
                                           26,0FFH
07B4 0600
                               DB
                                           6,¢
                                          1,0FEH
2.0
1,1
07B6 01FE
                                DΡ
27B8 0200
                                DB
07BA 0101
                                \Gamma B
07BC 0100
                                DB
                                           1.0
                                           1.0F7d
07BE 01F7
                               \Gamma B
0700 ØFFF
                                \mathbb{D}\mathbb{B}
                                           11.0FFH
2702 260¢
                                           6,0
                                DB
                                           1,@FBH
07C4 01FB
                                \Gamma B
2706 8ØE5
                                DB
                                           128,ØE5H
0708 01F7
07CA 1BFF
                                           1,0F7H
                                DΒ
                                          27,0FFH
66,0FFE
                     FILTAB
                                DB
0700 42FF
                                DB
67CE 66
                                DB
                                           TYPE EQ 6120
                                IF
                     DINTAB
                                           90,4EE
                                \mathbb{D}\mathbb{B}
                                           12,0
                                DΒ
                                \mathbb{D}\mathbb{B}
                                           3,0F6H
                                           1.0FCH
50,4EH
                                \Gamma B
                                DB
                                DB
                                           12,0
                                           3,0F5H
                                DΒ
                                DB
                                           1,0FEH
                                \Gamma \mathbb{B}
                                           2,0
                                DB
                                           2,1
                                           1,0F7E
                                DΒ
                                DB
                                           22,4EH
                                \mathbb{D}\mathbb{B}
                                           12,0
                                DΒ
                                           3,0F5H
                                DB
                                           1.0FBH
                                           128,40H
                                DB
                                           128,40H
                                DΡ
                                           1,0F7H
                                DB
                     DILTAB
                                           54,4EE
                                DB
                                           131,4EH
                                DB
                                \mathbb{D}\mathbb{B}
                                ENDIF
                                WORKING STORAGE
                     ;
& C & &
                                ORG
                                           RAMAD
                                                      :SECTOR LENGTH-1
0000
                     SECLEN
                                \Gamma S
                                           1
```

AMO MACRO A	SSEM 1.0	#035	AMC 95/6110 SINGLE DENSITY FDC V1.3
0C01	POSN	ΓS	4 ; IISK UNIT POSITIONS
€ C€ 5	SFCTOR	IS	1 ; REQUEST SECTOR
000E	TRACK	DS	1 REQUEST TRACK
2C07	UNIT	ΣS	1 ; REQUEST UNIT (AMONG OTHER THINGS)
2028	RECNT	DS	1 ; RETRY COUNT-1
ØCØ9	RETRY	I.S	1 ; READ/WRITE RETRY
2C2A	SKTRY	DS	1 ;SEEK/HOME RETRY
0 C	JPTAB	ΓS	S :JUMP TABLE(BITS 6-7 OF REQUEST)
2C13	INTFLG	ΣS	1 :INTERRUPT FLAG
2C14	SECINC	DS	1 ;SECTOR INCREMENT
@C15	IOCODE	rs	1 ; READ/WRITE CODE FOR SIDE VERIFY (6120 ONLY)
0C16		DS	RAMAD+32-\$
5C56 =	STACK	FQU	\$;PROGRAM STACK
@C2@ =	PGMAD	EQU	\$:USER PROGRAM AREA
2F00 =	BUFF	$\mathbb{E} \zeta \mathbb{U}$	RAMAD+3*256 ; I/O BUFFER FOR BUFFERED COMMANIS
&C20		END	

the data (in sequence) from each of the mail-box registers. Multiple, concurrent disk unit operations cannot be performed. Depending on the command, the data from the other mail-box registers are used as operating parameters when the specified sequence of disk unit operations are performed. Each request is terminated by return of a status byte through the status register (R4), signifying completion, and (when errors occur) the error condition. The Command bit flip-flop is reset, waiting for the next command.

3-5. FIRMWARE INVOCATION

The firmware is initiated by a reset. It initially performs a confidence test before accepting commands. The confidence test initially writes a status byte of ØF to the status register R4 and subsequently clears each bit as the respective test completes successfully. The four tests, represented by status bits Ø-3 are: RAM, ROM, DMA, and 1771 At the conclusion of all four tests, one of two procedures occur: If any of the tests failed, the COMPLETE flag is set and the firmware enters the host command wait loop. If no errors occur, the firmware does a STATUS request on drive zero and returns the same result as if requested by the If the SID line is low, the host. firmware automatically reads one sector at single density from side Ø, track Ø, sector 1 of drive zero, into host memory address Ø and releases the host CPU to execute the content of the sector.

3-6. SYSTEM BUS INTERFACE

The FDC interfaces with the host CPU through edge connector P1. Information is exchanged through the mail-box registers (RØ-R4). The FDC board address is selectable and is established through setting switches SW1 through SW6. Five registers are selectable with the remaining two bits. RØ through R3 are available coincident

with a write operation; R4 is available coincident with a read operation.

For example, if the port address is 7CH, the register addresses (coincident with an output instruction) are 7CH through 7FH for registers RØ through R4, respectively. The status register (R4) is addressed by 7FH (coincident with an input instruction). Registers R3 and R4 appear to have the same address. However, because R3 is associated with an output operation and R4 is associated with an input operation, no conflict is introduced.

3-7. MAIL-BOX REGISTERS

Registers RØ through R3 are written by the master CPU and read by the on-board CPU. R4 is written by the on-board CPU and read by the master CPU. Registers RØ, R1, and R2 are general purpose registers for parameter input. Register R3 is used as the command register. Register 4 is used as the status register.

Use of the mail-box registers is shown in table 3-2.

3-8. Unit Code

The Unit code is shown in figure 3-1.

Drive Select: specifies the disk drive

Side Select: specifies the side of a double-sided disk

Retries: enables or disables the automatic retry feature.

Data Transfer: specifies the mode in which data is transferred between the host CPU and the disk drive. When in direct mode (\emptyset), the DMA must initiate a bus request for each byte. When in buffered mode (1), 128 bytes are transferred from master memory to buffer memory with one DMA bus request,

TABLE 3-2. MAILBOX REGISTER FUNCTIONS.

Command	RO	R1	R2	R3	R4
HOME SETPAR STATUS CLRINT INIDSK INTUNT INTRK INTSEC READ	UNIT CODE UNIT CODE UNIT CODE - UNIT CODE - PAGE SEGMENT	TRACK MSB (DATA ADDR)	SECTOR LSB (DATA ADDR)	0 1 2 3 4 5 6 7 4X	STATUS
WRITE	PAGE SEGMENT	MSB (DATA ADDR)	LSB (DATA ADDR)	8X	STATUS
EXECUTE	PAGE SEGMENT	MSB (PROGRAM ADDR)	LSB (PROGRAM ADDR)	СХ	-

Note: The "-" symbol is used in this table as "don't care". In column R3, the commands are represented as "shorthand" hexadecimal values; see figure 3-2 for a description of the command code structure.




Figure 3-1. Unit Code.

then the data is transferred from buffer memory to disk; or 128 bytes of data are transferred from disk to buffer memory, then under a single DMA bus request transferred to master memory.

Interrupt: specifies whether the operation complete function will generate an INTERRUPT REQUEST on the MULTIBUS.

Interlace: specifies the sequence in which the sectors are selected when a multi-sector transfer is requested.

3-9. Track Select Code

The track select code specifies the floppy disk track to be accessed. Seven bits are used to specify a value from \emptyset to 76. Bit \emptyset is the least significant bit.

3-10. Sector Select Code

The sector select code specifies the starting sector in the selected track. Five bits are used to specify a value from 1 through 26. Bit \emptyset is the least significant bit.

3-11. Command Code

The command code specifies the command to be performed. This consists of a one-byte value. The value is listed in table 3-2. The READ and WRITE commands contain additional information to specify a sector count for the data transfer. The EXECUTE command contains additional information to specify a memory block count (64-byte blocks).

Figure 3-2 illustrates the construction of the command code.

3-12. Page Segment Code

The page segment code specifies the memory segment to be used for a data

tranfer. The code extends the memory address from 16 bits to 20 bits. Page code values may be from $\emptyset\emptyset$ to FFH. The derivation of a 20-bit DMA address is illustrated in figure 3-3.

3-13. MSB Data Address Code

The MSB data address code is an 8-bit value representing the high-order byte of the main memory address where the first byte of data to be transferred is located. This is applicable to the READ and WRITE commands.

3-14. LSB Data Address Code

This is also an 8-bit value to be used as the low-order byte of the data address.

3-15. MSB Program Address

This is an 8-bit code similar to the MSB data address code. Together with the LSB program address code it represents the first byte of data in master memory to be transferred to the on-board memory for execution by the on-board CPU.

3-16. LSB Program Address

This is an 8-bit value used as the low-order byte of the program address. This address is applicable to the EX-ECUTE command.

3-17. Status Byte

The status byte is returned to register R4 upon completion of an operation. This mail-box register may be read by the host CPU. The format of the status byte is illustrated in figure 3-4. When a command does not use a particular bit of the status byte, a zero is returned at that bit position.

BASIC COMMANDS 76543210 ØØØØønnn	nnn command HOME 1 SET PARAMETERS 2 STATUS 3 CLRINT 4 INIDSK 5 INTUNT 6 INTRK 7 INTSEC
READ COMMAND 7 6 5 4 3 2 1 Ø Ø 1 s s s s s s	ssssss = sector count -1, from Ø through 63 to specify from 1 through 64 sectors, respectively.
WRITE COMMAND 7 6 5 4 3 2 1 Ø 1 Ø s s s s s	ssssss = sector count -1 as defined for read.
EXECUTE COMMAND 7 6 5 4 3 2 1 Ø 1 1 b b b b b b	bbbbbb = count of 64-byte blocks of memory -1, from Ø through 63 to specify from 1 through 4096 (64 x 64) bytes, respect- ively.

Figure 3-2. Command Codes.

3-18. COMMAND DESCRIPTIONS	Processing:	The head restore function is performed by the selected drive.
3-19. HOME COMMAND		The restore is retried according to the retry
This command positions the read/write head of a selected drive unit over track zero.		bit (unit code bit 4) until successful.
Call Sequence: RØ Unit code R1 not used R2 not used R3 Ø	Returns:	The operation status is placed in R4. If bit-6 of the unit code was set, an interrupt is generated.





Figure 3-3. Page Segment Code.



Note: Bits \emptyset -1 and 2-4 represent mutually exclusive operations, i.e., if a seek error occurs, no subsequent read/write operations take place. Therefore, a combination of bits from the two groups is used to diagnose common faults. Bits \emptyset and 2 represent an illegal operation, and bits 1 and 2 represent a time out on device busy or lost interrupt. Bit 3 is interpreted as a data error if bit 4 is zero; otherwise, it is an address error.

Figure 3-4. Status Byte.

3-20. SET PARAMETERS COMMAND

This command sets the device address information for a subsequent READ or WRITE operation.

Call Sequence: RØ Unit Code

R1 Track Select Code R2 Sector Select Code

R3 1

Processing: The parameters are

stored for later use; the unit is selected.

Returns: R4 contains a value of

80H. If bit-6 of the unit code was set, an interrupt will be

generated.

3-21. STATUS COMMAND

This command causes R4 to be loaded with the selected device status.

Call Sequence: RØ Unit Code

R1 not used R2 not used

R3 2

Processing: The designated drive

unit is selected and its status read into

R4.

Returns: R4 contains status bits

4-7. The other bits are undefined. If bit-6 of the unit code was set, an interrupt

will be generated.

3-22. CLEAR INTERRUPT COMMAND

This command clears the interrupt latch set at the completion of a previous operation.

Call Format: RØ not used

R1 not used

R2 not used

R3 3

Processing: The interrupt latch is

cleared.

Returns: R4 contains a value of

80H.

3-23. INITIALIZE DISK COMMAND

This command writes track and sector address information to all tracks and sectors. The data areas are written with a hexadecimal E5 code; the bit pattern of E5H is 11100101.

Call Format: RØ Unit Code

R1 not used R2 not used

R3 4

Processing: The disk unit is homed

and all sectors are written with initialize information (E5H) to permit normal use of the disk. The format is IBM 3740, 128 bytes per sector, single sided, single density. Completion of this operation leaves the read/write head position over track 76.

Returns: R4 contains the status

byte. If bit-6 of the unit code was set, an interrupt will be gen-

erated.

3-24. INTERROGATE UNIT COMMAND

This command returns unit information for the currently selected disk.

Call Format: RØ not used

R1 not used

R2 not used

R3 5

Processing: The unit code, except

for the interlace bit, is returned to the user, and a clear interrupt is

performed.

Returns:

R4 contains the unit code, except for bit-7, which is used for the status bit-7 function (operation complete).

3-25. INTERROGATE TRACK COMMAND

This command returns the track select code previously requested or as updated by the intervening I/O.

Call Format: RØ not used

R1 not used R2 not used

R3 6

Processing: The track code current-

ly existing in the controller is returned to the user. This value, together with the Current Sector code, can be used, when an eror condition occurs, to determine the track and sector in error. A clear interrupt operation is also performed.

Returns:

R4 contains the track code in bits \emptyset -6 and the operation-complete status bit in bit-7.

3-26. INTERROGATE SECTOR COMMAND

This command returns the sector select code previously requested or as updated by the intervening I/O.

Call Format: RØ not used

R1 not used R2 not used

R3 7

Processing:

The sector code currently existing in the controller is returned to the user. This value, together with the current track code, may be used when an error condition occurs, to determine the track and sector in error. A clear interrupt operation is also performed.

Returns:

R4 contains the sector code in bits \emptyset -4, bits 5 and 6 have values of zero, and bit 7 has a value of 1.

3-27. READ COMMAND

This command reads from 1 to 64 consecutive sectors beginning at the previously selected unit, track, and sector. The command is normally preceded by a SET PARAMETER command. However, when the prior values are known to be correct, the SET PARAMETERS command is not required.

Call Format:

RØ Page Segment
R1 Data Address MSB
R2 Data Address LSB
R3 Command Code (4X)
(figure 3-2)

Processing:

One through 64 consecutive sectors can be read into the host address, either directly or buffered sector depending the unit on code, bit 4. The head location is automatically incremented to the next sector/track address. If end of disk occurs during the transfer, the transfer is prematurely terminated with no indication. other than loss of data.

If an unrecoverable error occurs, operations prematurely are minated with an error status. The value x in the command code is six Ø-63 rewhere bits present the number of sectors to be read (1-64). Internally, the host memory address page is shifted 12 bits and added to the R1-R2 address to determine the host absolute address. During the transfer, the host address is advanced by sector length but the page is not. Therefore, an offset wraparound may occur if the number of times sectors sector length plus offset address exceeds 16 capacity. The host must determine when this will occur and issue multiple commands to update the page as necessary.

Returns:

R4 contains the status byte. If bit-6 of the unit code was set, an interrupt will be generated.

3-28. WRITE COMMAND

This command writes from one to sixty-four consecutive sectors beginning at the previously stored unit, track, and sector. The command is normally preceded by a SET PARAMETER command to designate unit, track, and sector. However, when the prior values are known to be correct, the SET PARAMETERS command is not required.

Call Format: RØ Page Segment

R1 Data Address MSB R2 Data Address LSB R3 Command Code (8X) (figure 3-2) Processing:

One through sixty-four consecutive sectors can be written from the host memory address, either directly or sector buffered depending on the unit code bit 4. End of disk, error considerations, and addressing considerations are the same as READ.

3-29. EXECUTE PROGRAM COMMAND

This command can transfer from 64 to 4096 bytes of program code from a host memory address to the 6110 RAM, starting address of ØC2ØH and begin execution at this same address. However. the standard 6110 RAM capacity is 1024 bytes. Since the starting address in RAM is \emptyset C2 \emptyset H and ending at $1\emptyset$ \emptyset \emptyset H. the usable capacity is 992 bytes. Also, since transfers are made in 64 byte groups, 15 groups would comprise 960 bytes. To use the full capability of the command, the off board RAM extension memory capability would have to be employed.

Call Format: RØ Page Segment

R1 Program Address MSB R2 Program Address LSB R3 Command Code (CX) (figure 3-2)

Processing:

One through 64 blocks of 64 bytes of program data are transferred from the host memory to the 6110 RAM and executed. This function is used to execute controller programs that are located in the 6110 ROM. The controller firmware uses addresses OFOO-OFFF as a buffer during sector buffered I/O transfers. The value x in the command is 6 bits 0-63 representing 1-64 blocks

of 64 bytes. A user program may be terminated by transferring to the firmware location a 39 hexadecimal (the normal command loop). The program stack, on entry to the user program, is 10 bytes in length and empty. It should be left empty on return to location 39. The user program must provide any R4 response required by the host following the completion of transfer and start of execution.

Return:

No return code is provided. One may be provided by the user program.

3-30. FIRMWARE INSTRUCTIONS

Table 3-2 is a listing of the Am95/6110 firmware instructions stored in the FDC board E-PROMs. Included with the listing are appropriate comments.

3-31. PROGRAMMING INTRODUCTION

The previous paragraphs describe the firmware that is installed in the standard Am95/6110 board and how each command is implemented. Included on the FDC board are programmable devices that are controlled by the firmware. and if the factory supplied firmware is modified, the user must realize the interrelationships to these programmable chips. Therefore, the following paragraphs provide some operation and programming information to aid user understanding of these devices. When greater detailed descriptions are required, consult the data sheet for the specific device. The programmable devices on the AMC 95/6110 FDC board are: Am9085 CPU. Am9517 DMA, and FD 1771 FDC.

3-32. Am9085A MICROCOMPUTER

The Am9085A is an 8-bit general-purpose microcomputer capable of accessing up to 64K bytes of memory and executing The code executed code byte-by-byte. by the Am9085 resides in the FDC on E-PROMs. board memory locations The CPU chip is con-0000-0BFF. trolled exclusively by the firmware and the system CPU does not have access to control this device. Because of the complexity of the Am9085 and the various ways it can be used, and because many books and descriptions are currently in publication, it would be redundant to repeat that data here. detailed information on the Am9085A CPU chip is required, consult the Am9080 user's manual. However, table 3-3, Am9085A Instruction Set, is provided for user convenience.

3-33. MULTIMODE DIRECT MEMORY ACCESS (DMA) CONTROLLER Am9517A

The Am9517 DMA controller provides the FDC board with the capability to transfer data to/from the FDC board and main memory and to route data on the board using four separate channels. The data channels can be programmed to perform single transfer mode or block transfer mode.

3-34. SINGLE TRANSFER MODE

When in the single transfer mode, the Am9517 is programmed to make a single byte transfer. The word count is decremented/incremented following each transfer. A terminal count (TC), reached when the word count is zero, causes an autoinitialize when the channel is so programmed.

3-35. BLOCK TRANSFER MODE

When using the block transfer mode, the Am9517 is programmed to continue making

TABLE 3-3. Am9085 Instruction Set.

Hex	Mnemonic	Hex	Mnemonic	Hex	Mnemonic	Hex	Mnemonic	Function
40	MOV B,B	58	MOV E,B	70	MOV M,B	1A	LDAX D	DATA
41	MOV B,C	59	MOV E,C	71	MOV M,C	2A	1HLD	
42	MOV B,D	5A	MOV E,D	72	MOV M,D	3A	LDA	
43	MOV B,E	5B	MOV E,E	73	MOV M,E	02	STAX B	TRANSFER
44	MOV B,H	5C	MOV E,H	74	MOV M,H	12	STAX D	
45	MOV B,L	5D	MOV E,L	75	MOV M,L	22	SHLD	
46	MOV B,M MOV B,A	5E 5F	MOV E,M	77	MOV M,A	32	STA	
47 48	MOV C,B	60	MOV E,A MOV H,B	78 79	MOV A,B MOV A,C	01	LXI B	
49	MOV C,B	61	MOV H,C	79 7A	MOV A,C	21	LXI H	
4A	MOV C,D	62	MOV H,D	7B	MOV A,E	31	LXI SP	
4B	MOV C,E	63	MOV H,E	7C	MOV A,L	F9	SPHL	
4C	MOV C,H	64	MOV H,H	7D	MOV A,L	E3	XTHL	
4D	MOV C,L	65	MOV H,L	7E	MOV A,M	EB	XCHG	
4E	MOV C,M	66	MOV H,M	7F	MOV A,A	D3	OUT	
4F	MOV C,A	67	MOV H,A	06	MVI B	DB	IN	
50	MOV D,B	68	MOV L,B	0E	MVI C	C5	PUSH B	
51	MOV D,C	69	MOV L,C	16	MVI D	D5	PUSH D	
52	MOV D,D	6A	MOV, L,D	1E	MVI E	E5	PUSH H	
53	MOV D,E	6B	MOV L,E	26	MVI H	F5	PUSH PSW	
54	MOV D,H	6C	MOV L,H	2E	MVI L	C1	POP B	
55	MOV D,L	6D	MOV L,L	36	MVI M	D1	POP D	
56	MOV D,M	6E	MOV L,M	3E	MVI A	E1	POP H	
57	MOV D,A	6F	MOV L,A	0A	LDAX B	F1	POP PSW	
80	ADD B	C6	ADI	9E	SBB M	3C	INR A	ARITHMETIC
81	ADD C	CE	ACI	9F	SBB A	03	INX B	
82	ADD D	90	SUB B	D6	SUI	13	INX D	
83	ADD E	91	SUB C	DE	SBI	23	INX H	
84	ADD H	92	SUB D	09	DAD B	33	INX SP	
85	ADD L	93	SUB E	19	DAD D	05	DCR B	
86	ADD M	94	SUB H	29	DAD H	0D	DCR C	
87	ADD A ADC B	95	SUB L	39	DAD SP	15	DCR D	
88		96	SUB M	27	DAA	1D	DCR E	
89 8A	ADC C ADC D	97 98	SUB A SBB B	04 0C	INR B INR C	25 2D	DCR H DCR L	
8B	ADC E	99	SBB C	14	INR D	35	DCR L	
8C	ADC H	99 9A	SBB D	1C	INR E	30	DCR A	
8D	ADC L	9B	SBB E	24	INR H	0B	DCK A	
8E	ADC M	9C	SBB H	2C	INR L	1B	DCX D	
8F	ADC A	9D	SBB L	34	INR M	2B	DCX H	
"	7.50 7.			5,	11411 141	3B	DCX SP	
L		L		L			L	

TABLE 3-3. Am9085 Instruction Set. (Cont.)

Hex	Mnemonic	Hex	Mnemonic	Hex	Mnemonic	Hex	Mnemonic	Function
A0 A1 A2 A3 A4 A5 A6 A7 E6 A8	ANA B ANA C ANA D ANA E ANA H ANA L ANA M ANA A ANI XRA B	A9 AA AB AC AD AE AF EE B0 B1	XRA C XRA D XRA E XRA H XRA L XRA M XRA A XRI ORA B ORA C	B2 B3 B4 B5 B6 B7 F6 BB B9	ORA D ORA E ORA H ORA L ORA M ORA A ORI CMP B CMP C CMP D	BB BC BD BE FE 07 0F 17 1F 2F	CMP E CMP H CMP L CMP A CPI RLC RRC RAL RAR CMA	LOGICAL
C3 C2 CA D2 DA E2 EA F2 FA	JMP JNZ JZ JNC JC JPO JPE JP	E9 C7 CF D7 DF E7 EF F7	PCW L RST 0 RST 1 RST 2 RST 3 RST 4 RST 5 RST 6 RST 7	CD C4 CC DA DC E4 EC F4	CAL L CNZ CZ CNC CC CC CPO CPE CP CN	C9 C0 C8 D0 D8 E0 E8 F0 F8	RET RNZ RZ RNC RC RPO RPE RP	BRANCHING
00 76	NOP HLT	F3 FB	DI EI	37	STC	3F	CMC	CONTROL

transfers upon activation of the DREQ signal until a terminal count, caused by the word count going to zero, or an external end of process signal.

3-36. ADDRESSING

The Am9517 DMA controller uses 16 consecutive addresses (10H through 1FH) for reading and writing to the twelve internal registers. The port addresses and their functions are listed in table 3-4.

3-37. REGISTERS

The Am9517 DMA controller's twelve addressable registers are listed in table 3-5. These register addresses are listed in table 3-4 and their functions are described in the following paragraphs.

3-38. Command Register

This 8-bit register controls the operation of the Am9517. It is programmed by the Am9085 and is cleared by Reset. The port address of the command register is 18H and IOW active. The function of each command bit is illustrated in figure 3-5.

3-39. Mode Register

Each of the four channels has its own 6-bit mode register. When the Am9085 is writing into this register, bits \emptyset and 1 determine which channel mode register is to be written. The port address of the mode registers is 1BH and IOW active. The bit assignment and definition are shown in figure 3-6.

TABLE 3-4. DMA (Am9517) I/O PORT ADDRESSES.

I/O Port	Input Function (IOW)	Output Function (IOR)
1Ø	Channel Ø Address	
11	Channel Ø Word Count	
12	Channel 1 Address	
13	Channel 1 Word Count	
14	Channel 2 Address	
15	Channel 2 Word Count	
16	Channel 3 Address	
17	Channel 3 Word Count	
18	STATUS REGISTER	Command Register
19	Not used	Request Register
1 A	Not used	SET/RESET
1B	Not used	MODE REGISTER
1C	Not used	CLEAR FIRST/LAST FLIP-FLOP
1D	Temporary Register	MASTER CLEAR
1E	Not used	Not used
1F	Not used	MASK REGISTER FOUR BITS

TABLE 3-5. Am9517 INTERNAL REGISTERS.

Name	Size	Number
Base Address Registers Base Word Count Registers Current Address Registers Current Word Count Registers Temporary Address Register Temporary Word Count Register Status Register Command Register Temporary Register Mode Registers Mask Register Request Register	16 bits 16 bits 16 bits 16 bits 16 bits 16 bits 8 bits 8 bits 8 bits 6 bits 4 bits	4 4 4 1 1 1 1 1 4 1

3-40. Request Register

The Am9517 can respond to requests for DMA service which are initiated by software as well as by a DREQ. Each channel has a request bit associated with it in the four bit register. Each register bit is set or reset separately under software control or as cleared on generation of a terminal count or end of process. The port address of the request register is 19H and IOR active.

To set or reset a bit, the software loads the proper form of the data word, shown in figure 3-7.

3-41. Mask Register

Each channel has associated with it a mask bit which can be set to disable the incomming DREQ. Each mask bit sets when its associated channel produces an end of process and the channel is not programmed for autoinitialization.




Figure 3-5. Am9517 Command Register.

Each bit of the four bit mask register can be set or cleared separately under software control.

The entire register is set by Reset, which disables all DMA requests until a clear mask register instruction allows them to occur. The port address to set individual bits is 1AH with IOR active and when all four bits are written with a single command, address port IFH and IOW active. The bit configuration and definitions are shown in figure 3-8.

3-42. Status Register

The status register contents are available to be read out by addressing port 18 and activating IOR. It contains the

device status which includes the channels that have reached a tunnel count and which channels have pending DMA requests. Bits 0-3 are set each time a terminal count is reached by the appropriate channel. These bits are cleared upon Reset and on each Status Read. Bits 4-7 are set when the corresponding channel request services. Figure 3-9 shows the bit configuration of the Status Register.

3-43. Temporary Register

The temporary register resides at address port 1D and holds data during memory-to-memory transfers. When the transfer is complete, the last word moved can be read by the microproces-




Figure 3-6. Am9517 Mode Register Bit Assignments.




Figure 3-7. Am9517 Request Register.




Figure 3-8. Am9517 Mask Register.

sor. This register always contains the last byte transferred in the previous memory-to-memory operation, unless cleared by a Reset.

3-44. SOFTWARE COMMANDS

There are two additional software commands that can be executed on the Am9517 that do not depend on any specific bit pattern on the data bus. These two commands are described in the following paragraphs and the address codes are shown in table 3-6.

3-45. Clear First/Last Flip/Flop

This command is executed prior to writing or reading new address or word count information to the Am9517. This initializes the flip/flop to a known state so that subsequent accesses to register contents by the microprocessor will address upper and lower bytes in the correct sequence.

3-46. Master Clear

This software instruction has the same effect as the hardware Reset. The Command, Status, Request, Temporary,




Figure 3-9. Am9517 Status Register Configuration.

TABLE 3-6.	SOF	TWARE	COMMAND	CODES.
-------------------	-----	-------	---------	--------

Operation	Registers Affected	CS		nals IOW	А3	A2	A1	AO
Clear FF	Internal First/Last Flip/Flop	0	1	0	1	1	0	0
Master Clear	Clear: Command Status Request Temporary Internal First/Last Flip/Flop Set: Mask	0	1	0	1	1	0	1

and Internal First/Last Flip/Flop registers are cleared and the Mask register is set. The Am9517 will enter the Idle cycle.

3-47. FLOPPY DISK FORMATTER/ CONTROLLER FD1771

The FD1771 is a MOS/LSI device that performs the functions of a floppy disk controller/formatter. The device is included in the floppy disk controller board, and contains a flexible interface organization that accomodates the firmware interface and the disk drive interface.

The firmware/processor interface consists of an 8-bit bidirectional bus for data, status, and control word transfers. The device operates on a multiplexed bus with other bus-oriented devices.

3-48. PROCESSOR INTERFACE

The FD1771 to Am9085 processor interface is accomplished through the eight Data Access Lines (DAL) and associated control signals. Data, status, and control words out of or into the FD1771 use the DAL. The DAL contains three state buffers, which are

enabled as output drivers when Chip Select and Read Enable are active, and enabled as input receivers when Chip Select and Write Enable are active.

When data transfer through the FD1771 is required by the Am9085, the device address is decoded making the Chip Select (CS) line active. The four address parts on the FD1771 and the accessed registers are listed in table 3-6. The least significant address bits AØ and Al are coded to select the registers listed.

During DMA types of transfers between the FD1771 Data Register and the buffer or main memory, the Data Request (DRQ) output is used in Data Transfer Control. This signal also appears as status bit 1 during read and write operations.

3-49. FLOPPY DISK INTERFACE

The floppy disk interface consists of head positioning controls, write gate controls, and data transfer lines. A $2.0 \text{MHz} \pm 1\%$ squarewave clock is required at the CLK input for internal control timing. Commands read into the FD1771 from the Am9085 are implemented and the appropriate signals are sent to a selected disk drive.

3-50. COMMAND DESCRIPTION

The FD1771 accepts and executes eleven commands. The command words should be loaded into the command register only when the busy status bit is off (Status Bit Ø). An exception is the Force Interupt command. When a command is being executed, the busy status bit is When a command is completed, an interrupt is generated and the Busy Status bit is reset. The register indicates whether a command is computed or an error occured. commands are divided into four types and are explained in the following paragraphs.

3-51. Restore (Seek Track 0)

When this command is read into the command register and execution is implemented, the track 00 (TR00) input is sampled. If TROO is active, indicating the Read/Write head is positioned over track 0, the track register is filled with zeroes and an interrupt is generated. If TROO is not active, stepping pulses, at a rate specified by bits 0 and 1, are sent to the drive unit until TROO is activated. At this time the TR is filled with zeroes and an interrupt If the TROO does not is generated. activate after 255 stepping pulses, the operation is terminated automatically, the interrupt is set, and the seek error status bit is set. A verification operation occurs if bit 2 of the command is set. The Restore command is implemented automatically when master reset occurs. Figure 3-10 illustrates the bit configuration of the command register for a RESTORE command.

3-52. SEEK

This command assumes the track register contains the current Read/Write head track position and the data register contains the desired track number. The FD1771 updates the track register and issues stepping pulses in the proper direction, positioning the Read/Write head, until the contents of the track register equal the data register. this point the Read/Write head is positioned over the desired track. interrupt is generated at the end of Figure 3-11 illuthis operation. strates the command register bit configuration for a SEEK command.

3-53. STEP

Upon receipt of this command, the FD1771 issues one stepping pulse to the disk drive. The stepping motor direction is determined by a previously issued STEP IN or STEP OUT command. An




Figure 3-10. FD1771 RESTORE Command.




Figure 3-11. FD1771 SEEK Command.

interrupt is generated at the completion of this command. Figure 3-12 illustrates the command register bit configuration for a STEP command.

3-54. STEP-IN

The STEP-IN command causes the FD1771 to issue one stepping pulse such that the Read/Write head moves one track toward track 76. An interrupt is generated at the completion of this

command. Figure 3-13 illustrates the command register bit configuration for a STEP-IN command.

3-55. STEP-OUT

The STEP-OUT command causes the FD1771 to issue one stepping pulse such that the Read/Write head moves one track toward track 0. An interrupt is generated at the completion of this command. Figure 3-14 illustrates the command register bit configuration for a STEP-OUT command.




Figure 3-12. FD1771 STEP Command.




Figure 3-13. FD1771 STEP-IN Command.

3-56. READ

When the READ command is issued to the FD1771, the following events occur. The Read/Write head is loaded, the Busy status bit is set; and when the ID field (with the correct track number, sector number, and CRC) is encountered, the data read from the disk data field

is transferred to the DMA controller for routing. The Data Address Mark (AM) must be found within 28 bytes of the correct field; if not, the Record Not Found status bit is set and the operation is terminated. When the first character or byte of data is shifted through the Data Shift Register (DSR), it is transferred to the Data Register

(DR) and DRQ is generated. When the next byte is encountered in the Data Shift Register (DSR), it is transferred to the DR and another DRQ is generated. If the DMA has not read the previous contents of the DR before a new character is transferred, that character is lost and the Last Data status bit is set. This sequence is repeated until the entire data field is read. If a CRC error occurs at the end of the data

field, the CRC error Status bit is set and the command is terminated.

When the read operation is complete, the type of Data Address Mark read in the data field is recorded in the Status Register. For a definition of the bits affected, see the Status Register description. Figure 3-15 illustrates the command register bit configuration for a READ command.




Figure 3-14. FD1771 STEP-OUT Command.




Figure 3-15. FD1771 READ Command.

3-57. WRITE

Upon receipt of the WRITE command, the Read/Write head is loaded (HLD active) and the Busy status bit is set. When the correct ID field is located, a DRQ is generated. After 11 bytes of the CRC field, Write Gate (WG) activates if the DRQ is serviced. If the Data Register has not been loaded, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, WG activates and six bytes of zeroes are written on the diskette.

The FD1771 proceeds to write the data field and generate DREQ to the DMA. If a Data request is not serviced in time for continuous writing, the Lost Data Status bit is set and a byte of zeros is written on the diskette, but the command is not terminated. When the last data byte is written, the two-byte CRC is computed internally and written, followed by a one byte gap of logic ones. The command is then terminated. Figure 3-16 illustrates the command register bit configuration for a WRITE command.

3-58. Read Address

When the Read Address command is issued, the read/write head is loaded and the Busy status bit set. The first ID field encountered is read and the six data bytes in this field are assembled and transferred to the data register. A DRQ is generated for each byte. The ID address field is shown in figure 3-17.

The FD1771 checks for validity and sets the CRC error status bit when a CRC error is detected. The sector address of the ID field is written into the sector register. When the operation is complete, an interrupt is generated and the Busy status bit reset. Figure 3-18 illustrates the command register bit configuration for a READ ADDRESS command.

3-59. Read Track

The Read Track command is implemented in the same manner as the Read Address command except the Read Enable signal




Figure 3-16. FD1771 WRITE Command.

activates coincident with the leading edge of the first Index Pulse detected. Reading continues until the next Index pulse (indicating a complete disk revolution has occured) and then deactivates. Each byte read is assembled and transferred to the Data Register and a DRQ is generated. When bit \emptyset of the command is \emptyset , the accumulation of bytes is synchronized to each address Interrupt is activated at mark read. the completion of the command. command register bit configuration for a READ TRACK command is shown in figure 3-19.

3-60. Write Track

The Write Track command is initiated by loading the Read/Write head and setting the Busy status bit. Writing on the disk occurs coincident with the leading edge of the index pulse and terminates at the next index pulse. Data Request is activated with the receipt of the Write Track command, but no writing occurs until the first byte is read into the Data Register. If the Data Register is not loaded by the arrival of the first index pulse, the operation is terminated and interrupt activated.

BYTE #	1	2	3	4	5	6
ID ADDRESS	Track	Zeroes	Sector	Sector	CRC	CRC
FIELD	Address		Address	Length	1	2

Figure 3-17. ID Address Field Data Bytes.




Figure 3-18. FD1771 READ ADDRESS Command.




Figure 3-19. FD1771 READ TRACK Command.

If, once writing is instituted, a byte is not present in the Data Register when required, a byte of zeros is substituted. Address marks and CRC characters are written on the disk by detecting certain data patterns in the write data stream as shown in table 3-7. The CRC generator is initialilzed when any data byte from F7 to FE is about to be transferred from the Data Register to the Data Shift Register.

TABLE 3-7. DATA PATTERN.

Data Pattern (HEX)	Interpretation	Clock Mark
F7 F8 F9 FA FB FC FD FE	Write CRC Character Data Address Mark Data Address Mark Data Address Mark Data Address Mark Index Address Mark Spare ID Address Mark	FF C7 C7 C7 C7 D7

3-61. Force Interrupt

This command can be loaded into the command register at any time. If a command is being executed (Busy Status Bit set), that command is terminated and an interrupt generated upon the selected condition programmed by bits Ø through 3. Figure 3-20 illustrates the command register for a FORCE INTERRUPT command.

3-62. STATUS REGISTER

The Status Register is located at address port $\emptyset\emptyset$, and at the receipt of any command, except Force Interrupt, the Busy status bit is set. Also, the rest of the status bits are updated or cleared for the new command. When the Force Interrupt Command is received and a command is being executed, the Busy status bit is reset and the other status bits remain unchanged. command is being executed when a Force Interrupt is received, the Busy status bit is reset and the other status bits are updated or cleared. Figure 3-21 illustrates the bit configuration of the Status Register.




Figure 3-20. FD1771 FORCE INTERRUPT Command.

(BITS)							
7	6	5	4	3	2	1	0
S7	S6	S5	S4	S3	S2	S1	S0

Bit	All Type I Commands	Read Address	Read	Read Track	Write	Write Track
S7	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY
S6	WRITE PROTECT	0	RECORD TYPE	0	WRITE PROTECT	WRITE PROTECT
S5	HEAD ENGAGED	0	RECORD TYPE	0	WRITE FAULT	WRITE FAULT
S4	SEEK ERROR	ID NOT FOUND	RECORD NOT FOUND	0	RECORD NOT FOUND	0
S3	CRC ERROR	CRC ERROR	CRC ERROR	0	CRC ERROR	0
S2	TRACK 0	LOST DATA	LOST DATA	LOST DATA	LOST DATA	LOST DATA
S1	INDEX	DRQ	DRQ	DRQ	DRQ	DRQ
A0	BUSY	BUSY	BUSY	BUSY	BUSY	BUSY

FIGURE 3-21. FD1771 Status Register.

CHAPTER 4 THEORY OF OPERATION

4.1 GENERAL INFORMATION

The FDC board accepts commands and parameters from the host system, interprets the commands and produces control signals to initiate oprations in the LSI circuits (FD1771A Floppy Disk Formatter/Controller and Am9517 Multimode Controller). DMA outputs operating signals to the disk units, interfaces disk data between the disk units and FD1771, and inputs status information from the disk units.

The functions to format disk data. transfer data between the FDC board and units, control disk operations, and transfer data between the FDC and Host memory are performed by the DMA controller. Functional descriptions of these operations are not included herein. Refer to the appropriate data sheets. (See references at the front this of manual).

All operations are under control of the on-board CPU and firmware. A block diagram of the Am95/6110 FDC board is shown in figure 4-1.

4-2. INSTRUCTION EXECUTION

Operations on the FDC board are the result of recognizing the command and implementing on-board firmware routines. One command is described in detail. The remaining commands are executed in a similar manner and the detailed descriptions are not included.

4-3. READ A SECTOR OPERATION

The host CPU sends the page segment parameter to RO, the MSB of the data address (in master memory) to R1, and

the LSB of the data address to R2. The command and sector count is then sent to R3.

The receipt of data into R3 causes the COMMAND-IN flip-flop (U7) to set. The status register is cleared; the board is in busy state. When in its idle state, the on-board CPU polls the state of this flip-flop. When the flip-flop sets, the on-board CPU inputs the command from R3 and determines the required operation.

In this case, a READ operation is found. The data in RO, R1, and R2 are retrieved and used to set-up the DMA controller. The DMA controller can be set to transfer either single bytes or blocks of 128 bytes for each DMA request. For this example, the DMA controller is set for single-byte DMA.

The on-board CPU then loads the track, sector, and command into the FD1771 controller. Unit, track, and sector parameters are sent from the host CPU during a previous SETPAR command.

When the sector is reached and a byte assembled, the DREQ signal is raised. This is converted into the DMA REQUEST signal for the Am9517 controller. The Am9517 sends an HREQ to the on-board CPU and a bus request is sent to the host system. When the obtained. master bus is the controller generates a DMA acknowledge. This signal is also the chip select signal for the FD1771. The byte of data is transferred to main memory. When the byte is transferred, the DREQ is dropped and the Am9517 signal controller releases the CPU from HOLD.

Following transfer of the whole sector, the FD1771 generates an INTRQ to the on-board CPU. The on-board CPU is

interrupted and it then retrieves the drive status information from the FD1771 and places this information in mail-box register R4. Also, bit-7 of R4 is sent to signify that the

controller is no longer busy. If bit-6 of the previous Unit Code received was set, an interrupt request is sent to the host system. The on-board CPU returns to the Idle State.




FIGURE 4-1. Floppy Disk Controller Functional Block Diagram (Control Signals are not Shown).

CHAPTER 5 SERVICE INFORMATION

5-1. INTRODUCTION

This chapter provides information on service and repair assistance, user replacement parts and service diagrams for the AMC 95/6110 Single Density Floppy Disk Controller.

5-2. SERVICE AND REPAIR ASSISTANCE

If it is necessary to return the AMC 915/6110 Floppy Disk Controller board to Advanced Micro Computers for service or repair, contact the Service Manager for OEM Products at the telephone number listed below. A Return Material Authorization number must be obtained prior to shipment. When the reshipment is due to the board being damaged during shipment from AMC, or the board is out of warranty, a purchase order is required to complete the repair.

Repackage the board in the original packing material or an equivalent substitute, and enclose in a corrugated carton suitable for shipping. Seal the shipping carton securely, mark it FRAGILE, and address to:

Advanced Micro Computers Service Manager, OEM Products 3340 Scott Boulevard Santa Clara, California 95051

TELEPHONE: (408) 988-7777

TOLL FREE: 800-672-3548 California 800-538-9791 U.S.A. (except California)

5-3. USER REPLACEABLE PARTS

Listings of all user replaceable parts is provided in table 5-1. Figure 5-1 is the component location diagram.

5-4. SERVICE DIAGRAMS

The Floppy Disk Controller component locations are shown on the assembly drawing, figure 5-1. Part numbers for the components shown on the assembly drawing are listed in table 5-1.

Schematic diagrams of the Floppy Disk Controller are shown in figures 5-2 through 5-6. Active-low (logical \emptyset signals are specified by an asterisk (*) following the signal name.

TABLE 5-1. USER REPLACEABLE PARTS.

AMC Part Number	Description	Location
200032	Integrated circuit, Type 74LS04	U1, 10, 62
200081	Integrated circuit, Type 74LS164	U2, 5
200018	Integrated circuit, Type 74LS244	U3, 27, 34
200018	Integrated circuit, Type 74LS109	U4
200045	Integrated circuit, Type 74LS00	U6
200004	Integrated circuit, Type 74LS74	U7, 13,38, 39, 44, 68
200001	Integrated circuit, Type 74LS08	U8, 17, 61
200003	Integrated circuit, Type 74LS32	U9, 18, 19, 55, 64
210008	Integrated circuit, Type 7407	U12, 63
200021	Integrated circuit, Type 74LS253	U14, 15
220027	Integrated circuit, Type 74S257	U16
200057	Integrated circuit, Type 74LS11	U20
220022	Integrated circuit, Type 74S05	U21
220017	Integrated circuit, Type 74S04	U22
200052	Integrated circuit, Type 74LS138	U23, 24, 45
200075	Integrated circuit, Type 74LS373	U25, 35
280006	Integrated circuit, Type 8304	U26 Telephone
200078	Integrated circuit, Type 74LS273	U28, 29
210007	Integrated circuit, Type 7483A	U30, 36
200016	Integrated circuit, Type 74LS240	U31, 37, 41
260028	Integrated circuit, Type 8085	U32
200080	Integrated circuit, Type 74LS260	U33
260009	Integrated circuit, Type 9517	U40
200020	Integrated circuit, Type 25LS2521	U42
230012	Integrated circuit, Type 9114E	U49, 50
280011	Integrated circuit, Type 8303	U51, 52, 58, 67
200085	Integrated circuit, Type 25LS2518	U53
220005	Integrated circuit, Type 74S139	U54
200082	Integrated circuit, Type 74LS670	U56, 57
260014	Integrated circuit, Type FD1771	U60
200083	Integrated circuit, Type 74LS123	U65
200041	Integrated circuit, Type 25LS2520	U66
200042	Integrated circuit, Type 74LS193	U69
200035	Integrated circuit, Type 74LS163	U70
220016	Integrated circuit, Type 74S240	U59
220002	Integrated circuit, Type 74S00	U11
450019	24 Pin I.C. Socket	U46, 47, 48
450021	40 Pin I.C. Socket	U32, 40, 60
690022	Switch, Recess Rocker, 6 POS.	U43
340011	Capacitor, Ceramic .1™f, 50V, 20%	C2, 3, 4
340002	Capacitor, Tantalum, 22 ^m f, 15V, 20%	C25 26
340047	Capacitor, Tantalum, 4.7™f, 16V, 20%	C25, 26
310002 630029	Diode, IN914 Resistor, Carbon, 1K, 1/4W, 5%	CR1, CR2 R1, 6, 7 14
630029	Resistor, Carbon, 18, 174W, 5% Resistor, Carbon, 4.7K, 1/4W, 5%	R2, 3, 4, 10, 11
630033	Resistor, Carbon, 4.7K, 1/4W, 5%	R5, 8, 9, 15
630065	Resistor, Carbon, 10K, 174W, 5%	R12
630063	Resistor, Carbon, 47K, 1/4W,1 5%	R13
	1/TW,1 3/0	

TABLE 5-1. USER REPLACEABLE PARTS (Cont.).

AMC Part Number	Description	Location
630014 630057 630056 630500 630508 480011	Resistor, Network, 4.7K, 8 Pos. Resistor, Network, 4.7K, 6 Pos. Resistor, Network, 4.7K, 10 Pos. Resistor, Network, 10K, 6 Pos. Resistor, Network, 1K, 6 Pos. 8MHz Clock, OSC	RP1, 4, 5 RP2 RP3, 6, 7 RP9 RP8 Y1




Figure 5-1. Am95/6110 Components Location.




Figure 5-2. Am95/6110 Schematic Sheet 1.




Figure 5-3. Am95/6110 Schematic Sheet 2.




Figure 5-4. Am95/6110 Schematic Sheet 3.




Figure 5-5. Am95/6110 Schematic Sheet 4.




Figure 5-6. Am95/6110 Schematic Sheet 5.

COMMENT SHEET Address comments to: **Advanced Micro Computers Publications Department** 3340 Scott Boulevard Santa Clara, CA 95051 TITLE: Am95/6110 FLOPPY DISK CONTROLLER PUBLICATION NO: 00680108C COMMENTS: (Describe errors, suggested additions or deletions, and include page numbers, etc.) From: Name: Position:

Company:

Address:



A subsidiary of Advanced Micro Devices 3340 Scott Boulevard Santa Clara, California 95051 (408) 988-7777

TELEX: 171 142