# Antares Rev. C

Instruction Set Reference Manual

1/15/1987

The material in this document is confidential and may not be copied for any purpose.

Do not show this material to anyone, inside or outside Apple.

Copy	Assigned	to	
------	----------	----	--

## **Table of Contents**

List of Tables		<b>ji</b> i
Introc Programming Model Special Registers	duction	1
Special Degisters	•••••••	1
Traps and Interrupts	***************************************	Ç
Condition Codes.		
Notation		
Quick-Reference		18
Instru	uctions	***
Add with Carry Partial (AdCP)		24
Add (Add)		25
Add Immediate (Add)		26
Add with Carry (AddC)		27
Add Partial (AddP)		
Add Program Counter (AdPC)		
And (And)		
And Complement (AndC)		
Branch on Condition (Bcc)		
Create Data Cache Line (CDC)		
Clear Field (ClrF)		
Clear Mode (ClrM)		
Count Leading Zeroes (CLZ)		
Compare (Cmp)	***************************************	39
Compare Immediate (Cmp)		
Compare Partial (CmpP)		
Deposit (Dep)		
Divide (Div)		
Double Shift (Dsh)		
Extract Signed (ExtS)		48

Extract Unsigned (ExtU)		0
Flush Data Cache Line (FDC)	52	2
Invalidate Data Cache Line (IDC)	§	3
Invalidate Instruction Cache Line (IIC).,		4
Invalidate Instruction Cache (IICa)	*******5	5
Insert (Ins)		
Interrupt (Int)		
Invalidate Translation Lookaside Buffer	(ITLB)59	9
Jump Relative (Jmp)		0
Jump Absolute (Jmp)	6	1
Jump and Link (JmpL)		2
Load Condition (Lcc)	6	3
Load Immediate (Ld)		5
Load Byte (LdB)		6
Load Carry Partial (LdCP)		
Load Multiple (LdM)	6	8
Load Word (LdW)	69	9
Load Word Direct (LdW)		
Load Word (LdW)	-00000000000000000000000000000000000000	
Load Word Extended (LdWE)		3
Move (Mov)		
Move to Special (Mov)		
Move from Special (Mov)	2000s	
Mask Generate (Msk)	4555456	
Mask Generate (Msk)	5000000000	
Multiply (Mul)	.00000000000000000000000000000000000000	
Multiply Partial (MulP)		
Negate (Neg)		
Not (Not)	,000,000,000,000,000,000	
Or (Or)	.0000000000000000	
Prefetch Data Cache Line (PDC)		
Prefetch Instruction Cache Line (PIC)	200020000000000	
Prefetch Instruction Cache Line (PIC)	10000100000	
Read Data Tag by Index (RDTX)		
Restart (Res)	90	0
Resume (Rsm)		
Return from Interrupt (RtI)		
Subtract with CArry Partial (SbCP)		
Send (Send)		
Set Field (SetF)		
Set Mode (SetM)		

Shift Left (ShL)		• • • • • • • • • • • • • • • • • • • •	98
Shift Right (ShR)		••••••	99
Skip on Condition (Skcc)		***	100
Store Byte (StB)			102
Store Multiple (StM)			103
Start (Strt)			
Store Word (StW)			105
Store Word Direct (StW)	****		106
Store Word (StW)			107
Store Word Extended (StWI	3)		108
Subtract (Sub)	* • • • • • • • • • • • • • • •		109
Subtract Immediate (Sub)	*		110
Subtract with Carry (SubC),		• • • • • • • • • • • • • • • • • • • •	111
Subtract Partial (SubP)	••••••	•••••	112
Trap (Trap)		• • • • • • • • • • • • • • • • • • • •	113
Test Field (TstF)	• • • • • • • • • • • • • • •	*****	114
Test Mode (TstM)			115
Update Data Cache Line (UI	DC)		
Validate Data Cache Line (V	DC)	• • • • • • • • • • • • • • • • • • • •	118
Wait (Wait)		• • • • • • • • • • • • • • • • • • • •	119
Exclusive Or (XOr)	• • • • • • • • • • • • • • • • • • • •		120
	List of Ta	ıbles	
	B 11		1.1
Table 1. Trap and Interrupt			
Table 2. Traps and Interrup			
Table 3. Operands			16
Table 4. Operators and Syn	0000000	000000000000000000000000000000000000000	
Table 5. Alphabetic Summa			
Table 6. Functional Summa			
Table 7. CC Field Encoding			
Table 8. CC Field Encoding	1 10000000	50V	
Table 9. CC Field Encoding	gs (Skcc)	9 • • • • • • • • • • • • • • • • • • •	100

## Introduction

Antares is a new 32-bit CPU being developed by the Advanced Computer Development group. The CPU features a unique design, containing four individual processing units, or PUs, and on-board instruction and data caches. The Antares chip uses a compact instruction set: operations performed the most frequently can be executed with a single instruction, while less frequently used operations are synthesized by instruction sequences.

This manual describes the Antares instruction set. This introduction describes the Antares programming model and defines the special registers used by the chip. This section also covers the trap/interrupt mechanism and lists the traps and interrupts, as well as describing the notation used in the manual. Quick-reference tables list the instructions functionally and alphabetically.


Following the introduction, the manual presents each instruction separately. Each description includes an operation statement, a description of the instruction's operation, a list of affected condition codes, exceptions, restrictions, timing, and format. Where appropriate examples are included.

A companion volume, *The Antares CPU: An Overview*, contains information about Antares architecture.

## **Programming Model**

The drawing on the following page provides a programming model for the Antares CPU. It shows the general and special registers used by the chip. Of the 16 general registers, the first four (R0 through R3) are used as base registers for most instructions; however, all 16 general registers can be used for the extended instructions (LdWE and StWE). The fifth register (R4) serves as the return link register (used by the JmpL instruction).

## **Programming Model**



#### **Special Registers**

The Antares CPU uses a number of special registers to execute its instructions. Registers S0, S1, S2, S3, S7, S8, and S9 apply to a specific PU, while S4, S6, S10, S11, S12, S13, S14, and S15 are chip global registers used by all four PUs. Registers S4 and S7 through S15 are privileged. Each special register has a specific purpose, as defined below.

Mask (S0)

S0 holds the definition of a field defined by the Mask Generate (Msk) instructions. The Mask register contains 15 bits in this implementation. The Mask and Move instructions set the Mask register.

Remainder (S1)

S1, used by the Divide (Div) instruction, fulfills two purposes: it allows formation of 64-bit dividends and stores the remainder from a division operation. When the MDfull bit in the System Status/Control register is set, the Divide (Div) instruction uses the contents of the Remainder register as the upper 32 bits of the dividend. The Remainder register contains 32 bits and is filled as a result of a divide operation or by a Move to Special (Mov) instruction.

Product (\$2)

Used by the Multiply (Mul) and Multiply Paritial (MulP) instructions, the Product register allows formation of 64-bit products. When two 32-bit numbers are multiplied, the upper 32 bits of the product get stored in the Product register. In addition, if the MDfull bit in the System Status/Control register is set, a Mul or MulP instruction adds the contents of the Product register to the product. The Product register contains 32 bits and is filled as a result of a multiplication or it can be filled by a Move to Special (Mov) instruction.

PU# (S3)

S3 holds the PU# for the PU with which the register is associated. This 2-bit register is a read-only register.

Test (S4)

S4 is used for system diagnostics. It is a global, privileged register.

Window/Semaphores (S6)

The two S6 registers contain two parts: a window register and semaphores. Which of the two S6 registers used depends on the setting of the Cluster# bit in the System Status/Control register.

The 20-bit window registers are used by the Load Word (LdW) and Store Word (StW) Direct instructions to determine the address of a Memory word. One Window register is a read-only register that holds the constant 0x3FF00000. The other Window register can be modified using the Move to Special (Mov) instruction when the Cluster# bit in the System Status/Control register equals 1.

The Semaphore registers facilitate inter-PU communications. They are set by executing a Store Word (StW) Direct to addresses 0 through 7. Load Word (LdW) Direct from addresses 0 through 7 clears the Semaphore register. They are read and written along with the Window registers.

When traps are disabled, the PU's status is saved from the System Status Control register to the Status\_Save register on each clock cycle. Enabling traps invalidates the contents of the Status\_Save register. S7 is a privileged register.

S8 holds the data address that caused the trap. Its contents can be read using the Mov from Special (Mov) instruction and are not valid unless traps are disabled. S8 is a privileged register.

Saves the PC and next PC when the processor executes a Trap instruction. Reading S9 returns PC; writing to S9 moves Next PC to PC and writes into Next PC. The privileged register's contents are valid only when traps are disabled. S9 contains 30 bits.

S10 and S11 count the events specified by the Event Counter Configuration register (S12). The Event Counter registers aid performance analysis by counting specific events. If enabled, an interrupt occurs when the counter overflows. The two 32-bit privileged registers can be read using a Move from Special (Mov) instruction.

Status\_Save (S7)


Trap Argument (S8)

PC\_Save Queue (S9)

Event Counter 1 (S10) Event Counter 2 (S11)

#### Event Configuration (S12)

Specifies which events will be counted into the S10 and S11 registers. S12 contains 16 bits, eight of which are allocated to each Event Counter register, as shown below.




- 15 7
- Interrupt enable. If set, it allows an interrupt when the Event Counter overflows.
- 14 6
- If set, indicates that the Event Counter has overflowed. Cannot be written with a 1; always resets if written.
- 13 5
- If set, counts system mode events.
- 12 4
- If set, counts user mode events.
- 11 3
- If set, indicates that the next three bits (0..2 and 8..10) encode a Memory Mangement Unit (MMU) event to be counted:
  - Data out. If set, counts moveouts from the data cache.
  - 9 1 Data in. If set, counts moveins to the data cache.
  - 8 0 Instructions in. If set, counts moveins to the instruction cache.

    If bits 8..10 and/or 0..2 are all clear, counts TLB misses.
- 11 3 If clear, indicates that the next three bits encode a Processing Unit (PU) event to be counted:
  - 10 2 If set, counts each cycle that the selected PU is not halted. If clear, counts each instruction that the selected PU finishes.
  - 8.9 0,1 Selects PU (2 bits).

If the System and User bits are both clear, the Event Counter counts all cycles if the MMU/PU bit is set. If the MMU/PU bit is clear, the Event Counter does not count any cycles.

#### Global Status (S13)

S13 facilitates deadlock detection. The Global Status register contains 16 bits, four for each PU. The four bits for each PU enable the PUs to determine the state of other PUs according to how the bits are set. S13 is a read-only, privileged register. The diagram below shows the bits used.



0, 4, 8, 12

User. If this bit is set for a particular PU, it indicates that the PU is in user mode.

1, 5, 9, 13

Trap enabled. If this bit is set, the PU is enabled for traps.

2, 6, 10, 14

Semaphore wait. If this bit is set, the PU is waiting for a semaphore to be modified.

3, 7, 11, 15

Halted. If this bit is set, the PU is halted because it has executed a Wait instruction.

#### Interrupt Argument (S14)

S14 contains the address that caused the IPB interrupt as well as the external interrupt pending and external interrupt enable bits. S14 is a chip global, privileged register that can be read using the Move from Special (Mov) instruction. Only the external interrupt pending and enable bits can be written with the Move to Special (Mov) instruction. The external interrupt enable bit can be set or cleared; the interrupt pending bit can be cleared only. The contents of bits 0 through 29 are valid only when interrupts are disabled.

31	30	29	0
Р	١	Interrupt Argument	

30

External interrupt pending. If this bit is set, it indicates that an external interrupt is waiting for processing.

31

External interrupt enable. If this bit is set, it indicates that the CPU can be interrupted.

Page Table Origin/Node (S15) Bits 8 through 30 contain the page address of the base of the page table, which the TLB miss logic uses. Bits 0 through 5 contain the PU node number used by the IPB logic. The powerup logic normally

sets the node number.

**Current, Next Program Counters** 


The Current and Next Program Counters hold the addresses of the currently executing instruction and the next instruction.

System Status/Control

The System Status/Control register holds the status and control information that the processor uses. The register contains the 10 mode bits and the condition codes, as well as other status information.

The 10 mode bits are set and cleared by the Set Mode (SetM) and Clear Mode (ClrM) instructions. Bits 0 through 7 can be set in user or system mode, bits 8 through 15 are restricted to system mode only. Both interrupts and traps clear bits 0 through 15.

The drawing below shows the contents of the System Status/Control register.



Bits	Field	Meaning	Bits	Fleid	Meaning
0	М	MD control	16-22	CCode	Condition codes
1	Н	Halfword/byte	16	Z	Zero
2	F	MD full	17	N	Negative
3	V	Overflow trap enable	18	V	Overflow
4	Α	Registers available	19	C0	Carry
5-7		Reserved	20	C1	Carry
8-9		Reserved	21	C2	Carry
10	В	Branch taken trap enable	22	СЗ	Carry
11	T	Trap enable			-
12	U	User/system	23-23		Reserved
13	C#	Cluster number	25	W	Halted
14-15		Reserved	26	2	Second half
			27	S	Skipped
			28-31	RCnt	Register count

MD control (M) will be defined later.

Halfword/byte (H) indicates whether the partial word instructions (AddP, AdCP, SubP, SbCP, CmpP, and MulP) execute in halfword or byte mode.

MD full (F) indicates whether or not the MD special register contains data to be used by a Multiply or Divide instruction. The MD full bit is cleared by Multiply and Divide instructions.

Overflow trap enable (V) allows a trap to occur when the V condition code bit is set by an Add, Add Immediate, Add with Carry, Negate, Subtract, Subtract Immediate, or Subtract with Carry instruction. (Divide--maybe.)

Registers available (A) is used by the interrupt/trap handler to indicate which PU was idle when trapped or interrupted. Executing a Resume or Start instruction clears the A bit for the target PU.

Branch taken trap enable (B) can be modified in system mode only. If set, it enables a trap when a branch is taken; clearing the bit disables traps on a taken branch. If set when a branch is taken, the processor branches and then traps before the shadow of the branch.

Trap Enable/Disable (T) can be modified in system mode only to enable traps. It is cleared to disable traps.

User/System (U) can be modified in system mode only. It is set to indicate user mode and cleared to indicate system mode.

Cluster number (C#) can be modified in system mode only to indicate which window register should be used to determine addresses for the Load and Store Word Direct instructions. If the bit is clear, the instruction uses the read-only window register containing the constant 0x3FF00000; if the bit is set, the instruction uses the modifiable window register.


The Condition Codes (CCode) are modified by the integer instructions or by the Load Condition (Lcc) instruction, which writes directly to the System Status/Control register. They can be tested by the Branch and Skip on Condition (Bcc, Skcc) instructions.

Halted (W) indicates that the PU is halted. Other PUs use this status bit while executing Resume, Start, and Send instructions. Interrupt selection logic also uses the Halted bit.

Second half (2) indicates an instruction page fault on the second half of an extended operation when set. The page fault handler uses the Second half bit to restore state or to determine which part of the instruction faulted.

**Skipped** (S), when set, indicates that the instruction that the head of the PC\_Save Queue points to will not be executed upon return from a trap.

Register count (RCnt) counts the number of registers stored or loaded for the Load and Store Multiple instructions (LdM, StM). The trap handler uses the count to correctly restore state when a page fault trap occurs.



#### Traps and Interrupts

The Antares CPU uses several different types of traps and interrupts which have specific characteristics. These characteristics include whether the exception is a *trap* or *interrupt*, whether it is a *directed* or *nondirected interrupt*, and whether it is *nonmaskable*, *maskable*, or *individually enabled*.

The interrupt handler distinguishes traps from interrupts by the source of the interrupt or trap. *Traps* are synchronous (i.e. caused by a particular instruction), while most *interrupts* are asynchronous (originate externally) and global in origin, except for the Inter-PU interrupt.

The externally originating interrupts are usually *nondirected*, which means that any PU can process the interrupt. The one type of interrupt that is *directed* is the Inter-PU interrupt (1B), which originates on the chip and is directed at particular PUs. The interrupt handler directs all traps to the PU that caused the trap.

When a nondirected interrupt occurs, the interrupt handler uses a priority system to select the PU to process the interrupt. It first looks for a PU with the Available bit set in the Status\_Save register. If no PUs are "available," the interrupt handler looks for a "halted" PU. Running PUs have the lowest priority. If none of the PUs can accept an interrupt (i.e., trap enable bit in the Status\_Save register is cleared), the handler holds the interrupt until a PU can accept it. Interrupts that can be held have a pending status bit in the Global Status register that indicates that the interrupt is waiting for processing.

If none of the PUs to which an Inter-PU interrupt is directed to can accept the interrupt, the instruction is held until the interrupt can be processed.

Several bits in the special registers enable traps and interrupts. Each PU has a master trap enable bit in its local Status\_Save register (bit 11, T). The Status\_Save register also contains two individual trap enables: the overflow trap enable (bit 3, V) and the taken branch trap enable (bit 10, B). The master CPU interrupt enable resides in the Global Status register (bit 18, I), and the event counter interrrupt enables occupy bits 7 and 15 of the Event Configuration register.

Nonmaskable interrupts can override the state of the local trap enables. Interrupts and traps that have individual enabling bits are called *individually enabled*, and the rest fall into the category termed *maskable*.

The table below shows the possible states of the PU master trap enable bit and the individual enables. The individual enables include the overflow and taken branch trap enables and the master CPU and event counter interrupt enables.

Master PU Individual Enable Enable Meaning 1 1 PU can be interrupted or trap 1 0 PU can trap, individual trap/interrupt is disabled 0 0 PU has trapped or been interrupted. no others will be accepted 0 PU has trapped or been interrupted, another PU can be interrupted

Table 1. Trap and Interrupt Enables

The following events occur when a trap or interrupt occurs.  $(A \rightarrow B \rightarrow C \text{ means } B \text{ is stored in } C$ , then A is stored in B)

```
0 → System Status/Control → Status_Save register
0 → individual enable (if any)

Trap #*8 → PC_Queue → PC_Save Queue

Address → Trap Argument/Interrupt Argument
```

When a PU traps or interrupts, the System Status/Control register resets, including the master PU trap enable bit. If the trap or interrupt is individually enabled, the individual enable resets.

If a maskable or individually enabled trap or interrupt occurs on a PU when traps or interrupts are disabled for that PU, but enabled for the individual trap, a machine check (1E) interrupt occurs.

If multiple interrupts occur simultaneously, only the one with the highest number is reported; all other interrupts are held until interrupts are re-enabled.

When the trap enable bit in the System Status/Control register is set, each cycle moves the contents of System Status/Control into the Status\_Save register and the contents of the Current and Next Program Counter registers into the PC\_Save Queue. The transfer does not occur when the trap enable bit is cleared.

The following table lists the interrupt/trap causes. The table shows the interrupt and trap names, numbers, and other information, and lists some implications of the existence of the interrupt or trap.

Table 2. Traps and Interrupts

Name	Codes	Trap No.	Other
Reset	I, N, B	1F	Occurs on powerup reset (ND), reset pushbutton (ND), or Res instruction (D).
Machine Check	I, N, B	1E	Occurs on bus error, internal detectable hardware failure (might be used with a redundant 'shadow' mode, where it indicates a mismatch between what was put on the bus, and what should have been on the bus), and when trap occurs when traps are disabled.
Restart	I, N, B	1D	Caused by hardware deadlock detection (ND) or results from one PU interrupting another with the Restart (Res) instruction.
PowerFail/OverTemp	I, N, ND	1C	
Inter-PU	I, M, D	1B	Results from one PU interrupting another with the Interrupt (Int) instruction.
Inter-chip	I, M, ND	1A*	Results from access of an address mapped in another node with the page table 'message' bit set .

Codes: I = Interrupt, T = Trap, N = Nonmaskable, M = Maskable, E = Individually enabled, D = Directed, ND = Nondirected, B = Both

<sup>\*</sup>Will set an address into the Interrupt Argument (S14)register.

Table 2. Interrupts (continued)

			<u> </u>
Name	Codes	Trap No.	Other
Event Counter	I, E, ND	19	Individual enables in Event Counter Configuration (S12) register. Results from overflow of one of the event counters (S10 and S11). Check bit in configuration register (S12) to determine which counter overflowed.
External	I, E, ND	18	I/O interrupt
Overflow/Divide by 0	T, E, D	17	Individual enable. Check opcode to distinguish an overflow from a divide by 0.
Illegal or Privileged Op	Ŧ, M, D	16	Check opcode to distinguish an illegal operation from a privileged operation or a taken branch.
Taken Branch	T, E, D	16	Check opcode to distinguish an illegal operation from a privileged operation or a taken branch.
Data access fault	T, M, D	15†	Results from user attempt to access system pageor from user or system attempt to access data on execute-only page or to write to a read-only page.
Instruction access fault	T, M, D	14	
Data Page Fault	T, M, D	13†	
Inst Page Fault	T, M, D	12	
Node Busy	T, M, D	11†	Results from failed access to an address mapped in another node with the page table 'message' bit set
Software Trap	T, M, D	F0	Opcodes F0

Codes: I = Interrupt, T = Trap, N = Nonmaskable, M = Maskable, E = Individually enabled, D = Directed, ND = Nondirected, B = Both

<sup>†</sup>Will set an address into the Trap Argument (S8) register.

#### **Condition Codes**

The System Status and Control register for the Antares CPU contains seven condition code bits. The processor sets them as described below for all instructions except partial word instructions.

- N Negative condition code bit. This bit gets set if the true result is less than zero. The N condition code bit may be different from the most significant bit of the result if an arithmetic overflow occurs.
- Z Zero condition code bit. This bit gets set if the result equals zero.
- V Overflow condition code bit. This bit gets set if an arithmetic overflow occurs.
- C Carry condition code bits. The highest of these four bits is set if a carry is generated out of the most significant bit of the operand for all instructions except the partial word instructions. The lower three bits are cleared. The indication not carry means that all four Carry bits are cleared.

The Carry bit gets set for the Add instructions under the following conditions:

$$S \cdot D + [(S + D) \cdot \neg R]$$

If the source and destination registers both have their sign bits set, then the Carry bit is set. If either the source or destination register has its sign bit set and the result does not have its sign bit set, the Carry bit is set.

The Carry bit gets set for the Subtract and Compare instructions under the following conditions:

$$(-S) \cdot D + [((-S) + D) \cdot R]$$


If the source register does not have its sign bit set and the destination register does have its sign bit set, the Carry bit is set. If the source register does not have its sign bit set or the destination register does have its sign bit set and the result does not have its sign bit set, the Carry bit is set.

#### Partial Word Condition Codes

The condition codes for partial word instructions (Add with Carry Partial, Add Partial, Compare Partial, Load Partial Carry, Subtract with Carry Partial, and Subtract Partial) function differently.

- N Negative condition code bit. This bit gets set if any halfword/byte result is negative.
- Z Zero condition code bit. This bit gets set if any halfword/byte result equals zero.
- V Overflow condition code bit. This bit is always cleared; no overflow can occur in partial word operations.
- C Carry condition code bits. A Carry bit gets set if a carry is generated out of the most significant bit of the halfword or byte corresponding to that specific Carry bit. The four Carry bits (C0 through C3) are set individually if the halfword/byte bit in the System Status/Control register is cleared. If the halfword/byte bit is set, Carry bits C0 and C2 are set and C1 and C3 are cleared.

The individual Carry bits correspond to the following bytes and halfwords:



## **Notation**

The following tables show the notation used in this manual.

Table 3. Operands

Operand	Meaning
RegA	Source register A Instruction <3:0>
RegB	Source register B Instruction <7:4>
Base	Base register Instruction <1:0> or <3:0> if extended
Mask	Mask register
PC	Program counter
Next PC	Halfword address of next instruction to be executed
Imm, Pos, Len, Amt	Immediate operands: Immediate, Position, Length, Amount Constants encoded in the instruction
Displacement	Displacement/direct address
Sp	Special register
@R	Contents of memory location addressed by register
R0, R1R15	General-purpose registers
R0R3	Base registers for normal instructions
R-0R16	Base registers for extended instructions
R4	Return link register
R <b></b>	Bit b of R
Reg <m:n></m:n>	bits m through n, inclusive, of specified register

Table 4. Operators and Symbols

Operator	Meaning
$\rightarrow$	Move left operand to right operand
+	Add operands
-	Subtract right operand from left operand
*	Multiply operands
1	Divide left operand by right operand
,	Concatenate
~	Ones complement the operand
&	Bitwise logically AND the operands
۸	Bitwise exclusive OR the operands
1	Bitwise logically OR the operands
<b>&lt;&lt;</b>	Shift the left operand left by the amount specified by the right operand
>>	Shift the left operand right by the amount specified by the right operand
@	Contents of memory location

## **Quick Reference**

The tables in this section provide quick reference to Antares instructions. Table 5 contains an alphabetic summary, while Table 6 groups the instructions functionally.

Table 5. Alphabetic Summary of Instructions

Mnemonic	Instruction	Operation	Page
AdCP Add Add AddC AddP	Add with Carry Partial Add Add Immediate Add with Carry Add Partial	AdCP RegB(H/B) + RegA → RegB Add RegB + RegA → RegB Add RegB + Imm → RegB AddC RegB + RegA → RegB AddP RegB(H/B) + RegA → RegB	24 25 26 27 28
AdPC And AndC Bcc CDC	Add Program Counter And And Complement Branch on Condition Create Data Cache Line	AdPC PC + 1 + RegA → RegA And RegB & RegA → RegB AndC RegB & ~RegA → RegB Bcc PC + Displacement CDC @RegA	29 30 31 32 34
ClrF ClrM CLZ Cmp Cmp	Clear Field Clear Mode Count Leading Zeros Compare Compare Immediate	CIrF 0 → RegA <mask> CIrM BitNumber CLZ RegA → RegB Cmp RegB - RegA Cmp RegB - Imm</mask>	35 36 38 39 40
CmpP Dep Div	Compare Partial Deposit Divide	CmpP RegB(H/B) - RegA Dep RegB → RegA <mask> Div (MDfull &amp; (Remainder&lt;&lt;32) , RegB) /</mask>	41 42
DSh ExtS	Double Shift Extract Signed	RegA → {RegB, Remainder} DSh (RegB, RegA) >> Mask → RegA ExtS RegA <mask> → RegB</mask>	44 46 48
ExtU FDC IDC	Extract Unsigned Flush Data Cache Line Invalidate Data Cache Line	ExtU RegA <mask> → RegB FDC @RegA IDC @RegA</mask>	50 52 53
IIC	Invalidate Instruction	IIC @RegA	54
llCa	Cache Line Invalidate Instruction Cache	IICa	55
Ins Int ITLB	Insert Interrupt Invalidate Translation Buffer	Ins RegB → RegA <mask> Int PuMask ITLB</mask>	56 58 59
Jmp Jmp	Jump Relative Jump Absolute	Jmp PC + Displacement Jmp @RegA	60 61

Table 5. Alphabetic Summary of Instructions (continued)

Mnemonic	Instruction	Operation	Page
JmpL	Jump and Link	JmpL next PC + 1 → R4, Jmp @RegA	62
Lcc	Load Condition	Lcc → RegB	63
Ld	Load Immediate	Ld Imm → RegB	65
LdB	Load Byte	LdB @Base → RegA	66
LdCP	Load with Carry Partial	LdCP Extend ~(C0C3) → RegA	67
LdM	Load Multiple	LdM @RegA → RegBReg1	68
LdW	Load Word	LdW @Base + Displacement → RegB	69
LdW	Load Word Direct	LdW @Displacement → RegB	70
LdW	Load Word	LdW @RegA → RegB	72
LdWE	Load Word Extended	LdWE @RegA + Displacement → RegB	73
Mov	Move	Mov RegA → RegB	74
Mov	Move to Special	Mov RegB → Sp	75
Mov	Move from Special	Mov Sp → RegB	77
Msk	Mask Generate	Msk Pos for Len	79
Msk <sup>*</sup> Mul	Mask Generate Multiply	Msk RegA for Len Mul RegB * RegA + (MDfull & Product) →	80
IVIUI	мапру	{Product, RegB}	81
MulP	Multiply Partial	MulP RegB(H/B) * RegA → RegB	82
Neg	Negate	Neg - RegA → RegB	83
Not	Not	Not ~RegA → RegB	84
Or	Or	Or RegA   RegB → RegB	85
PDC	Prefetch Data Cache Line	PDC @RegA	86
PIC	Prefetch Instruction	PIC @RegA	87
PIC	Cache Line Prefetch Instruction	PIC PC + Displacement	88
DDTV	Cache Line	DDTV GENA DOOD	00
RDTX	Read Data Tag by Index	RDTX @RegA → RegB Res PuMask	89 90
Res	Restart	Rsm PuMask	91
Rsm	Resume	Hall Edwigan	_
RtI	Return from Interrupt	RtI	92
SbCP		SbCP RegB(H/B) - RegA → RegB	93
Send	Send	Send RegB → Destination Register <pumask></pumask>	94
SetF	Set Field	SetF 1 → RegA <mask></mask>	95

Table 5. Alphabetic Summary of Instructions (continued)

Mnemonic	Instruction	Operation	Page
SetM	Set Mode	SetM BitNumber	96
ShL	Shift Left	ShL RegB << Amt → RegB	98
ShR	Shift Right	ShR RegA >> Amt → RegA	99
Skcc	Skip on Condition	\$kcc	100
StB	Store Byte	StB RegB → @RegB	102
StM	Store Multiple	StM RegBR1 → @RegA	103
Strt	Start	Strt RegB, PuMask	104
StW	Store Word	StW RegB → @Base + Displacement	105
StW	Store Word Direct	StW RegB → @Displacement	106
StW	Store Word	StW RegB → @Base	107
StWE	Store Word Extended	StWE RegB → @Base + Displacement	108
Sub	Subtract	Sub RegB - RegA → RegB	109
Sub	Subtract in the	Sub RegB - Imm → RegB	110
SubC	Subtract with _arry	SubC RegB - RegA + (Carry -1) → RegB	111
SubP	Subtract Partial	SubP RegB(H/B) - RegA → RegB	112
Trap	Trap	Trap Trapnum	113
TstF	Test Field	TstF RegA <mask></mask>	114
TstM	Test Mode	TstM BitNumber	115
UDC	Update Data Cache	UDC @RegA	117
VDC	Line Validate Data	VDC @RegA	118
,,,,	Cache Line		
Wait	Wait	Wait PuMask	119
XOr	Exclusive Or	XOr RegA ^ RegB → RegB	120

Table 6. Functional Summary of Instructions

Mnemonic	Instruction	Operation	Page
	Register Load, S	itore, and Move Instructions	
Lcc	Load Condition	Lcc RegB	63
Ld	Load Immediate	Ld Imm → RegB	65
LdB	Load Byte	LdB @Base → RegB	66
LdCP	Load with Carry Partial	LdCP Extend ~(C0C3) → RegA	67
LdM	Load Multiple	LdM @RegA → RegB. R1	68
LdW	Load Word	LdW @Base + Displacement → RegB	69
LdW	Load Word Direct	LdW @Displacement → RegB	70
LdW	Load Word	LdW @RegA → RegB	72
LdWE	Load Word Extended	LdWE @RegA + Displacement → RegB	73
Mov	Move	Mov RegA → RegB	74
Mov	Move to Special	Mov RegB → Sp	75
Mov	Move from Special	Mov Sp → RegB	77
StB	Store Byte	StB RegB → @Base	102
StM	Store Multiple	StM RegB → @RegB	103
StW	Store Word	StW RegB → @Base + Displacement	105
StW	Store Word Direct	StW RegB → @Displacement	106
StW	Store Word	StW RegB → @Base	107
StWE	Store Word Extended	StWE RegB → @Base + Displacement	108
		-	
	Arithr	netic instructions	
AdCP	Add with Carry Partial	AdCP RegB(H/B) + RegA → RegB	24
Add	Add	Add RegB + RegA → RegB	25
Add	Add Immediate	Add RegB + Imm → RegA	26
AddC	Add with Carry	AddC RegB + RegA → RegB	27
AddP	Add Partial	AddP RegB(H/B) + RegA → RegB	28
CLZ	Count Leading Zeros	CLZ RegA → RegB	38
Div	Divide	Div (MDfull & (Remainder<<32) + RegB) /	44
		RegA → { RegB, Remainder}	
Mul	Multiply	RegB * RegA + (MDfull & Product) →	81
		{Product, RegB}	
MulP	Multiply Partial	MulP RegB(H/B) * RegA → RegB	82
Neg	Negate	Neg - RegA → RegB	83
SbCP		SbCP RegB(H/B) - RegA → RegB	93
Sub	Subtract	Sub RegB - RegA → RegB	109
Sub	Subtract Immediate	Sub RegB - Imm → RegB	110
SubC	Subtract with Carry	SubC RegB - RegA + (Carry -1) → RegB	111
SubP	Subtract Partial	SubP RegB(H/B) - RegA → RegB	112

Table 6. Functional Summary of Instructions (continued)

Mnemonic	Instruction	Operation	Page
	Compare, Test, Bra	inch, Jump, and Skip Instructions	
AdPC	Add Program Counter	AdPC PC + 1 + RegA → RegA	29
Bcc	Branch on Condition	Bcc PC + Displacement	32
Cmp	Compare	Cmp RegB - RegA	39
Cmp	Compare Immediate	Cmp RegB - Imm	40
CmpP	Compare Partial	RegB (H/B) - RegA	41
Jmp	Jump Relative	Jmp PC + Displacement	60
Jmp	Jump Absolute	Jmp @RegA	61
JmpL	Jump and Link	JmpL next PC + 1 → R4, Jmp @RegA	62
Skcc	Skip on Condition	Skcc	100
TstF	Test Field	TstF RegA	114
TstM	Test Mode	TstM BitNumber	115
	Shift, Logical, and	d Field Manipulation Instructions	<b>.</b>
And	And	And RegB & RegA → RegB	30
AndC	And Complement	AndC RegB & ~RegA → RegB	31
ClrF	Clear Field	CIrF RegA	35
Dep	Deposit	Dep RegB → RegA <mask></mask>	42
DSh	Double Shift	DSh (RegB, RegA) >> Mask → RegA	46
ExtS	Extract Signed	ExtS RegA <mask>⇒ RegB</mask>	48
ExtU	Extract Unsigned	ExtU RegA <mask> → RegB</mask>	50
Ins	Insert	Ins RegB → RegA <mask></mask>	56
Msk	Mask Generate	Msk Pos for Len	79
Msk	Mask Generate	Msk RegA for Len	80
Not	Not	Not ~RegA → RegB	84
Or	Or	Or RegA   RegB → RegB	85
SetF	Set Field	SetF1 → RegA <mask></mask>	95
ShL	Shift Left	ShL RegB << Amt → RegB	98
ShR	Shift Right	ShR RegA >> Amt → RegA	99
XOr	Exclusive Or	XOr RegA ^ RegB → RegB	120

Table 6. Functional Summary of Instructions (continued)

Mnemonic	Instruction	Operation	Page
	Cache	Control Instructions	
CDC	Create Data Cache Line	CDC @RegA	34
FDC IDC	Flush Data Cache Line Invalidate Data Cache Line	FDC @RegA IDC @RegA	52 53
IIC	Invalidate Instruction Cache Line	IIC @RegA	54
IICa	Invalidate Instruction Cache	IICa	55
PDC	Prefetch Data Cache Line	PDC @RegA	86
PIC	Prefetch Instruction Cache Line	PIC @RegA	87
PIC	Prefetch Instruction Cache Line	PIC PC + Displacement	88
UDC	Update Data Cache Line	UDC @RegA	117
VDC	Validate Data Cache Line	VDC @RegA	118
	Cos	ntrol Instructions	
ClrM	Clear Mode	ClrM BitNumber	36
Int ITLB	Interrupt Invalidate Translation Lookaside Buffer	Int PuMask ITLB	58 59
RDTX	Read Data Tag by Index	RDTX @RegA → RegB	89
Res	Restart	Res PuMask	90
Rsm	Resume	Rsm PuMask	91 92
RtI Send	Return from Interrupt Send	RtI Send RegB → Destination Registe	
SetM	Set Mode	SetM BitNumber	96
Strt	Start	Strt RegB, PuMask	104
Trap	Trap	Trap Trapnum	113
Wait	Wait	Wait PuMask	119

**AdCP** 

## Add with Carry Partial

**AdCP** 

Operation:

AdCP  $RegB(H/B) + RegA \rightarrow RegB$ 

Description:

If H/B is clear, add RegB to RegA using carry bits C0, C1, C2, and C3 as carries into bytes. Set the C0, C, C2, and C3 carry bits from the carryout of the corresponding bytes.

If H/B is set, add RegB to RegA using carry bits C0 and C2 as carries into halfwords. Set the C0 and C2 carry bits from the carryout of the corresponding halfwords. Clear bits C1 and C3.

Condition codes:

H/B = 0

N -- Set if any byte is negative, cleared otherwise.

Z -- Set if any byte is equal to zero, cleared otherwise.

V -- The V bit is cleared.

C -- Set if any byte carries, cleared otherwise.

H/B = 1

N -- Set if any halfword is negative, cleared otherwise.

Z -- Set if any halfword is equal to zero, cleared otherwise.

V -- The V bit is cleared.

C -- Set if any halfword carries, cleared otherwise.

**Exceptions:** 

None.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12	11	10	9	8		6	5	4	3	2	1	_0
	Орс	ode						F	Regis	steri	3	F	Regi	ster	Α

Add

Add

Add

Operation:

Add RegB + RegA → RegB

Description:

Add the contents of RegA to the contents of RegB. Store the

result in RegB. Clear carry bits C1, C2, and C3.

Condition codes:

N -- Set if result is negative, cleared otherwise.

Z -- Set if result is equal to zero, cleared otherwise.
V -- Set if an overflow is generated, cleared otherwise.
C -- Set if a carry is generated, cleared otherwise.

**Exceptions:** 

A trap occurs if the operation sets the V condition code bit and

Trap\_on\_Overflow is enabled.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Add

#### Add Immediate

Add

Operation:

Add RegB + Imm → RegB

**Description:** 

Add the contents of RegB to the immediate value Imm. Store the result in RegB and clear carry bits C1, C2, and C3. The range for

the value Imm is 1 through 256; the encoding is (Imm -1).

Condition codes:

N -- Set if the result is negative, cleared otherwise. Z -- Set if the result equals zero, cleared otherwise. V -- Set if an overflow is generated, cleared otherwise. C -- Set if a carry is generated, cleared otherwise.

**Exceptions:** 

A trap occurs if the operation sets the V condition code bit and

Trap\_on\_Overflow is enabled.

Restrictions:

None.

Timing:

This instruction takes one cycle.

	15	14	13	12 11	10	9	8	7 6	5	4	3	2	1	0	
Format:		Орс	ode	lr	nme	diat	е	Regist	terE	}	In	ıme	diat	te	
DISPLACEMENT E	BIT O	RDE	₹	B7	B6	B5	B4				В3	B2	B1	B0	•

AddC

Add with Carry

AddC

**Operation:** 

AddC

RegB + RegA → RegB

Description:

Add the contents of the C0 carry status bit and the contents of RegA to the contents of RegB. Store the result in RegB and clear carry

bits C1, C2, and C3.

Condition codes:

N -- Set if the result is negative, cleared otherwise.

Z -- Set if the result equals zero, cleared otherwise. V -- Set if an overflow is generated, cleared otherwise.

C -- Set if a carry is generated, cleared otherwise.

**Exceptions:** 

A trap occurs if the operation sets the V condition code bit and

Trap\_on\_Overflow is enabled.

Timing:

This instruction takes one cycle.

Format: Opcode RegisterB RegisterA

AddP

#### Add Partial

AddP

**Operation:** 

AddP

 $RegB(H/B) + RegA \rightarrow RegB$ 

**Description:** 

If H/B is clear, add RegB to RegA, inhibiting carries between bytes. Set the CO, C1, C2, and C3 carry bits from the carryout of

the corresponding bytes.

If H/B is set, add RegB to RegA, inhibiting carries between halfwords. Set the C0 and C2 carry bits from the carryout of the corresponding halfwords. Clear the C1 and C3 carry bits.

Condition codes:

H/B = 0

N -- Set if any byte is negative, cleared otherwise.

Z -- Set if any byte is equal to zero, cleared otherwise.

V -- The V bit is cleared.

C -- Set if any byte carries, cleared otherwise.

H/B = 1

N -- Set if any halfword is negative, cleared otherwise.

Z -- Set if any halfword is equal to zero, cleared otherwise.

V -- The V bit is cleared.

C -- Set if any halfword carries, cleared otherwise.

**Exceptions:** 

None.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1_	0	
	Орс	ode						F	?egis	sterl	3	F	Regi	ster	Ą	

**AdPC** 

## Add Program Counter

**AdPC** 

**Operation:** 

AdPC PC + 1 RegA → RegA

**Description:** 

Add the halfword address of the Current PC+ 1 to the contents of

RegA and store the result in RegA.

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected. C -- Not affected.

**Exceptions:** 

None.


Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:



And And And

RegB & RegA → RegB Operation: And

Logically AND the contents of RegB with the contents of RegA. **Description:** 

Store the result in RegB.

Condition codes: N -- Set if the result is negative, cleared otherwise.

Z -- Set if the result equals zero, cleared otherwise.V -- The V bit is cleared.

C -- Not affected.

**Exceptions:** None.

Restrictions: None.

Timing: This instruction takes one cycle.

15 14 13 12 11 10 9 2 Format: Opcode RegisterB RegisterA

AndC

## And Complement

AndC

**Operation:** 

**AndC** 

RegB & ~RegA → RegB

**Description:** 

Logically AND the contents of RegB with the ones complement of

the contents of RegA. Store the result in RegB.

Condition codes:

N -- Set if the result is negative, cleared otherwise.

Z -- Set if the result equals zero, cleared otherwise. V -- The V bit is cleared.

C -- Not affected.

**Exceptions:** 

None.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12 11	10	9	8	7 6	5	4	3	2	1	0
(	Орс	ode					Regis	sterl	3	F	Regi	ster	Α

Bcc

Branch on Condition

Bcc

Operation:

Bcc

PC + Displacement

**Description:** 

If the condition cc specified by the instruction is met, continue execution at the instruction whose halfword address is PC + Displacement. Otherwise, continue execution. In all cases, execute the instruction whose address is in Next PC. **Displacement** is a 9-bit quantity (8 bits + sign bit).

The encodings and meanings of the ce field are shown in the table below.

Table 7. CC Field Encodings

va.			
Encoding	cc	Condition	Meaning
0 1 2 3	EQ LT LE	reserved Z=1 N=1 N=1 or Z=1	equal less than less or equal
4 5 6 7	LO LS OV	C=0 C=0 or Z=1 V=1 reserved	lower less or same overflow
8 9 10 11	NE GE GT	reserved Z=0 N=0 N=0 and Z =0	not equal greater or equal greater than
12 13 14 15	HS HI NV	C=1 C=1 and Z=0 V=0 reserved	higher or same higher no overflow

Condition codes: N -- Not affected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 


None.

**Restrictions:** 

None.


Timing:

This instruction takes one cycle.



Example:

The example below illustrates the order in which the processor executes instructions following the Bcc instruction.



**CDC** 

Create Data Cache Line

**CDC** 

**Operation:** 

**CDC** 

@RegA

**Description:** 

If the LRU cache line in the set addressed by RegA is modified, write the data back to Main Memory. Set the tag for the LRU line to

valid and unmodified, with the address in RegA.

Condition codes:

N -- Not affected.

Z -- Not affected. V -- Not affected. C -- Not affected.

**Exceptions:** 

A privileged access fault may occur if executed in user mode.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12 11	10	9	8	7 6	5	4	3	2	1	0
	Opc	ode								R	egis	ter/	1

ClrF

Clear Field

ClrF

**Operation:** 

0 → RegA<Mask> ClrF

**Description:** 

Clear the bits of the field defined by the Mask register in RegA to zeroes. Store the result in RegA. This instruction does not affect

bits outside the field.

Condition codes:

N -- Not affected.

Z -- Not affected. V -- Not affected. C -- Not affected.

Exceptions:

None.

Restrictions:

The result is undefined if an illegal field definition has been moved into the Mask register with a Move to Special (Mov) instruction.

Timing:

This instruction takes one cycle.

Format:

	15	14	13	12	11	10	9	8	76	5	4	3	2	1	0
1		Орс	ode			:						R	egis	ter/	١ .

ClrM Clear Mode ClrM

**Operation:** 

ClrM

BitNumber

**Description:** 

Clear the specified Mode bit in the System Status/Control

register. The mode bits are:

- 0 MD control
- 1 Halfword/byte
- 2 MD full
- 3 Overflow trap enable
- 4 Register available
- 5 reserved
- 6 reserved
- 7 reserved
- 8-9 reserved
- 10 Branch taken trap enable†
- 11 PU trap enable/disable†
- 12 User/system<sup>†</sup>
- 13. Cluster number<sup>†</sup>
- 14 reserved
- 15 reserved

Condition codes:

N -- No ected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 

A privileged operation trap occurs if the instruction is executed when in user mode and any one of mode bits 8 through 15 is specified. An illegal operation trap occurs if mode bit 5, 6, 7, 8, 9, 14, or 15 is

specified in the instruction.


**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

<sup>†</sup>Indicates privileged.



**CLZ** 

Count Leading Zeros

**CLZ** 

**Operation:** 

**CLZ** RegA → RegB

**Description:** 

Count the number of leading zeros in RegA. Store the number in

RegB.

Condition codes:

N -- Set if RegA is less than zero, cleared otherwise.
Z -- Set if RegA equals zero, cleared otherwise.
V -- The V bit is cleared.
C -- Not affected.

**Exceptions:** 

Note.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15 14 13 1	2 11	10	9	8	7 6	5	4	3	2	1	0
Opcode					Regis	ster	3	F	Regi	ster	4

Cmp

Compare

Cmp

**Operation:** 

Cmp RegB - RegA

**Description:** 

Subtract the contents of RegA from the contents of RegB and set

the condition codes.

Condition codes:

N -- Set if RegB is arithmetically less than RegA, cleared

otherwise.

Z -- Set if the result equals zero, cleared otherwise.
V -- The V bit is cleared.
C -- Set if unsigned RegB is greater than or equal to RegA.

(C = not borrow), cleared otherwise

**Exceptions:** 

None.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12	11	10	9	8	7 6	5	4	3	2	_1	0
(	Орс	ode						Regist	erE	3	F	Regi	ster	Α

Cmp

Compare Immediate

**Cmp** 

**Operation:** 

Cmp

RegB - Imm

**Description:** 

Subtract the immediate value Imm from the contents of RegB and

set the condition codes. The value Imm must be in the range 1

through 256. Encoding for Imm is (Imm - 1).

Condition codes:

N -- Set if RegB is arithmetically less than Imm, cleared

otherwise

Z -- Set if the a sult equals zero, cleared otherwise.

V -- The V bit ared.

C -- Set if unsigned **RegB** is greater than or equal to **Imm**, cleared otherwise (C = not borrow).

**Exceptions:** 

None.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

	10	14	12		10	9	0	<b>_</b>	<u> </u>	-4	<u>_</u>		!	Ų
		Opc:		Im	med	diate	9.	Regis	terB		In	nmė	diat	е
-				3000000				0.0000000000000000000000000000000000000						

DISPLACEMENT BIT ORDER

B7 B6 B5 B4

B3 B2 B1 B0

**CmpP** 

Compare Partial

**CmpP** 

**Operation:** 

CmpP

RegB(H/B) - RegA

**Description:** 

Subtract RegA from RegB, forcing the carryin to 1 in each byte or

halfword and set the condition codes.

Condition codes:

H/B = 0

N -- Set if any byte is negative, cleared otherwise.

Z -- Set if any byte is equal to zero, cleared otherwise. V -- The V bit is cleared.

C -- Load C0, C1, C2, C3.

H/B = 1

N -- Set if any halfword is negative, cleared otherwise.

Z -- Set if any halfword is equal to zero, cleared otherwise.

V -- The V bit is cleared.

C -- Load C0 and C2; clear C1 and C3.

**Exceptions:** 

None.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12	11	10 9 8	7_	6	5	4	3	2	1	0
	Орс	ode				F	Regis	sterl	3	F	Regi	ster	Α

Dep

## **Deposit**

Dep

Operation:

Dep RegB → RegA<Mask>

**Description:** 

Left-shift the contents of **RegB** until the least significant bit (LSB) is aligned with the LSB of the field defined by the **Mask** register. Clear all bits of the result that are not in the field defined by the

Mask register and store that result into RegA.

If Length equals 32, this instruction is equivalent to Shift Left by

Pos.

Condition codes:

N -- Set if the result is negative, cleared otherwise.

Z -- Set if the result equals zero, cleared otherwise.

V -- The V bit is cleared.

C -- Not affected.

**Exceptions:** 

None

Restrictions:


The result is undefined if an illegal field definition has been moved into the Mask register with a Move to Special (Mov) instruction.


Timing:

This instruction takes one cycle.

Format:

15 14 13 12	2 11 10	9 8	7 6	5_	4	3	2	1	0
Opcode			Regis	sterE	3	F	Regi	ster	Ą





Div Divide Div

**Operation:** 

Div ((MDfull & Remainder), RegB) / RegA → RegB,

Remainder

**Description:** 

If the MDfull bit is clear, divide the value of RegB by the value of RegA. If the MDfull bit is set, divide the value Remainder concatenated with RegB by RegA. Store the quotient into RegB and the remainder into special register Remainder. Both operands

are treated as unsigned numbers.

The Remainder special register allows division of 64-bit numbers. The upper 32 bits of the dividend reside in the Remainder register. A special bit in the System Status/Control register, the MDfull bit, indicates whether or not the Remainder register contains data that should be used by the instruction. If the MDfull bit is set, the instruction assumes a 64-bit number; if the MDfull bit is cleared, it assumes a 32-bit number and does not use the Remainder register.

The MDfull bit is cleared on the first cycle of each Divide (Div) instruction. The bit gets set when something is moved into the Remainder register, using a Move to Special (Mov) instruction.

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected??

C -- Not affected.

**Exceptions:** 

An Overflow trap occurs if **Remainder** is greater than or equal to


RegA and MDfull equals 1 and the Overflow trap enable bit is set.

**Restrictions:** 

None.

Timing:

The result is not valid for 17(?) 33(?) cycles.



**DSh** 

#### **Double Shift**

**DSh** 

**Operation:** 

DSh  $(RegB, RegA) \gg Mask \rightarrow RegA$ 

Description:

Concatenate the contents of RegB with the contents of RegA and right shift the doubleword until the rightmost bit defined by the Mask register is right-aligned. Store the least significant word of

the result in register RegA.

If RegA equals RegB, the result is equivalent to a Rotate Right.

Condition codes:

N -- Set if result is negative, cleared otherwise.
Z -- Set if result equals zero, cleared otherwise.
V -- The V bit is cleared.

C -- Not affected.

**Exceptions:** 

None

**Restrictions:** 


The result is undefined if an illegal field definition has been moved into the Mask register with a Move to Special (Mov) instruction.

Timing:

This instruction takes one cycle.

Format:

15 14 13 12	11 10	9876	5 4	3	2	1	0
Opcode		Regi	sterB	F	Regi	ster	Α



**ExtS** 

#### **Extract Signed**

ExtS

Operation:

ExtS RegA<Mask> → RegB

**Description:** 

Sign extend a field contained in RegA using the bit position of the leftmost bit of the field defined by the Mask register as the position of the sign bit, and extending from that bit position to the most significant bit of the word. Arithmetically shift the result right until the rightmost bit of the field defined by the Mask register is rightaligned. Store the result in RegB.

If Length equals 32, this instruction is equivalent to an arithmetic

Shift Right.

**Condition codes:** N -- Set if the result is negative, cleared otherwise.

Z -- Set if the result equals zero, cleared otherwise.

V -- The V bit is cleared.

C -- Not affected.

**Exceptions:** 

None

Restrictions:

The result is undefined if an illegal field definition has been moved


into the Mask register with a Move to Special instruction.


Timing:

This instruction takes one cycle.

Format:

15 14 13 12 11 10 9 Opcode RegisterA RegisterB





ExtU

**Extract Unsigned** 

ExtU

**Operation:** 

ExtU

RegA<Mask> → RegB

**Description:** 

Clear the bits in RegA that are not in the field defined by the Mask register. Logically shift the result right until the rightmost bit of the field defined by the Mask register is right-aligned. Store the result in RegB.

If Length equals 32, this instruction is equivalent to a logical Right Shift by **Pos**.

Condition codes:

N -- Set if the result is negative.

Z -- Set if the result equals zero.

V -- The V bit is cleared. C -- Not affected.

Exceptions:

None.

**Restrictions:** 


The result is undefined if an illegal field definition has been moved into the Mask register with a Move to Special (Mov) instruction.


Timing:

This instruction takes one cycle.

Format:

15	14	13	12	11 10	9 8 7	6	5	4	3	2	1	0
	Орс	ode			F	Regi	sterl	3	F	Regi	ster	Α





**FDC** 

#### Flush Data Cache Line

**FDC** 

**Operation:** 

FDC

@RegA

**Description:** 

If the cache line whose address is in RegA is in the data cache and has been modified, write the line back to Main Memory. Then mark the line LRU, invalid, and unmodified. If the line is not in the

cache, this instruction has no effect.

Condition codes:

N -- Not affected.Z -- Not affected.V -- Not affected.C -- Not affected.

**Exceptions:** 

A privileged access fault may occur if executed in user mode.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Opcode RegisterA

**IDC** 

## Invalidate Data Cache Line

**IDC** 

**Operation:** 

IDC @RegA

**Description:** 

If the cache line addressed by **RegA** is in the data cache, mark it LRU, invalid, and unmodified. If the line is not in the cache, this

instruction has no effect.

Condition codes:

N -- Not affected.

Z -- Not affected. V -- Not affected. C -- Not affected.

Exceptions:

A privileged access fault may occur if executed in user mode.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Opcode RegisterA

IIC

**Invalidate Instruction Cache Line** 

IIC

Operation:

IIC @RegA

**Description:** 

If the cache line addressed by RegA is in the instruction cache,

mark it LRU and invalid. If the line is not in the cache, this

instruction has no effect.

Condition codes:

N -- Not affected.

Z -- Not affected. V -- Not affected. C -- Not affected.

**Exceptions:** 

A privileged access fault may occur if executed in user mode.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15 14	13	12 11	10	9	8	7 6	5	4	_ 3_	_2_	1_	0
Орсо	de								R	egis	ter/	1

IICa

Invalidate Instruction Cache

**IICa** 

**Operation:** 

IICa

Description:

Invalidates the entire instruction cache.

Condition codes:

N -- Not affected.Z -- Not affected.V -- Not affected.C -- Not affected.

**Exceptions:** 

A privileged operation trap occurs if executed in user mode.

Restrictions:

None.

Timing:

This instruction takes one cycle.

15 14 13 12 11 10 9

Format:

Opcode

Ins Insert Ins

Operation: Ins RegB → RegA<Mask>

**Description:** Left-shift the contents of **RegB** until the least significant bit (LSB)

is aligned with the LSB of the field defined by the Mask register. Replace each bit in RegA with the corresponding bit of the result if

the bit is included in the field defined by the Mask register.

**Condition codes:** N -- Set if the result is negative.

Z -- Set if the result equals zero.

V -- The V bit is cleared.

C -- Not affected.


Exceptions: None.


Restrictions: The result is undefined if an illegal field definition has been moved

into the Mask register with a Move to Special (Mov) instruction.

Timing: This instruction takes one cycle.

Format: Opcode Register B Register A





Int

## **Interrupt**

Int

**Operation:** 

Int PuMask

**Description:** 

Cause each PU whose PuMask bit is set to trap to the Inter-PU interrupt vector 0x1C. The PuMask bits correspond to the PUs as

shown below.

2 1

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected. C -- Not affected.

**Exceptions:** 

A privileged operation trap occurs if executed in user mode.

Restrictions:

None.

Timing:

The issuing PU blocks if any target PU is not trap-enabled.

Format:

15	14	13	12	11 10	9 8 7	6	5	4	3	2	_1	0
	Орс	ode							Р	U M	ask	

# ITLB Invalidate Translation Lookaside Buffer ITLB

**Operation:** 

**ITLB** 

**Description:** 

Invalidate the translation lookaside buffer.

Condition codes:

N -- Not affected.
Z -- Not affected.
V -- Not affected.
C -- Not affected.

**Exceptions:** 

A privileged operation trap occurs if executed in user mode.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15 14 13 12 11 10 Opcode

Jmp

## Jump Relative

Jmp

**Operation:** 

Jmp PC + Displacement

Description:

Continue execution at the instruction whose halfword address is PC + Displacement after executing the next sequential instruction.

**Displacement** is a 12-bit signed quantity (11 bits + sign bit).

Condition codes:

N -- Not affected.Z -- Not affected.V -- Not affected.C -- Not affected.

**Exceptions:** 

None.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format: Opcode 0 Displacement

DISPLACEMENT BIT ORDER

D6 D5 D4 D3 D2 D1 D0 Sgn D9 D8 D7

Jmp

# Jump Absolute

Jmp

**Operation:** 

Jmp @RegA

**Description:** 

Continue execution at the instruction whose halfword address is in

RegA after executing the next sequential instruction.

This instruction can be used to return from a subroutine.

Condition codes:

N -- Not affected.

Z -- Not affected. V -- Not affected. C -- Not affected.

**Exceptions:** 

None.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15 14 13	12 11 10	9876	5 4	3	2	1	_0_
Opcode				R	egis	terA	\

**JmpL** 

## Jump and Link

**JmpL** 

**Operation:** 

JmpL

next PC + 1 → R4, Jmp @RegA

**Description:** 

Store the halfword address of next PC + 1 in R4, then continue

execution at the instruction whose address is in RegA after

executing the next sequential instruction.

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected. C -- Not affected.

**Exceptions:** 

None.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

15 14 13 12 11 10

Format:

Opcode RegisterA

Lcc

## **Load Condition**

Lcc

**Operation:** 

 $Lcc \rightarrow RegB$ 

**Description:** 

If the condition codes match cc, then store 1 into RegB. If the condition codes do not match cc, store 0 into RegB.

Table 8. CC Field Encodings

Encoding	СС	Condition	Meaning
0 1 2 3	EQ LT LE	reserved Z=1 N=1 N=1 or Z=1	equal less than less or equal
4 5 6 7	LO LS OV	C=0 C=0 or Z=1 V=1 reserved	lower less or same overflow
8 9 10 11	NE GE GT	reserved Z=0 N=0 N=0 and Z =0	not equal greater or equal greater than
12 13 14 15	HS HI NV	C=1 C=1 and Z=0 V=0 reserved	higher or same higher no overflow

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 


None.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.



Ld

## Load Immediate

Ld

**Operation:** 

Ld  $Imm \rightarrow RegB$ 

**Description:** 

Load the immediate value Imm into RegB, clearing the upper 23

bits of RegB. Imm must be in the range 1 through 256. Imm is

encoded (Imm - 1).

Condition codes:

N -- Not affected.

Z -- Not affected. V -- Not affected.

C -- Not affected.

Exceptions:

None.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12	11	10	9	8	/ 6	5	4	3	2	_ 1	0
	Орс	ode		In	nme	diate	)	Regist	erB		ln	ıme	diat	е

DISPLACEMENT BIT ORDER

B7 B6 B5 B4

B3 B2 B1 B0

LdB

#### Load Byte

LdB

Operation:

LdB @Base → RegA

**Description:** 

Load the value contained in the Memory byte addressed by Base into RegA. Right-justify the value, clearing the upper 24 bits. Then increment the byte address by one and store it back into Base. The byte number is contained in bits 31 and 30 of Base.

If a page fault interrupt occurs, then RegA must be restored to the value it had at the start of instruction execution to correctly reexecute the instruction upon return from the page fault handler.

Condition codes:

N -- Not affected.

Z -- Not affected.V -- Not affected.C -- Not affected.

**Exceptions:** 

A data access or page fault may occur if executed in user mode.

**Restrictions:** 

None.

Timing:

This instruction takes an additional cycle if RegA is used in the immediately following instruction and another additional cycle if used immediately following any Store instruction.

Format:

15	14	13	12	11	1 (	98	<u>7</u>	6	5	4	3	2	1	0
	Орс	ode		900			F	Regis	sterl	3	F	Regi	ster	Α

Set Rev. C

LdCP

Load Carry Partial

LdCP

**Operation:** 

Extend ~(C0..C3) → RegA LdCP

**Description:** 

Ones complement and sign extend the carry status bits and store in

RegA.

In byte mode, sign extend each byte's carry bit to 8 bits and store

them in RegA.

In halfword mode, sign extend each halfword's carry bit to 16 bits

and store them in RegA.

Condition codes:

N -- Not affected.

Z -- Not affected. V -- Not affected. C -- Not affected.

**Exceptions:** 

None.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15 14 13 12 11 10 9 2 Opcode RegisterA

LdM

## Load Multiple

LdM

**Operation:** 

LdM @RegA → RegB..R1

**Description:** 

Load registers, starting at RegB and ending at register R1, into the Main Memory location whose address is contained in RegA. Increment RegA by RegB after the last load. The encoding for RegA is (RegA - 1).

LdM is not interruptible except by page or data access fault traps. If the trap occurs on the load of R1, then RegA must be restored to the original value it had when the muchion started to correctly reexecute the instruction upon return in the page fault handler.

Condition codes:

N -- Not affected.

Z -- Not affected.V -- Not affected.C -- Not affected.

**Exceptions:** 

A data access or page fault may occur if executed in user mode.

**Restrictions:** 

The result is undefined if **RegA** is in the range 1 through **RegB**.

Timing:

This insue on takes one cycle per register loaded and one more cycle is used in the following instruction, plus an additional cycle is used following any Store instruction.

cycle if ased following any biologic maddenon.

LdW

#### Load Word

LdW

**Operation:** 

@Base + Displacement → RegB LdW

**Description:** 

Load the Memory word whose address is register Base + Displacement into RegB. Register Base must be in the range 0 through 3. Displacement must be in the range 1 through 64.

Condition codes:

N -- Not affected.

Z -- Not affected. V -- Not affected.C -- Not affected.

Exceptions:

A data access or page fault may occur if executed in user mode.

Restrictions:

None.

Timing:

This instruction takes an additional cycle if RegB is used in the immediately following instruction and another additional cycle if

used immediately following any Store instruction.

Format:

15 14 13	12	138333 10	9	8	76	5	4	3	2	1	0
Opcode		Displac	em	ent	Regis	terE	3		isp.	Ва	ase

**DISPLACEMENT BIT ORDER** 

D1 D0 D5 D4

D3 D2

LdW

#### Load Word Direct

LdW

**Operation:** 

LdW

@Displacement → RegB

**Description:** 

Load the Memory word whose word address is (Window (Cluster#) + Displacement) into RegB. Displacement must

be in the range 0 through 255.

The Cluster# is a bit in the System Status/Control register that selects a window register prefixed to Displacement. If Cluster# is clear, the instruction uses the fixed, read-only window register

that contains the constant 0x3FF00000.

If Cluster set, the instruction uses the other window register, which can be modified using a Move to Special (Mov) instruction.

Loads from addresses 0 through 7 freeze the processor if the associated semaphore bit is clear. The processor unfreezes when the

semaphore bit is set. The semaphore bit is left cleared.

Condition codes:

N -- Not affected.

Z -- Not affected.V -- Not affected.

C -- Not affected.

**Exceptions:** 

A a data access or page fault may occur if executed in user mode.


**Restrictions:** 

None.

Timing:

This instruction takes an additional cycle if **RegB** is used in the immediately following instruction and another additional cycle if

used immediately following any Store instruction.



LdW

#### Load Word

LdW

Operation:

LdW @RegA → RegB

**Description:** 

Load the Memory word whose address is in RegA into RegB.

Condition codes:

N -- Not affected. Z -- Not affected.

V -- Not affected. C -- Not affected.

**Exceptions:** 

A data access or page fault may occur if executed in user mode.

Restrictions:

None.

Timing:

This instruction takes an additional cycle if **RegB** is used in the immediately following instruction and another additional cycle if

used immediately following any Store instruction.

Format: One

 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 Opcode
 RegisterB
 RegisterB

# LdWE

#### Load Word Extended

**LdWE** 

**Operation:** 

LdWE @RegA + Displacement → RegB

**Description:** 

Load the Memory word whose address is in RegA + Displacement into RegB. RegA can be any register. Displacement must be in the range 1 through 65536 and is

encoded (Displacement -1).

Condition codes:

N -- Not affected.

Z -- Not affected.V -- Not affected.C -- Not affected.

**Exceptions:** 

A data access or page fault may occur if executed in user mode.

**Restrictions:** 

This instruction cannot be executed following an instruction that

branches, including Bcc, Jmp, JmpL, and Skcc.

Timing:

This instruction takes one or two cycles, plus an additional cycle if **RegB** is used in the immediately following instruction and another additional cycle if used immediately following any Store instruction.

Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Орс	ode						F	Regi	sterl	3	F	Regi	ster	Α
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						30000	ispla	cer	nent						

Example:

(next halfword)

Mov

Move

Mov

**Operation:** 

Mov RegA → RegB

**Description:** 

Move the contents of RegA into RegB. RegA remains

unchanged. Moving the contents of a register to the same register

produces no effect.

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected. C -- Not affected.

**Exceptions:** 

None.

Restrictions:

None.

Timing:

This instruction takes one cycle.

15 14 13 12 11 10 9 2

Format:

RegisterA RegisterB ode Op.

Mov

Move to Special

Mov

**Operation:** 

Mov RegB  $\rightarrow$  Sp

**Description:** 

Move the contents of **RegB** into special register **Sp**. The special registers and their encodings are:

- 0 Mask
- 1 Remainder
- 2 Product
- 3 reserved
- 4 Test T
- 5 reserved
- 6 Window Register/Semaphores†
- 7 Status\_Save (includes condition codes)\*
- 8 Trap Argument\*
- 9 PC\_Save Queue
- 10 Event Counter 1<sup>†</sup>
- 11 Event Counter 2<sup>†</sup>
- 12 Event Configuration<sup>†</sup>
- 13 reserved
- 14 Interrupt Argument (2 bits only)†\*
- 15 Page Table Origin Node<sup>†\*</sup>

†Indicates chip global \*Indicates privileged

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 

A privileged operation trap occurs if the User/System bit is set and

the destination special register is privileged or if the destination

special register is reserved.

**Restrictions:** 

Traps must be disabled when reading from or writing to the

PC\_Save Queue, Status\_Save, or Trap Argument registers, and the external interrupt must be disabled when reading from or writing to

the Interrupt Argument register.

Timing: This instruction takes one cycle. 15 14 13 12 11 10 9 8 7 6 5 4 Format: Opcode RegisterB Special Reg. Example:

Mov

# Move from Special

Mov

Operation:

Mov  $Sp \rightarrow RegB$ 

**Description:** 

Move the contents of special register Sp into RegB. The special registers and their encodings are:

- 0 Mask
- 1 Remainder
- 2 Product
- 3 PU#
- 4 Test †\*
- 5 reserved
- 6 Window Register/Semaphores†
- 7 Status\_Save (includes condition codes)\*
- 8 Trap Argument\*
- 9 PC\_Save Queue\*
- 10 Event Counter 1<sup>†</sup>
- 11 Event Counter 2<sup>†</sup>
- 12 Event Configuration<sup>†</sup>
- 13 ' Global Status
- 14 Interrupt Argument†\*
- 15 Page Table Origin Node<sup>†\*</sup>

†Indicates chip global \*Indicates privileged

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 

A trap occurs if the User Status bit is set and the source special

register is read privileged or if the source special register is reserved.

**Restrictions:** 

Traps must be disabled when reading from or writing to the PC\_Save Queue, Status\_Save, or Trap Argument registers.

External interrupts must be disabled when reading from the Interrupt

Argument register.

Timing:

This instruction takes one cycle plus an additional cycle if the special register is a global register and **RegB** is used by the next instruction. Mov also takes two cycles if the special register is a global register and it is used following a Store instruction.

15 14 13 12 11 10 9 Format: Opcode RegisterB Special Reg.

Msk

#### Mask Generate

Msk

**Operation:** 

Msk Pos for Len

**Description:** 

Generate a field definition with the right end of the field at bit

position Pos, and with the left end at bit position

min(31,Pos+Len-1). Store the definition in the Mask register. Len must be in the range 1 through 32 and is encoded (Len -1).

Condition codes:

N -- Not affected.

Z -- Not affected.V -- Not affected.C -- Not affected.

**Exceptions:** 

None.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format: Opcode Len. Pos Length Position

POSITION BIT ORDER LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH BIT ORDER

LENGTH

Msk

#### Mask Generate

Msk

**Operation:** 

Msk RegA for Len

**Description:** 

Generate a field definition with the right end of the field at bit position RegA(modulo 32), and with the left end of the field at bit position min(31, RegA(modulo 32)+Len-1). Store the definition in the Mask register. Len must be in the range 1 through 32 and is

encoded (Len -1).

Condition codes:

N -- Not affected.Z -- Not affected.V -- Not affected.

C -- Not affected.

Exceptions:

None.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Mul

# Multiply

Mul

**Operation:** 

Mul\_RegB \* RegA + (MDfull & Product) → {Product,

RegB}

**Description:** 

Multiply the contents of RegB times the contents of RegA and store the 64-bit result in registers Product and RegA. If MDfull is set, then add the contents of Product to the result of RegB \* RegA. The upper 32 bits are returned in special register Product, and the lower 32 bits are returned in RegB. The operands are

treated as signed(?) unsigned(?) numbers.

The MDfull bit is cleared after the first cycle of each Multiply (Mul) or Multiply Partial (MulP) instruction. The bit gets set by moving something into the MD register with a Move to Special (Mov)

instruction, or by the Set Mode (SetM) instruction.

Condition codes:

N -- Not affected.
Z -- Not affected.
V -- Not affected.
C -- Not affected.

**Exceptions:** 

None.

**Restrictions:** 

None.

Timing:

The result is not valid for five cycles.

Format:

15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0
(	Орс	ode	!				F	Regis	sterl	В	F	Regi	ster	Α

Mul

## Multiply

Mul

Operation:

Mul RegB \* RegA → {Product, RegB}

Pyxis Syntax:

mul > 2 \$1\$2 mul \$1 \$2 \*= \$1

Description:

Multiply the contents of RegB times the contents of RegA and store the 64-bit result in registers ProdR and RegA. The upper 32 bits are returned in special register ProdR, and the lower 32 bits are returned in RegB.

The Multiply Control (MC) mode bit controls whether or not the mutiplicand is a signed quantity. If the MC bit is set, the Mul instruction uses the CO carry bit to determine the sign of the multiplicand. If C0 contains a zero, the quantity is negative; if C0 contains a one, the quantity is positive. This affects only the upper

half of the result.

Condition codes: N — Not affected.

Z — Not affected.V — Not affected. C — Not affected.

**Exceptions:** 

None.

Restrictions:

None.

Timing:

The result is not valid for five cycles.

15 14 13 12 11 10 9

Format: Opcode RegisterB RegisterA MulP

# Multiply Partial

MulP

**Operation:** 

RegB \* RegA → RegB

Description:

If the H/B bit in the System Status/Control register is clear, multiply RegB times RegA, inhibiting carries between bytes. If the H/B bit in the System Status/Control register is set, multiply RegB times RegA, inhibiting carries between halfwords.

Condition codes:

N -- Not affected.Z -- Not affected.V -- Not affected.C -- Not affected.

**Exceptions:** 

None.

Restrictions:

None.

Timing:

This instruction takes two cycles.

Format:

15 14 13	12 11	10	9	8	7 6	_5	4	3	2	1	0
Opde					Regis	terl	3	F	Regi	ster	Α

MulP

Multiply Partial

MulP

Operation:

RegB \* RegA → ProdR

Pyxis Syntax:

mulp >2 \$1 \$2 mulp \$1 \$2 \*=| \$1

Description:

If the H/B bit in the System Status/Control register is clear, multiply RegB times RegA, inhibiting carries between bytes. If the H/B bit in the System Status/Control register is set, multiply RegB times RegA, inhibiting carries between halfwords. Store the result in the special register ProdR. The multiplier (RegA) is always a 16-bit value—only the lower half of the register is used.

The Multiply Control (MC) mode bit controls whether or not the mutiplicand is a signed quantity. If the MC bit is set, the MulP instruction uses the corresponding carry bit to determine the sign of the multiplicand. In byte mode, carry bits C0, C1, C2, and C3 are used; in halfword mode, C0 and C2 are used. If the corresponding carry bit contains a zero, the quantity is negative; if the carry bit contains a one, the quantity is positive.

Condition codes:

N — Not affected.
Z — Not affected.
V — Not affected.
C — Not affected.

**Exceptions:** 

None.

Restrictions:

None.

Timing:

This instruction takes three cycles.

Format:

 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

 Opcode
 RegisterB
 RegisterA

Neg

Negate

Neg

**Operation:** 

Neg - RegA → RegB

**Description:** 

Twos complement the contents of RegA and store the result in

RegB.

Condition codes:

N -- Set if RegA is positive, cleared otherwise.

Z -- Set if the result equals zero, cleared otherwise.

V -- Set only if the result is -231.

C -- Set if result equals zero, cleared otherwise.

(C = not borrow)

Exceptions:

A trap occurs if the operation sets the V condition code but and

Trap\_on\_Overflow is enabled.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12	11 10	9	- 8	/ 6	5	4	3	2	1	Q
	Орс	ode				Á	Regis	terl	3	F	egi:	ster	Α

Not Not Not

**Operation:** 

Not ~RegA → RegB

**Description:** 

Ones complement the contents of RegA and store the result in

RegB.

Condition codes:

N -- Set if the result is negative, cleared otherwise.
Z -- Set if the result equals zero, cleared otherwise.
V -- The V bit is cleared.
C -- Not affected.

**Exceptions:** 

None.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12 11	10	9	8	7 6	5	4	3_	2_	1_	0
. (	Орс	ode					Regi:	sterl	3	F	?egi	ster	A

Or

Or

**Operation:** 

Or RegA | RegB → RegB

**Description:** 

Logically OR the contents of RegB with the contents of RegA. Store the result in RegB.

Condition codes:

N -- Set if the result is negative, cleared otherwise. Z -- Set if the result equals zero, cleared otherwise.

V -- Not affected. C -- Not affected.

**Exceptions:** 

None.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15 14 13 12 11 10 9 Opcode RegisterB RegisterA

**PDC** 

### Prefetch Data Cache Line

**PDC** 

Operation:

PDC @RegA

**Description:** 

Transfer a line containing the address register RegA from Main Memory to the data cache. The transfer occurs only if there are no other transfers in progress and if the effective address (RegA) is not

currently in the data cache.

Condition codes:

N -- Not affected.

Z -- Not affected.V -- Not affected.C -- Not affected.

Exceptions:

A data access fault may occur if executed in user mode.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15 14 13	12 333 11	0 9 8	/ 6	5	4	3	2	1	0
Opcode						R	egis	terA	\

**PIC** 

**Prefetch Instruction Cache Line** 

**PIC** 

**Operation:** 

PIC @RegA

**Description:** 

Transfer a line containing the address register RegA from Main Memory to the instruction cache. The transfer occurs only if there are no other transfers in progress and if the effective address (RegA) is not currently in the instruction cache.

Condition codes: N -- Not affected.

Z -- Not affected.

V -- Not affected. C -- Not affected.

Exceptions:

A data access fault may occur if executed in user mode.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15 14 13 12 11 10 9 7 Opcode RegisterA

**PIC** 

Prefetch Instruction Cache Line

**PIC** 

Operation:

PIC PC + Displacement

**Description:** 

Transfer a line containing PC + Displacement. The transfer occurs only if there are no other transfers in progress and if the effective address (RegA) is not currently in the instruction cache. Displacement is a 9-bit (8 bits plus sign bit) quantity in the range

-256 through +255.

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 

A data access fault may occur if executed in user mode.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15 14 13	12 11	10	9 8	7 6	5	4	3	2	1	0
Opcode			Displa	icement			С	ond	itio	n

DISPLACEMENT BIT ORDER

Sgn D7 D6 D5 D4 D3 D2 D1 D0

# **RDTX**

## Read Data Tag by Index

# **RDTX**


**Operation:** 

**RDTX** 

@RegA → RegB

**Description:** 

Read the tag entry corresponding to the address in RegA and store it into RegB. The RDTX instruction is implementation-dependent. This implementation uses RegA<7:4> to select one of 16 sets and RegA<0:1> to select one of four associations. The figure below shows the format of the data returned.



V Valid bit.

R Read-only bit. Derived from page table entry.

D Dirty bit. Set on a write to the line.

U User/System bit. Derived from page table entry and compared to PU state.

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 

A privileged operation trap occurs if executed in user mode.

**Restrictions:** 

None.

Timing:

This instruction takes two cycles, plus an additional cycle if RegB

is used in the next instruction.

Res Res Restart Operation: Res PuMask **Description:** Cause each PU whose PuMask bit is set to trap to the Restart interrupt vector 0x1D. The PuMask bits correspond to the PUs as shown below. PU2 PU1 Condition codes: N -- Not affected. Z -- Not affected. V -- Not affected. C -- Not affected. **Exceptions:** A privileged operation trap occurs if executed in user mode. Restrictions: None. Timing: This instruction takes one cycle. 15 14 13 12 11 10 9 8 7 6 Format: PU Mask Opcode

Rsm

#### Resume

Rsm

**Operation:** 

Rsm PuMask

**Description:** 

Cause each PU whose associated PuMask bit is set to clear the Register Available bit and continue execution at the next instruction. Resume causes processing to resume following a Wait instruction. The PuMask bits correspond to the PUs as shown below.

3 2 1 0 5 5 5 5

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 

None.

**Restrictions:** 

The issuing PU blocks if any target PU, except itself, is running, or

if any target PU is in system state when the issuing PU is in user

state.

Timing:

This instruction takes one cycle.

Format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Opcode PU Mask

RtI

# Return from Interrupt

RtI

Operation:

RtI

**Description:** 

Restore the System Status/Control register from the Status\_Save register, advance the PC\_Save Queue, and continue execution at the address which was at the head of the PC\_Save Queue, after executing the next sequential instruction.

Interrupts are disabled while RtI is processed.

Condition codes:

N -- Restored from the Status\_Save register.

Z -- Restored from the Status\_Save register.
V -- Restored from the Status\_Save register.
C -- Restored from the Status\_Save register.

**Exceptions:** 

A privileged operation trap occurs if executed in user mode.

**Restrictions:** 

Two consecutive RtI instructions must be executed to return from an interrupt. The result of RtI is undefined if executed following an instruction that alters the flow of control, including Bcc, Jmp, JmpL, and Skcc. Traps must be disabled when executing RtI.

6

Timing:

This instr

n takes one cycle.

Format:

15 14 13 12 11 10 9 8 7 Opcode

**SbCP** 

Subtract with Carry Partial

**SbCP** 

Operation:

**SbCP** 

RegB (H/B) - RegA → RegB

Description:

Subtract RegA from RegB, forcing carryins to be associated with

the appropriate byte and halfword carry bits.

Condition codes:

H/B = 0

N -- Set if any byte is negative, cleared otherwise.

Z -- Set if any byte is equal to zero, cleared otherwise.

V -- The V bit is cleared.

C -- Set if any byte carries, cleared otherwise.

H/B = 1

N -- Set if any halfword is negative, cleared otherwise.

Z -- Set if any halfword is equal to zero, cleared otherwise.

V -- The V bit is cleared.

C -- Set if any halfword carries, cleared otherwise.

**Exceptions:** 

None.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0
	Opc	ode					F	Regis	sterl	3	F	Regi	ster	Α

Send

Send

Send

**Operation:** 

Send RegB → Destination Register<PuMask>

**Description:** 

Move the contents of RegB into the destination register of each of the target PUs. The PuMask bits correspond to the PUs as shown

below.

2

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 

None.

**Restrictions:** 

The PU blocks if any target PU except itself is running or if any

target PU is in system state when the issuing PU is in user state.

Timing:

This instruction takes one cycle.

Format:

12 11 10 Dest. Rea. RegisterB PU Mask Opcod

SetF

Set Field

SetF

Operation:

SetF 1 → RegA<Mask>

**Description:** 

Set the bits of the field in RegA defined by the Mask register to ones and store the result in RegA. Bits outside the field are

unaffected.

Condition codes:

N -- Not affected.

Z -- Not affected. V -- Not affected. C -- Not affected.

**Exceptions:** 

None.

Restrictions:

The result is undefined if an illegal field definition has been moved into the Mask register with a Move to Special (Mov) instruction.

Timing:

This instruction takes one cycle.

Format:

15 14 13 12 11 10 9 Opcode RegisterA

SetM

Set Mode

**SetM** 

**Operation:** 

SetM BitNumber

**Description:** 

Set or clear the specified mode bit in the System Status/Control

Register. The mode bits are:

- 0 MD control
- 1 Halfword/Byte
- 2 MD full
- 3 Overflow trap enable
- 4 Register available
- 5 reserved
- 6 reserved
- 7 reserved
- 8-9 reserved
- 10 Branch taken trap enable<sup>†</sup>
- 11 PU trap enable/disable
- 12 User/system<sup>†</sup>
- 13 Cluster number†
- 14 reserved
- 15 reserved

†Indicates privileged,

Condition codes:

N -- Not affected.

Z -- Not affected.

Yot affected.

C affected.

**Exceptions:** 

A privileged operation trap occurs if the system is in user mode and

an attempt is made to set bits 8 through 15. An illegal operation trap


occurs if an attempt is made to set bits 5, 6, 7, 8,9,14, or 15.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.



ShL

Shift Left

ShL

Operation:

ShL RegB << Amt → RegB

**Description:** 

Logically shift the contents of RegB left Amt places, shifting in

zeroes. Store the result in RegB.

Condition codes:

N -- Set if the result is negative. Z -- Set if the result equals zero.

V -- Not affected.C -- Not affected.

**Exceptions:** 

None.

Restrictions:

The result is undefined if Amt is zero. The encoding for Amt is

(32-shift amount).

Timing:

This instruction takes one cycle.

Format:

15 14 13	12 11	10	9	8	7 6	5	4	3	2	1	0
Opcode				Amt.	Regist	terB	}		Amo	ount	

AMOUNT BIT ORDE

A3 A2 A1 A0

ShR

Shift Right

ShR

Operation:

ShR  $RegA >> Amt \rightarrow RegA$ 

**Description:** 

Logically shift the contents of RegA right Amt places, shifting in

zeroes. Store the result in RegA.

Condition codes:

N -- The N bit is cleared.

Z -- Set if the result equals zero, cleared otherwise.

V -- Not affected. C -- Not affected.

**Exceptions:** 

None.

Restrictions:

The result is undefined if Amt is zero.

Timing:

This instruction takes one cycle.

Format: Opcode Len. Op. Length/Amount RegisterA

LENGTH/AMOUNT BIT ORDER

L4 L3 L2 L1 L0

# Skcc

## Skip on Condition

Skcc

**Operation:** 

Skcc

**Description:** 

If the condition cc specified by the instruction is met, skip (do not execute) the next sequential instruction. If the condition is not met, execute the next sequential instruction.

The encodings and meanings of the cc field are shown in the table below.

Table 9. CC Field Encodings

768666			
Encoding	CC	Condition	Meaning
0 1 2 3	EQ LT LE	reserved Z=1 N=1 N=1 or Z=1	equal less than less or equal
4 5 6 7	LO LS OV	C=0 C=0 or Z=1 V=1 reserved	lower less or same overflow
8 9 10 11	NE GE GT	reserved Z=0 N=0 N=0 and Z =0	not equal greater or equal greater than
12 13 14 15	HS HI NV	C=1 C=1 and Z=0 V=0 reserved	higher or same higher no overflow

Condition codes: N -- Not affected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 

None.

**Restrictions:** 

None.

Timing: This instruction takes two cycles if the condition contained in cc is met. 15 14 13 12 11 10 9 8 7 Format: Opcode Condition Example:

StB

Store Byte

StB

**Operation:** 

StB RegB → @RegA

**Description:** 

Store the low byte of RegB into the Memory byte whose address is in RegA, then increment the byte address by one and store it back in RegA. The other bytes of the memory word containing the destination remain unchanged. The byte number is contained in bits 31 and 30 of RegA.

If a data access or page fault trap occurs, then **RegB** must be restored to the value it had at the start of instruction execution to correctly re-execution to the instruction upon return from the page fault

handler.

Condition codes: N -- No

N -- Not affected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 

A a data access or page fault may occur if executed in user mode.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

 15 14 13 12 11 10 9
 8 7 6 5 4 3 2 1 0

 Opcode
 RegisterB
 RegisterA

StM

### Store Multiple

StM

**Operation:** 

StM RegB..R1 → @RegA

**Description:** 

Store registers, starting at RegB and ending at register R1 into the Main Memory location whose address is in RegA. Decrement

RegA by 1 before each store.

StM is not interruptible except by data access fault and page fault traps. If a fault occurs, then RegB must be restored to the original value it had at the start of instruction execution to correctly reexecute the instruction upon return from the page fault handler.

The RCnt field of the Status\_Save register holds the number of

the last register stored.

Condition codes:

N -- Not affected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 

A data access or page fault may occur if executed in user mode.

Restrictions:

The result is undefined if RegA is in the range 1 through RegB.

Timing:

This instruction takes one cycle per register stored.

Format:

15	14	13	12	11	10 9 8	7	6	5	4	3	2	1	0
	Орс	ode				F	legis	sterl	3	F	Regi	ster	Α

Strt Start Strt

Operation:

Strt RegB, PuMask

**Description:** 

Cause each PU whose associated PuMask bit is set to clear its REgister Available bit and resume execution at the halfword address contained in **RegB**. The PuMask bits correspond to the PUs as

shown below.

3 2 1 0 En 27 n n

Condition codes: N -- Not affected.

Z -- Not affected.V -- Not affected.

C -- Not affected.

**Exceptions:** 

None.

**Restrictions:** 

The issuing PU blocks if any target PU except itself is running or if any target PU is in system state when the issuing PU is in user state.

Timing:

This instruction takes one cycle.

Format:

 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

 Opcode
 RegisterB
 PU Mask

StW

#### Store Word

StW

Operation:

StW RegB → @Base + Displacement

Description:

Store the contents of RegB into the Memory word whose address is in register Base + Displacement. Register Base must be in the range 0 through 3. Displacement must be in the range 1 through

64 and is encoded (Displacement -1).

Condition codes:

N -- Not affected.Z -- Not affected.V -- Not affected.C -- Not affected.

Exceptions:

A data access or page fault may occur if executed in user mode.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

StW

Store Word Direct

StW

**Operation:** 

StW RegB → @Displacement

**Description:** 

Store the contents of RegB into the Memory word whose address is in (Window (Cluster#) + Displacement).

The Cluster# is a bit in the System Status/Control register that selects a window register to be prefixed to Displacement. If Cluster# is clear, the instruction uses the fixed, read-only window register that contains the constant 0x3FF00000. If Cluster# is set, the instruction uses the other window register, which can be

modified using a Move to Special (Mov) instruction.

Stores into addresses 0 through 7 freeze the processor if the associated semaphore bit is set. The processor unfreezes when the semaphore bit is cleared. The semaphore bit is left set.

Condition codes:

N -- Not affected.

Z -- Not affected.V -- Not affected.C -- Not affected.

**Exceptions:** 

A data access or page fault may occur if executed in user mode.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12	11	10 9	8	7_	6	5	4	3	2	1	0
Opcode				Dis	placem		Reg	jiste	rB	rB Displacement				
 		_												

DISPLACEMENT BIT ORDER

D7 D6 D5 D4

D3 D2 D1 D0

StW

Store Word

StW

**Operation:** 

RegB → @Base StW

**Description:** 

Store the contents of RegB in the Memory word whose address is

in register Base.

Condition codes:

N -- Not affected.

Z -- Not affected. V -- Not affected.

C -- Not affected.

**Exceptions:** 

A data access or page fault may occur if executed in user mode.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

15 14 13 12 11 10 9 RegisterB

Format: Opcode RegisterA

**StWE** 

Store Word Extended

**StWE** 

**Operation:** 

StWE RegB → @Base + Displacement

**Description:** 

Store the contents of RegB into the Memory word whose address is in register Base + Displacement. Displacement must be in the

range 1 through 65536 and is encoded (Displacement - 1).

Condition codes:

N -- Not affected.
Z -- Not affected.
V -- ot affected.
C -- ot affected.

**Exceptions:** 

A data access or page fault may occur if executed in user mode.

**Restrictions:** 

This instruction cannot be executed following an instruction that

branches, including Bcc, Jmp, JmpL, and Skcc.

Timing:

This instruction takes one or two cycles.

15 14 13 12 11 10 9

Format:

(next halfword)

	Opc	ode	_				F	RegisterA					
15	14	13	12	11 10	9	190000 00000000000000000000000000000000	6	5	4	3	2	1	0
					D	isplace	men	t					

Sub

### **Subtract**

Sub

**Operation:** 

Sub RegB - RegA → RegB

**Description:** 

Subtract the contents of RegA from the contents of RegB. Store

the result in RegB.

Condition codes:

N -- Set if the result is negative, cleared otherwise.

Z -- Set if the result equals zero, cleared otherwise.
V -- Set if an overflow is generated, cleared otherwise.
C -- Set if a carry is generated, cleared otherwise.

(C = not borrow.)

**Exceptions:** 

A trap occurs if the V condition code bit is set and

Trap\_on\_Overflow is enabled.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12	11	10	9	8	7 6 5	4	3	2	1	0
	Орс	ode						RegisterE	3	F	Regi	ster	4

Sub

#### **Subtract Immediate**

Sub

**Operation:** 

Sub RegB - Imm → RegB

**Description:** 

Subtract the immediate value Imm from the contents of RegB and

store the result in RegB. The range for Imm is 1 through 16, and

Imm is encoded (Imm -1).

Condition codes:

N -- Set if the result is negative, cleared otherwise.

Z -- Set if the result equals zero, cleared otherwise. C -- Set if a carry is generated, cleared otherwise.

V -- Set if an overflow is generated, cleared otherwise.

(C = : borrow.)

**Exceptions:** 

A trap occurs if the V condition code bit is set and

Trap\_on\_Overflow is enabled.

Restrictions:

None.

Timing:

This instruction takes one cycle.

15 14 13 12 11 10 5 2 Format: RegisterB Opcode **Immediate** 

IMMEDIATE BIT ORDER

B3 B2 B1 B0

SubC

Subtract with Carry

SubC

**Operation:** 

SubC RegB - RegA + (Carry - 1) → RegB

**Description:** 

Add the contents of the C0 carry status bit and the ones complement

of the contents of RegA to the contents of RegB. Store the result

in RegB.

Condition codes:

N -- Set if the result is negative, cleared otherwise.

Z -- Set if the result equals zero, cleared otherwise.

C -- Set if a carry is generated, cleared otherwise.
V -- Set if an overflow is generated, cleared otherwise.

(C = not borrow.)

Exceptions:

A trap occurs if the V condition code bit is set and

Trap on Overflow is enabled.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15 14 13 12 11 10 9 Opcode RegisterB RegisterA

SubP

#### **Subtract Partial**

SubP

Operation:

SubP

RegB (H/B) - RegA  $\rightarrow$  RegB

**Description:** 

If the H/B bit in the System Status/Control register is clear, subtract RegA from RegB, forcing all byte carryins to 1. If the H/B bit in the System Status/Control register is set, subtract RegA from RegB, forcing all halfword carryins to 1. Store the

result in RegB.

Condition codes:

H/B = 0

N -- Set if any byte is negative, cleared otherwise.

Z -- Set if any byte is equal to zero, cleared otherwise.

V -- The V bit is cleared.

C -- Set if any byte carries, cleared otherwise.

H/B = 1

N -- Set if any halfword is negative, cleared otherwise.

Z -- Set if any halfword is equal to zero, cleared otherwise.

V -- The V bit is cleared.

C -- Set if any halfword carries, cleared otherwise.

**Exceptions:** 

None.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format:

15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0
(	Орс	ode			<u></u>		F	Regis	sterl	3	F	Regi	ster	A

Trap

Trap

Trap

**Operation:** 

Trap TrapNum

**Description:** 

Move the contents of the System Status/Control register into the Status\_Save register, move next PC and next PC + 1 into the PC\_Save queue, clear the System Status/Control register, and continue execution at address (8 \* TrapNum).

The Introduction lists the traps used by the Antares CPU.

Condition codes:

N -- Not affected.

Z -- Not affected.V -- Not affected.C -- Not affected.

**Exceptions:** 

None.

**Restrictions:** 

None:

Timing:

The Trap instruction takes two cycles.

Format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Opcode Trap Number

**TstF** 

Test Field

**TstF** 

**Operation:** 

RegA < Mask> **TstF** 

**Description:** 

Test the bits of the field in RegA, as defined by the Mask register,

for zero and negative. Set the condition codes accordingly.

Condition codes:

N -- Set if the field bits are negative, cleared otherwise.

Z -- Set if the field bits are zero, cleared otherwise. V -- The V bit is cleared.

C -- Not affected.

**Exceptions:** 

None.

Restrictions:

The result is undefined if an illegal field definition has been moved

into the Mask register with a Move to Special (Mov) instruction.

Timing:

This instruction takes one cycle.

15 14 13 12 11 10 9

Format:

Opcode RegisterA

**TstM TstM Test Mode** 

**Operation:** 

**TstM** BitNumber

**Description:** 

Test the specified bit in the Status Save register and set the Carry condition code bit to the same value. The bits that can be tested

include:

- 0 MD control
- Halfword/Byte 1
- 2 MD full
- 3 Overflow trap enable
- 4 Register available
- 5 reserved
- 6 reserved
- reserved
- reserved 8 -9
- 10 Branch taken trap enable<sup>†</sup>
- PU trap enable/disable† 11
- User/system<sup>†</sup> 12
- 13 · Cluster number†
- reserved 14
- 15 reserved

†Indicates privileged.

Condition codes: N -- Not affected.

Z -- Not affected.

V -- Not affected.

C -- Not affected.

**Exceptions:** 

A privileged operation trap occurs if the system is in user mode and any one of mode bits 8 through 15 is specified. An illegal operation


trap occurs if mode bit 5, 6, 7, 8, 9, 14, or 15 is specified.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.



**UDC** 

# Update Data Cache Line

**UDC** 

**Operation:** 

**UDC** @RegA

**Description:** 

If the cache line addressed by RegA is in the data cache and has been modified, write it back to Main Memory and set it unmodified.

Condition codes:

N -- Not affected. Z -- Not affected.V -- Not affected.

C -- Not affected.

**Exceptions:** 

A data access fault may occur if executed in user mode.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

15 14 13 12 11 10 9 5 Opcode RegisterA

**VDC** 

## Validate Data Cache Line

**Operation:** 

**VDC** @RegA

**Description:** 

If the line addressed by RegA is in the data cache and has been

modified, set it to unmodified.

Condition codes:

N -- Not affected.

Z -- Not affected. V -- Not affected. C -- Not affected.

**Exceptions:** 

A data access fault may occur if executed in user mode.

Restrictions:

None.

Timing:

This instruction takes one cycle.

15 14 13 12 11 10 RegisterA

Format:

Opcode

Wait wait Wait

**Operation:** 

Wait PuMask

**Description:** 

Wait until each PU whose associated PuMask is bit set is waiting, then continue execution. A Resume (Rsm) or Start (Strt) instruction will also restart a PU. If no PuMask bits are set, halt the PU. The PuMask bits correspond to the PUs as shown below.

Condition codes: N -- Not affected.

Z -- Not affected.V -- Not affected.

C -- Not affected.

**Exceptions:** 

None.

**Restrictions:** 

None.

Timing:

This instruction takes one cycle.

Format: | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | PU Mask

XOr

## **Exclusive OR**

XOr

**Operation:** 

XOr RegA ^ RegB → RegB

**Description:** 

Logically EXCLUSIVE OR the contents of RegB with the contents

of RegA. Store the result in RegB.

Condition codes:

N -- Set if the result is negative.

Z -- Set if the result is zero. V -- The V bit is cleared.

C -- Not affected.

**Exceptions:** 

None.

Restrictions:

None.

Timing:

This instruction takes one cycle.

Format:

 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 Opcode
 RegisterB
 RegisterA