E-9271 (8/83) Bell System employees.

. 1

for	Technical Memorandum Internal Memorandum Technical Correspondence
------------	---

	·			- A CAMAL	Theat /Form F.02721
_		g this sheet, see Instru	elions for Completim	DOCUMENT COVER	CHAMBEL (LOLLIN PARTE)
H	ir neid in compreiini	3 11110 011001, 000 0.000			

Title: 38 TH 2 Component Requirements and Specific		Auth	ember 21, 1983
Author(s)	Location	Ext.	Dept.
P. M. Walsh	IW 2A-413	7498	45134
P. H. Wald.			
·			<u> </u>
Document No.(s) Date Cate-Settuare Date ye/me/day Bag gary Suffix	Fliing Case No.(s)	Chargi	ing Case No.(s)
Keywords: "Distributed" Bus Arbitration, S 8/16-Bit Peripherals, 16-Bit Data Bus, 24	Single/Multiple Dat 4-Bit Address Bus,	a Transfers, Fault Detect	ion,
MERCURY Announcement Bulletin Sections (check	all that pertain):	D LFS -	Life Sciences Mathematics and Statistic
ABSTRACT The 3B* 2 I/O Bus is an asynchronous, not flexible interface for the family of the addressability up to 16 megabytes throughtransfers. There are three priority int "distributed" bus arbitration. Along will I/O Bus also supports two special transform and multiple access. A peripheral can a million bytes per second. This document presents the requirements allowing the design of 3B 2-compatible prechanical characteristics have been incompared.	th 24-bit addresses errupt levels and the having fault defer cycles: interlaccess main memory and specifications peripherals. Funct	and 8 and 16 a single level tection and 6 ocked ready-sat a rate up	s-bit data el of control, the modify-write to two I/O Bus,
Pages of Text . 26. Other Pages 29. Total . 55. No Figs 16 No Tables . 7 No Refs . 5 *Trademark of ATET Western Electric.		Malling L	abel
The information contained herein should not be disclosed to unauthorized persons it is meant solely for use by authorize E-9271 (8/83) Bell System employees.	X	ABORATORIE Por disclosure ou printer approval naving organizațio	S PROPRIETARY THE BOULABORATORIES A the Director of the in the CLEAL 22.

Gampleto Cop		Cover Shoot On	Y
Addressors (by Name, or by BTL Organization and/or Level)	Company, E Other Than BTL	Addressess By Name, or by BTL Organization and/or Level)	Company, E Other Than BTL
			•
		·	,
, ,			•
		ľ	
(H a	dditional space is needed	f, attach another page)	
Software (any nontrivial executab material from which such a routing	le computer program rou can be readily derived)	itins, whether in source or object code	o, or
prietary Classification			
Unless otherwise indicated below, this	cover sneet. If you want the restrictive marking on	ied BELL LABORATORIES PROPRIET/ one of the other classifications listed be the front of the cover sheet, and if nee	-
			Approval
Classification BTL PROPRIETARY - NOTICE.			Supervisor
BTL PROPRIETARY - PRIVATE		R. A. Ree	Director
_			
No marking			
Jovernment Security Classified (6	.g., CONFIDENTIAL SEC	CRET, TOP SECRET). See BTL Security	Handbook.
		el action is requested regarding items a cases where approval is not provided beived from ABI, with consequent delay	
Indicate whether the document:			
(1) Contains network planning informs in ABI products or service	rmation, customer propri as that BTL may not furnit	etary Information, or nongeneric softwish to ABI.	are
May be supplied on request to A		□ Yes □ No	
may be supplied of requestions			R. A. Reed
		Director	
P. M. Wald P. M. Wal	sh		
mplete if this document supersed	es or amends an earlier e	ne:	
dier Document Number		Author	
Filing Case No		Dete	
* Use by Recipient of Cover Sheet	l:		_
To get a complete copy of this document		Internet Technical Document Service	
1 Be sure your correct leastern to great on th		() NO #-112 () ALC 18-102 () BH 7K-101 () MY 10-40	
		() Win 3E-304 () CB 1C-336 Please sand a complete Disscrafiche (Towner coon of the documen
3 Crock the sections of your local Internal T if hered, otherwise, use HO 4F-112. Use N	SCHOOLS DECREMENT SERVICES	Phoese send a complete [_] micronize [the address shown on the other side (MIX" or GCOS weers may or



subject: 38 2 1/0 Bus: Requirements Re-release

date: December 30, 1983

from: P. M. Walsh

IW 45134 1F-455 x7281

This is a re-release of the document "3B2 Component Requirements and Specifications: I/O Bus", dated March 7, 1983. The major areas of change from the first release involve:

- Width of ID/Vector Register changed from 8 bits to 8 or 16 bits, depending on peripheral width.
- Autoconfiguration section updated to mention System Board assigns interrupt vectors after a reset.
- Mechanical Specifications section updated to specify two widths of I/O boards.
- Bus arbitration scheme modified and several new spec.s and figures (Figures 11a, b and c) added.
- Interrupt acknowledge scheme modified.
- Performance Objectives section added:
 - 1. Bus bandwidth and efficiency requirements set.
 - 2. Critical events of each cycle discussed.
 - 3. Effects of new bus arbitration scheme on performance discussed.
- Interrupt levels assigned:
 - 1. PINT[2]O now reserved,
 - 2. PINT[1]O explicitly slotted for high bandwidth peripherals and
 - 3. PINT[0]0 explicitly slotted for low bandwidth peripherals.
- Figures organized and renumbered

PRIVATE

Trademark of AT&T Western Electric

- Several timing spec.s changed (e.g. bus skew increased from 30 to 40 nsec).
- Multiple access limit changed from 1024 to 64 max transfers and at most 125 usec. on bus.
- Added figures for reset timing (Figure 10) and CM195 I/O boards (Figures 16a, 16b and 16c)
- ▶ Reference to sanity failure on System Board removed.
- · Discussion of IEEE 796 peripherals removed.
- Peripherals limited to 2 inputs and 1 output as opposed to 2 inputs and 2 outputs.
- Figure 12 (was Figure 13) redone based on changes in bus loading.
- Iol of all open collector nets now must meet max of 40 mA. (This change also reflected in new Figure 13.)
- System Board allowed 4 I/O loads on PD bus.
- Specify hold time on address and data as 10 (50) nsec at slave (master).
- Allow 3 input loads on PBACKIO and PIAKIxO and use Schottky driver for both. (Previously only PBACKO required Schottky.)
- Change spec on deassertion of PBUSYO.

P.M. W. Ish

IW-45134-PMW-unix

PRIVATE

CONTENTS

1.	INTRODUCTION	1
2.	1/O ARCHITECTURE	1 1 2
3.	FUNCTIONAL DESCRIPTION 3.1 I/O Bus Signals 3.2 Peripheral Data Path to Main Memory 3.3 Data Transfer Operations 3.4 Bus Exchange 3.5 Multiple Bus Accesses 3.6 Interrupt Operations 3.7 Error Detection and Handling 3.8 Autoconfiguration	3 7 9 11 13 13 15
4.	ELECTRICAL REQUIREMENTS	15 16 17 17
5.	MECHANICAL SPECIFICATIONS	21
6.	PERFORMANCE OBJECTIVES	25 25 25
7.	SUMMARY	26
8.	ACKNOWLEDGMENTS	26
		25

PRIVATE

LIST OF TABLES

TABLE 1.	Significance of Data Strobes	8
TABLE 2.	Relationship of Bytes and Bits	8
TABLE 3.	Peripheral Load Currents	18
TABLE 4.	Bus Termination (Ohms)	20
TABLE 5.	I/O Expansion Connector A (100 pin)	22
TABLE 6.	I/O Expansion Connector B (60 pin)	23
TABLE 7.	Peripheral Connector (86 pin)	24

PRIVATE

Bell-Laboratories

subject: 3Bth 2 Component Requirements and Specifications: I/O Bus

date: December 21, 1983

from: P. M. Walsh IW 45134

1F-455 x7281

Internal Memorandum (IM)

1. INTRODUCTION

Figure 1 presents a block diagram of the 3B 2 System Board. As shown, it contains a dual ported main memory; the microbus is tied to one port while the asynchronous I/O Bus is tied to the other. The microbus provides a communication path between the System Board CPU (WE*-32000) and several on-board components including main memory. On the I/O Bus side, a variable number of optional peripherals attach. This document serves as the requirements and specifications of the I/O Bus.

Section 2 of this document presents a brief overview of the I/O Bus followed by a discussion of the two types of peripherals. A functional description of the I/O Bus is presented in section 3 and includes such issues as data transfers, bus exchanges, interrupts and error handling. Electrical and mechanical requirements follow in sections 4 and 5 while a discussion of performance is presented in section 6. A summary completes the document.

2. I/O ARCHITECTURE

2.1 I/O Bus Overview

The I/O Bus, which has a 16-bit data path and a 24-bit address, is designed to meet the requirements of a wide range of system configurations. Both eight and sixteen bit peripherals are supported as well as single and multiple data transfers per cycle. Various other types of operations are also possible. Although any peripheral can be a master or slave (or both), they are only

PRIVATE

^{*} Trademark of AT&T Western Electric

^{1.} A DMA subsystem, which resides on the System Board, also attaches to the I/O Bus.

allowed to access the System Board's main memory; a peripheral responds to chip selects generated on the System Board as opposed to decoding addresses.

2.2 Peripheral Types

There are two classes of 3b2-native peripherals: programmed and intelligent.[1] [2]. Any peripheral can be 8 or 16 bits wide and occupy either 1 or 2 slots in the I/O Bus backplane. While the I/O Bus does not inherently support any industry standard bus (e.g. IEEE 796 Bus), a forthcoming Commercial Bus Adapter (CBA) can be used to interface commercially available peripherals to the 3B 2.

2.2.1 Programmed Peripherals
Programmed peripherals are generally slave devices, responding to instructions generated by the System Board CPU. Such I/O boards have the capability of interrupting the CPU and/or becoming bus masters to access main memory (only after being "programmed" by the CPU).

A major difference between programmed peripherals and intelligent peripherals (discussed next) concerns their respective interfaces to the System Board CPU. The CPU, for example, can at times touch a programmed peripheral's internal components (i.e. a passive access). Conversely, communication between the CPU and intelligent peripherals is primarily achieved through queues in main memory.

Those programmed peripherals which can be a bus master are also responsible for preventing a deadlock resulting from the CPU attempting a passive access while the particular peripheral attempts to use the I/O Bus. (Such peripheral designs can take advantage of the fact that the peripheral can only use the I/O Bus to access main memory.)

Finally, both programmed and intelligent peripherals shall contain a read-only ID register defining the particular I/O board's type, size (occupying either 1 or 2 physical slots), access requirements, etc. and will be located at the same relative address on all peripherals.

- A simple telephone controller (with auto dial and a modem interface) is an example of a programmed peripheral. The System Board CPU would send it instructions such as specifying synchronous or asynchronous mode, baud, number of bits per character, etc. In addition, the peripheral would wait to be polled or use interrupts to interface with the System Board CPU. At any rate, an onboard microprocessor is not necessary.
 - 2.2.2 Intelligent Peripherals
 Each intelligent peripheral contains a local CPU, capable of executing locally based firmware. Communication with the System Board CPU is achieved via a unique pair of one-way queues located in main memory. (The System Board CPU loads messages for a given peripheral in a designated request queue while the peripheral returns messages via the corresponding completion queue.[2] "Attention" interrupts are used to bring a nonempty queue to the attention of the other CPU. Finally, intelligent peripherals may autonomously interact with the System Board CPU but may not directly interact with each other. (Using queues make it no longer necessary for the CPU to reach into a peripheral over the I/O Bus. Consequently, there is never a possibility for a passive access

PRIVATE

be accessed. PPA[00]1 is the least significant bit while PPA[23-22]1 are reserved for future expansion. (Table 1 in the "Peripheral Data Path to Main Memory" section illustrates the use of the least significant address bits and data strobes.)

Data lines.

PD[\$5-00]1:

Peripheral Data (tri-state)
These 16 bidirectional lines transmit and receive information to or from the established master and slave. PD[15]1 is the most significant bit and only lines PD[07-00] (byte 1 on I/O Bus) are valid for 8-bit peripherals.

Control lines.

PBUSYO:

Peripheral Busy (tri-state)
This unidirectional signal is activated by the peripheral after receipt of bus acknowledge (PBACKIO) and held active during the entire bus cycle. The purpose of PBUSYO is to facilitate multiple accesses by the same bus master without relinquishing control of the bus between data transfers. For example, up to 64 data transfers' between a peripheral and main memory may occur during 1 bus cycle'; PBUSYO is held active for entire cycle.

PCS[15-01]0: PCS0:

Peripheral Chip Selects (totem-pole)

These 15 lines originate from the System Board and are fanned out to 15 unique chip selects, one for each of the 12 3B 2/400 peripheral connectors and the remaining 3 for future enhancements (e.g. accommodate a Commercial Bus Adapter, CBA). (As indicated in Table 7, each peripheral refers to its Peripheral Chip Select as PCSO.) One of these mutually exclusive lines (i.e. no broadcast addressing mode) is active when the CPU references a peripheral. Although a given PCS[i]O is generated by the System Board's address decoder, the main memory controller/arbiter dictates its propagating onto the I/O Bus. thereby causing the appropriate PCS[i]O (PCSO) to be activated

PRIVATE

^{2.} The System Board CPU accesses main memory through its own port on the microbus side.

^{3.} Read, write and interlock operations may be combined within the same bus cycle.

^{4.} As discussed in the "Error Detection and Handling" section, a time limit exists on the length of an individual data transfer as well as on the entire bus cycle.

along with PPA[23-00]1, PRIWO and PLOCKO.

PDS[1-0]0:

Peripheral Data Strobes (tri-state)

These 2 bidirectional lines allow the bus master to select which bytes of the 16-bit PD bus are to be valid during the transaction; PDS[1]0 is associated with I/O Bus byte 1, PDS[0]0 is associated with byte O. A negative transition is applied by the bus master to indicate valid write data or to cause the slave to gate read data onto the I/O Bus.

PDTACKO:

Peripheral Data Acknowledge (open-collector)

Peripheral data acknowledge, a bidirectional activated by the slave to indicate receipt of valid write data

or to indicate valid read data on the PD bus.

PLOCKO:

Peripheral Memory Lock (tri-state)

PLOCKO is a unidirectional signal that the bus master uses to indicate an interlock (read/modify/write) cycle. Interlocks over the I/O Bus may be established in only one direction:

peripheral to main memory.

PPASO:

Peripheral Physical Address Strobe (tri-state)

This line (bidirectional, generated by master) indicates a valid physical address on the address bus. The timing requirements of several other I/O Bus signals, in addition to PPA[23-00]1, are

defined in relation to PPASO.

PRIWO:

Peripheral Read-Write Signal (tri-state)

This line (bidirectional, generated by master) indicates whether a read (HIGH) or write (LOW) transfer is in progress and is

recognized as valid on the activation of PPASO.

PSIZE160:

Peripheral Size (open-collector)

This signal specifies a particular peripheral's bus interface as either 8 (HIGH) or 16 (LOW) bits wide and as such is routed to the byte rotate unit on the System Board. As a 16-bit bus master, a peripheral generates PSIZE160 immediately after obtaining the bus (i.e. on receipt of PBACKIO). Conversely, as a slave the peripheral will return PSIZE160 on chip select (PCSO). An 8-bit peripheral need not drive PSIZE160 inactive (HIGH) since this signal is open-collector and pulled HIGH.

RORSTO:

Request System Reset (open-collector)

This line, originating from each peripheral and routed to the CPU, allows a peripheral to reset the entire system. Although the use of this capability will be necessarily limited. a typical application would be the resetting of a remote none on a

computer network. (Refer to Figure 10.)

SYSRSTO:

System Reset (totem-pole)

System reset is activated on system power up, by a manual reset switch, via software setting the "System Reset Request" bit in

PRIVATE

the Control and Status Register (CSR) [3], or indirectly by other devices (via RQRSTO). When activated, all peripherals initialize. (Refer to Figure 10.)

Bus exchange lines.

PBROP:

Peripheral Bus Request (open-collector) PBRQO is shared by all peripherals to request I/O Bus usage on route to accessing main memory. The arbiter (on the System Board) will grant the bus to a peripheral with the bus acknowledge signal. (As discussed next, the bus acknowledge signal is daisy-chained through all peripherals.) Once bus master, a peripheral must remove PBRQO in "sufficient" time before the end of a cycle to ensure that the arbiter doesn't rearbitrate and possibly reassert PBACKO. Conversely, a peripheral may keep PBRQO active after the current transfer has ended to request another bus access. (See "Multiple Bus Access" section.)

PBACKO:

Peripheral Bus Acknowledge (totem-pole)

PBACKIO: PBACKOO:

The arbiter on the System Board generates PBACKO to indicate that a peripheral may gain access to the I/O Bus and removes it when it detects the acknowledged peripheral's assertion of PBUSYO. It is daisy-chained among all peripherals and thus the priority of a given device, which is actively waiting for bus access, is determined by its physical position in the chain. (Refer to the "Bus Exchange" section for a further explanation of I/O Bus arbitration.) The bus acknowledge signal entering a given peripheral is referred to as PBACKIO while corresponding exiting signal is PBACKOO. Note: care must be taken to ensure an unbroken chain from the System Board to the last peripheral; every peripheral which does not use the bus request signal will tie its PBACKIO and PBACKOO signals together and no two peripherals may be separated by an empty I/O slot.

Interrupt lines.

PINT[2-0]0:

Peripheral Interrupt Requests (open-collector) PINT[2-0]0, shared by all devices on the I/O Bus, provide three dedicated system interrupt levels; PINT[2]0 is reserved and PINT[1]O is the higher priority of the remaining two. A peripheral can use at most one of these two remaining levels. PIAK 2-030 are the corresponding acknowledges.

PIAE(2-0]0:

Peripheral Interrupt Acknowledges (totem-pole)

PIAKI[2-0]0:

PIAKO[2-0]0:

As a result of PINT[i]O being activated, the CPU will eventually acknowledge this specific level with PIAK[i]O. Since all

PRIVATE

peripherals share the same three interrupt levels, the corresponding acknowledgements are daisy-chained among them. PIAKI[2-0]0 refers to the input acknowledgement signals while PIAKO[2-0]0 refers to the outputs of the chain. When a device that has requested an interrupt receives the particular PIAKI[i]0, it prevents the acknowledge from propagating any further down the chain (i.e. PIAKO[i]0 held inactive). Conversely, a noninterrupting device passes PIAKI[0] on to the next device in the chain. Finally, the System Board will remove PIAK[i]0 on receipt of the interrupting devices assertion of PDTACKO.

Error Reporting lines.

PFAILO:

Peripheral Board Fail (open-collector)

PFAILO, shared by all peripherals, is asserted by a peripheral

upon board failure such as sanity fail.

PFLTO:

Peripheral Bus Fault (open-collector)
A bidirectional line, PFLTO, is asserted by the slave on detection of an erroneous operation such as parity error or bus timeout (as in case when the System Board is the slave). A peripheral must end the cycle on PFLTO (as with PDTACKO); PFLTO

has the same timing specifications as PDTACKO.

Power and Ground.

VCC: +5 volt power - 1 "layer" of multilayer backplane

V12P: +12 volt power - 1 line V12N: -12 volt power - 1 line

GRD: system ground - 1 "layer" of multilayer backplane

VBKUP: +3.0 volt battery - 1 line

During periods of no AC power, VBKUP affords 3.0 volts (at most 10 ua) to each peripheral for at least 30 days and will have a lifetime of at least 5 years.[3] During normal operation, VBKUP sustains 5 volts.

\$\\$\\$3.2 Peripheral Data Path to Main Hemory

A peripheral can be 8 or 16 bits wide while main memory is 32 bits wide. Five signals combine to select which byte(s) of a 4-byte main memory word are to be accessed. Since the I/O Bus has a 16-bit data bus, a maximum of two data bytes can be transferred in a single transaction. The following discussion refers to Tables 1 and 2.

Sixteen bit peripherals drive PSIZE160 LOW and use the data strobes to indicate which byte(s) of data it is interested in. Address bit PPA[01]1 controls whether the I/O Bus is tied to main memory bytes 0 and 1 or to bytes 2 and 3. PPA[00]1 is ignored by the memory controller. Note: Table 1 implies that for the case where just one data strobes is active, only one byte is returned from

PRIVATE

TABLE 1. Significance of Data Strobes

PSIZE160	address PPA[01]1	bits PPA[00]1	data s PDS[0]0	trobes PDS[1]0	walid by memory	rtes I/O
16-bit 0 0 0 0 0 0	0 0 0 0 1 1	х х х х х х	0 0 1 1 0 0	0 1 0 1 0 1	0,1 0 1 illegal 2,3 2 3 illegal	0.1 0 1 - 0,1 0
8-bit 1 1 1	0 0 1 1	0 1 0 1	х х х х	0 0 0 0	0 1 2 3 illegal	1 1 1 -

Notes:

x = don't care

TABLE 2. Relationship of Bytes and Bits

Byte	Bits	
Main Memory	0 1 2 3	31-24 23-16 15-8 7-0
1/0 Bus	0	15-8 7-0

Notes:

Bit 0 is the least significant bit.

main memory on a read. The memory controller, however, will always return a 16-bit halfword over the I/O Bus, but only check parity on the appropriate byte. Finally, not asserting either of the data strobes will result in a bus timeout failure.

Eight bit peripherals are tied to byte 1 (bits 7-0) of the I/O Bus and do NOT drive PSIZE160. Address bits PPA[01-00]1 select the byte while the 1 data

PRIVATE

strobe, PDS[1]0, is needed for protocol timing purposes. (PDS[0]0 is ignored by the memory controller.) Although the use of PPA[00]1 and PDS[1]0 is redundant, performance is improved; PPA[00]1 is available at the slave (memory controller) before PDS[1]0, allowing it to address main memory that much earlier in the cycle. Not asserting PDS[1]0 will yield a bus timeout failure.

- 7 -

3.3 Data Transfer Operations

For the discussions that follow, several timing diagrams are referenced. In all cases, each is presented from the perspective of the slave device. As an example, the timing for a read of main memory by a peripheral is seen at the System Board Connector (the connector which mates the backplane to the System Board, also referred to as the I/O Expansion connector.) The notation used in these timing diagrams is:

minimum time in nanoseconds / maximum time in nanoseconds.

Peripheral Read of Main Memory (Figure 3)

A read of main memory (slave) by a peripheral begins with its request of the I/O Bus (PBRQO). On receipt of bus acknowledge (PBACKO), the peripheral (now master) asserts the bus busy signal (PBUSYO) causing the arbiter to remove PBACKO. The peripheral starts the data transfer by gating the physical address, read/write (HIGH for read), peripheral size and interlock (inactive) signals onto the bus. Once these lines are stable, the physical address strobe (PPASO) and data strobes (PDS[1-0]0) follow. PBRQO shall be removed after the data transfer operation has started (i.e. after PPASO has been asserted and PBACKO has been removed).

Activation of the data strobes precipitates the slaves (main memory controller, in this case) gating of data onto the bus. When the data is stable, the slave asserts data transfer acknowledge (PDTACKO), allowing the peripheral to latch the data. The peripheral will subsequently drive HIGH the address and data strobes and the busy signal before tri-stating all signals it had been driving. The main memory controller will remove PDTACKO and the data on removal of the data strobes.

Peripheral Write to Main Memory (Figure 4)

The bus request/grant syndrome is identical to that for the above read protocol. After PBACKO and PBUSYO, the physical address, read/write (LOW), peripheral size and interlock (inactive) signals are gated onto the bus followed by PPASO after the required set up time. Also after PBACKO has been received, the peripheral

PRIVATE

^{5.} PSIZE160 is open-collector and pulled HIGH; an 8-bit peripheral, therefore, never need drive PSIZE160.

^{6.} PBUSYO can be asserted as late as when PPASO and PDS[1-0]O are asserted.

gates the write data onto the bus.

After the data is stable, the peripheral asserts the appropriate combination of data strobes to indicate the valid byte(s) of data on the bus. In turn, the main memory controller "accepts" the data and activates PDTACKO. This causes the master (peripheral) to drive PBUSYO, PPASO and PDS[1-0]O HIGH before tristating these along with the address, data and status signals. PDS[1-0]0 going HIGH causes the slave to remove PDTACKO. (Data can optionally be latched on the falling or rising edge of PDS[1-0]0,)

CPU Read/Write of a Peripheral (Figures 5 and 6)

These operations are very similar to those when a peripheral was bus master. The differences are:

- 1. The CPU's arbitration for the bus is not evident on the I/O Bus (no flopping of PBRQO/PBACKO).
- One of fifteen Peripheral Chip Selects (PCS[15-1]0 => PCS0) becomes active (identifying one peripheral) along with the address, read/write and interlock signals.
- 3. The CPU doesn't drive PBUSYO.
- The addressed peripheral returns PSIZE160 on receipt of PCSO (as opposed to generating PSIZE160 along with the address, etc. as when it was bus master).

As before, PR1WO differentiates between a read and write operation.

Peripheral Interlock with Main Memory (Figure 7)

An interlock operation is the uninterruptible sequence of a read of main memory by a peripheral, modify the data read and then write it back to the same location in main memory - all within a single bus cycle. Such operations are generally used in the implementation of semaphores.

The protocol for an interlock operation is that of a read followed by a write with one exception; the PLOCKO signal, which has the same timing specifications as PPA[23-00]1, PR!WO and PSIZE160, is active for both the read and write. Although the same address is used for both operations, it must be valid for both the read and the write. (As a side note, an interlock operation can be easily simulated within a multiple bus access cycle if desired. Refer to the "Multiple Bus Accesses" section.)

PRIVATE

^{7.} The CPU can not establish an interlock with a peripheral or vice versa.

3.4 Bus Exchange

The main memory on the System Board is dual ported; the System Board CPU (WE-32000) is tied to one port while the I/O Bus is tied to the other[3]. (Refer to Figures 1 and 2.) An arbitration circuit, also on the System Board, controls accesses to main memory and is responsible for periodically refreshing main memory. In addition, since an I/O device can only access memory, the arbiter alse controls I/O Bus mastership.

Anytperipheral may become I/O Bus master and therefore has access to the Peripheral Bus Request (PBRQO) and Peripheral Bus Acknowledge (PBACKO) signals. A peripheral publicly requests the bus with PBRQO, an open-collector signal that is shared by all peripherals. The arbiter grants the bus by asserting PBACKO, which is daisy chained through all peripherals; a peripheral refers to its input acknowledge signal as PBACKIO and its output as PBACKOO. While bus master, it must not allow PBACKOO propagate to the next device in the chain. Furthermore, a peripheral may not glitch PBACKOO or preempt another's bus mastership. Finally, for the case when a peripheral is not waiting for PBACKO, the latency from PBACKIO to PBACKOO should be kept under 9 nanoseconds; one Schottky gate delay (e.g. SN74S32) plus time of flight through two connector pins and on board wiring. (See Figure 14.)

Traditional daisy-chain circuitry allows an I/O device assert PBRQO at will. Given an asynchronous bus (such as the 3B 2 I/O Bus) each peripheral would drive PBRQO active regardless of the state of any other peripheral. Consequently, PBACKIO and PBRQO of a peripheral are asynchronous events.

Conceivably PBACKIO and PBRQO could be synchronized on each peripheral, thereby preventing glitches and the like from occurring when these two signals were to occur at or nearly the same time. This scheme, however, increases the latency from PBRQO to PBACKIO (since PBACKIO to PBACKOO is delayed at each peripheral). which can be significant for peripherals near the end of the daisy-chain.

The philosophy of 3B 2 I/O Bus arbitration' deviates from this approach. particular, a peripheral may not drive PBRQO if PBRQO is currently active. Instead, the peripheral must hold off until it sees PBRQO go inactive, delay momentarily (minimum of 130 nanoseconds) and then drive PBRQO. (This delay guarantees a window large enough for all peripherals to see the inactive PBRQC.) Once a peripheral which has been waiting to drive PBRQO sees PBRQO go inactive, it is committed to go ahead and drive PBRQO after the forementioned delay. Refer to Figure 11c.

PRIVATE

^{8.} A DMA subsystem, located on the System Board, shares one port with the 1/0 Bus peripherals.

^{9.} Patent pending.

Given the independence of the peripherals, each will sample and hence drive PBRQO at different times - all within a finite amount of time. The arbiter, consequently, must guarantee a delay from PBRQO going active to sending out PBACKO. This delay allows all interested peripherals enough time to sample and subsequently assert PBRQO before PBACKIO can go active. As illustrated by Figure 11c, the time from PBRQO going active to the time the arbiter asserts PBACKO is at least 185 nanoseconds. (A peripheral, therefore, has 185 nanoseconds to block PBACKIO from propagating to PBACKOO, assuming it wishes to use the bus.)

Note that this delay is needed from PBRQO going active. PBRQO, therefore, is delayed on the System Board before it enters the arbiter such that the arbiter doesn't "see" PBRQO until 1 cycle later. Obviously, then, PBACKO will come out cycle later as far as peripherals are concerned. Moreover, this delay is inserted only within the first transfer of each cluster's since PBRQO remains active throughout. Finally, delaying PBRQO into the arbiter effectively increases bandwidth to main memory for non I/O Bus devices (e.g. the WE-32000).

By requiring each I/O Bus device to be a "good citizen", priority is distributed over the entire bus. Within each cluster, for instance, no other peripherals can attempt to use the bus. Furthermore, once a peripheral within the given cluster finishes its cycle, it likewise may not attempt to use the bus until all other devices in the cluster have had a turn on the bus. Figure 11a presents one realization of the PBRQO/PBACKO daisy-chain logic followed by timing diagrams in Figures 11b and 11c.

Note: the circuit in Figure 11a uses an 8 MHz clock to meet the I/O Bus requirement "delay for a minimum of 130 nanoseconds before driving PBRQO." Other realizations are possible. If only a slower clock were available, for example, this circuit would have to be slightly modified to guarantee the peripheral would see PBRQO inactive before another device could drive it active again. One straightforward alteration would have the rising edge of PBRQO clocking "myreqC" which would then immediately block PBACKOO. The cascaded flip flops in Figure 11a would then provide the required delay of PBRQO assertion.

The following protocol shall be observed:

- 1. A peripheral will watch for PBRQO to go inactive, delay momentarily, assert PBRQO and then wait for PBACKIO.
- 2. The arbiter will eventually send out PBACKO, allowing the I/O device physically closest to the CPU and with its PBRQO active to obtain the bus.
- 3. The bus master will start its bus cycle as mentioned previously: PBUSYO, PPA[23-00]1, etc. followed by PPASO.

PRIVATE

^{10.} Once PBRQO goes inactive, a group or cluster of peripherals will drive PBRQO active and wait in line for PBACKO.

- 4. The arbiter will remove PBACKO on receipt of PBUSYO, with PBRQO still active. PBRQO shall be removed after PBACKO has been removed and after PPASO has been asserted. (Containing PBACKO within PBRQO allows a peripheral to use PBRQO to block PBACKO from propagating.)
- 5. By the end of the cycle, the peripheral should have removed PBUSYO, allowing the arbiter to grant the next bus mastership.

The arbiter times each data transfer by measuring the width of each active PPASD. Peripheral Bus Fault (PFLTO) is generated, if this time exceeds that specified in [3]. (The current value of this time is approximately 5 microseconds.)

3.5 Multiple Bus Accesses

More than one data transfer (bus access) by the same peripheral can be accomplished in one bus cycle. Such multiple accesses occur without bus arbitration overhead and are thus performance effective. (The System Board CPU is not capable of multiple accesses over the I/O Bus.)

The bus busy signal (PBUSYO) affords the multiple access feature (Figure 8). In particular, a cycle starts as a "normal" bus cycle; bus request, wait for acknowledge and then activate PBUSYO. At this point, the bus master has effectively locked out all devices from using the I/O Bus and may therefore perform several uninterrupted data transfers.

The lengths of the entire bus cycle and each separate data transfer shall be constrained to limit bus occupancy and prevent bus timeout failures, respectively. Specifically there may be at most 64 transfers within a multiple access cycle and the total time on the bus must not exceed 125 microseconds. (Refer to the "Performance Objectives" and "Error Detection and Handling" sections.)

3.6 Interrupt Operations

Each peripheral has the opportunity to interrupt the System Board CPU. Intelligent peripherals, for example, use interrupts to bring a nonempty completion queue to the attention of the System Board CPU. Three Peripheral INTerrupt request lines (PINT[2-0]0) exist in the I/O Bus, thereby dedicating

PRIVATE

^{11.} PFLTO is also generated on a parity error.

^{12.} Transparent to the current bus master, the arbiter may temporarily suspend the bus cycle to force a main memory refresh. Such a preemption can only occur on an access boundary.

^{13.} Although each transfer is expected to be on the order of 1 microsecond, the ultimate limit of a multiple access cycle is 125 microseconds.

three (of eight) system interrupt levels to I/O peripherals. Low bandwidth peripherals (e.g. terminal controllers) should attach to PINT[0]0, the lowest interrupt priority, and high bandwidth ones (e.g. disk controllers) should attach to PINT[1]0. PINT[2]0 is reserved'.

Signals PINT[2-0]0 (open-collector) are shared by all I/O peripherals; any I/O device can attach itself to any one, and only one, of these three levels. Similar to the one bus acknowledge, three interrupt acknowledges are daisychared through all peripherals with the I/O device sitting closest to the CPU getting serviced first. PIAK[2-0]0 originate from the System Board, PIAKI[2-0]0 refer to the interrupt acknowledge inputs of a given peripheral and PIAKO[2-0]0 are the corresponding outputs of the chain. Unused interrupts shall have the associated input and output acknowledges tied together and no two I/O devices shall be physically separated by an empty slot.

The interrupt request/acknowledge syndrome differs that of request/acknowledge in that a peripheral may assert PINT[i]O at will. Still, PIAKO[i]0 (and consequently PIAKI[i]0) may not glitch and the scheme used for request/acknowledge (Figure 11a) may also be used with interrupt request/acknowledge.

A peripheral begins an interrupt operation by asserting a particular PINT[i]0. Refer to Figure 9. After generating PINT[i]0, the CPU will recognize the interrupt when the current program execution level and all pending interrupt requests are lower than the requesting interrupt level, and when execution reaches an instruction boundary. Upon recognition of an interrupt, the CPU will request to access a peripheral (i.e. use the I/O Bus), as opposed to accessing main memory. When granted the bus, the CPU will generate the appropriate interrupt acknowledgement signal which will be held up at the main memory controller until PRIWO, PLOCKO and PPA[23-0]0 are available. The CPU will indicate a read operation (PRIWO = 1) and place an unspecified address on the bus; the CPU's objective here is to read the interrupting device's 8-bit interrupt vector. The interrupt vector of the requesting device will consequently be read as if a normal CPU read cycle. (Note: PIAKI[i]0 differentiates an interrupt acknowledge operation from a normal read operation. In addition, since the vector is always 8 bits wide and PSIZE160 is opencollector and pulled HIGH, a 16-bit peripheral need not drive PSIZE160 during an interrupt acknowledge cycle.)

The System Board will remove PIAK[i]O on receipt of PDTACKO allowing the peripheral to remove PINT[i]0. ** (Containing the acknowledge signal within the

PRIVATE

^{14.} AT&T Bell Laboratories reserves the right to utilize FINT[2]0 at any time to supply the best product possible and makes no warranty, express or implied. for peripherals which use PINT[2]0 and furthermore assumes no responsibility for any such products or 3B 2 computer which uses such products.

^{15.} PINT[i] will be removed after PIAK[i]0, automatically via hardware (i.e. "autoclear") or by software.

request signal allows a peripheral to use PINT[i]0 to block PIAKO[i]0 from propagating.)

The System Board CPU assigns unique interrupt vectors to each peripheral during system autoconfiguration on power-up. All vectors are a single byte of data, always on I/O Bus byte 1 (bits 00-07). Refer to [2] for details on the formation of the interrupt vector.

3.7 Error Detection and Handling

Two I/O Bus signals are dedicated to fault detection: PFAILO (Peripheral Board Fail) and PFLTO (Peripheral Bus Fault). PFAILO (open-collector) is shared by all peripherals and is activated on an error (e.g. sanity failure) within an intelligent peripheral. PFAILO can be activated any time.

PFLTO (bidirectional, open-collector), also common among all peripherals, is currently only activated by the System Board and has the same timing specifications as PDTACKO. A bus timeout or data parity error precipitate PFLTO which then sets a System Board Control and Status (CSR) bit and interrupts the CPU. The bus master shall end the cycle on receipt of PFLTO.

Parity is only checked on data read from main memory and not propagated over the I/O Bus. Most faults (e.g. protocol errors), however, are expected to manifest themselves as bus timeouts. To this end, the time from PBACKO going active to PPASO going inactive is measured by the arbiter; exceeding the specified limit yields a bus timeout. (For multiple access cycles, the timer is reset at the start of each transfer.) In the event of an I/O Bus request with no ensuing operation (no PPASO), the system will hang. Finally, diagnostics afford a system integrity check other than these "normal" run time ones.

3.8 Autoconfiguration

On power up, all peripherals will be reset and 3B 2 system firmware will attempt on power up, all peripherals will be reset and 38 2 system firmware will attempt system autoconfiguration. To this end, all "38 2-native" peripherals shall provide an ID Register whose width corresponds to the width of the given peripheral; 8 (16) bit peripherals have 8 (16) bit ID Registers. Each peripheral type has a unique ID code as discussed in [2]. (Operator peripheral type has a unique ID code as discussed in [2]. intervention is necessary with CBA-based peripherals.)

4. ELECTRICAL REQUIREMENTS

These electrical requirements are based on an I/O Bus 20 inches in length (electrical) with at most 12 peripheral taps and 1 System Board tap (i.e. the Model 400 is used as the worst case). ' Each peripheral tap may have at most 2

PRIVATE

^{16.} Although the CPU's address space allows up to 15 peripherals (i.e. PCS(15-01]0), only 12 will be supported due to electrical constraints.

74LSTTL input loads and 1 74LSTTL output load and present a maximum of 45 pf of capacitance such that a fully loaded bus can be expected to have up to 700 pf (Figure 12). '7 Finally, terminating resistors are used to minimize reflections and ringing.

4.1 Timing

There are five concerns with I/O Bus timing: ...

- 1. Time of flight / bus skew
- 2. Setup times
- Hold Times
 Bus cycle termination times
- 5. Bus cycle length timeouts.

For a fully loaded bus, a maximum time of flight of 40 nanoseconds is possible. This number directly affects the overall timing of a bus cycle. For example, to ensure 20 nanoseconds address setup time at the slave, the bus master must guarantee a stable address at least 60 nanoseconds before activation of address strobe (PPASO). Also, there shall be at least a hold time of 10 (50) nanoseconds at the slave (master) on the address after removal of the address strobe and on write data after removal of the data strobes.

As one bus cycle ends, another may soon be in progress; care must be taken to prevent tri-state overlap between the current and previous bus occupants. To this end, the figures also include bus cycle termination specifications. The philosophy of the cycle termination employed is: The bus master dictates when the cycle can be ended and can do so only after the data has been received. The action indicating end-of-cycle is removal of strobes PPASO and PDS[1-0]0 (and PBUSYO if a peripheral is master). There is no more handshaking after this point. Instead, the master guarantees to drive its strobes HIGH for at least 40 nanoseconds before deactivating all its signals. 10 (PBRQO is a possible exception since it could have been removed as early as after PPASO had been asserted. At any rate, however, PBRQO must have risen to a HIGH state - which could take as much as 150 nanoseconds - at most 50 nanoseconds after the stropes have been driven HIGH.)

PRIVATE

^{17.} As discussed later, signals PSIZE160, PDTACKO and PFLTO require high current drive (Schottky or standard driver) and a single I/O load and are thus exceptions to this requirement. Furthermore, limiting these taps to a single load lowers their maximum allowable tap capacitance from 45 pf to 40 pf and the maximum net capacitance from 700 pf to 600 pf (Figure 12).

^{18.} A minimum of 40 nanoseconds guarantees that signals are inactive at the start of the next cycle. Otherwise, with a 700 pf undriven bus pulled up with 390 Ohms, the rise time to threshold would be about 150 nanoseconds.

On removal of the strobes, the slave will in turn remove PDTACKO, 10 data (if the operation was a read) and PSIZE160 (if a peripheral is the current bus slave).

As mentioned previously, the arbiter times each data transfer. In addition, the length of a bus cycle (especially for multiple accesses) is constrained.

4.2 Current Driving/Loading Requirements

The table below specifies a peripherals maximum current driving and loading requirements. (Current out of a terminal is given as a negative value.) Many commercial devices of the 74 LSTIL series (e.g. 33, 125A, 240, 244, 645 and 646) meet these specifications, except for the PSIZE160, PDTACKO and PFLTO specifications. Here a 74 STTL or 74 Standard TTL device may be required (e.g. 7407).

4.3 Terminatión Resistors

A primary objective of bus termination resistors is to eliminate signal reflections as caused when the bus length is greater than a signal's rise time. An unloaded bus with 12 nh and 3.5 pf per inch has a characteristic impedance of about 59 ohms and a propagation delay of about 2.5 nanoseconds per foot.[4] Loading a 20 inch bus with 13 taps: totaling 700 pf (3B 2/400), significantly lowers the characteristic impedance while increasing the time of flight to about 40 nsec. A bus length of 40 nsec. is certainly greater than the rise time of even LSTTL driven signals and thus signal reflections can be expected.

Although terminating the bus with its characteristic impedance (<< 60 ohms) will completely eliminate bus refections, driving it would be practically impossible. Some termination, however, would be helpful and, therefore, the address, data and status lines will be terminated in a network consisting of 390 ohms to VCC and 560 ohms to ground. All open-collector signals of all models will be pulled to VCC: while daisy-chained signals will have a high impedance (1k ohms)

PRIVATE

^{19.} As indicated in Tables 3 and 4, PSIZE160, PDTACKO and PFLTO are opencollector and require an Iol current drive of at least 40 mA and pullup resistance of 195 ohms. Such an arrangement yields a worst-case charge time to threshold of 60 nanoseconds. Recall these leads are allowed only 1 Schottky load per tap and consequently will yield a lower net capacitance (600 pf) than otherwise (700 pf if 2 input and 1 output LS loads allowed:

^{20. 12} peripherals and 1 System Board yield 13 taps. Note: the System Board is allowed 4 1/0 loads on PD[15-00]1, 2 loads on PSIZE160, PDTACKO and PFLTO and 3 loads on the remaining signals.

^{21.} Such an arrangement brings an undriven line to about 3 volts instead of 5. resulting in less of a voltage swing (minimize crosstalk). Both resistor arrangements - pullup versus termination network - have the same effect on reducing reflections.

TABLE 3. Peripheral Load Currents

1	I	source	Iol (mA)	Ioh (mA)	Iil (mA)	lih (mA)
Signal	Туре			-15	8	.04
PBUSTO	15 - ts	periph	2 4 4 0	-13	8	.04
PBRQ0	15 - 00	periph	2 0	-1	-9 ²	. 1
PBACKIO	5 - tp	sys/periph	2 0	-1	-9 ²	. 1
PBAGKO0	5 - tp	periph	8	4	8	.04
PCS	LS - tp	s ys	24	-15	8	.04
PD[15-00]0	15 - ts	bi-direc	24	-15	8	.04
PDS[1-0]0	15 - ts	bi-direc	40	_	4	.02
PDTACKO	5 - 00	bi-direc	40	-	8	.04
PFAILO	15 - OC	periph	40	-	4	.02
PFLT0	5 - 00	bi-direc	40	-	8	.04
PINT[2-0]0	15 - oc	periph	2 0 ~	-1	- 9:	. 1
PIAKI[2-0]0	S-tp	sys/periph	2 0	-1	- 9:	. 1
PIAKO[2-0]0	S - tp	periph	24	-15	8	.04
PLOCK0	LS - LS	periph	24	-15	8	.04
PPA[23-00]1	15 - ts	bi-direc	24	-15	8	.04
PPAS0	15 - ts	bi-direc	24	-15	8	.04
PRIWO	15 - ts	bi-direc	40	-	4	. 02
PSIZE160	5 - 00	periph	40	-	8	. 0-
RQRSTO	15 - 00	periph	24	-1.2	8	.0-
STSRSTO	15 - tp	s.vs	1			

Notes:

1. Legend

S => Schottky (or standard) driver

LS => Low power Schottky driver .

ts => tri-state

oc => open-collector

tp => totem-pole

2. Includes 5 mA through 1k ohm pullup resistor.

pull-up resistor on the input signal physically located on the peripheral. Conversely, the other terminating resistors will be located at the electrical end of the I/O Bus, on the I/O Expansion Board (backplane). Table 4 presents all I/O Bus signals and associated terminations. (Coincidentally, these attempts to reduce reflections and ringing also minimize RFI.)

PRIVATE

^{22.} Figure 13 uses Thevenin's theorem to compute the minimum terminating resistance for each 35 2 model on the assumption that only LSTTL gates with a minimum Tol of 24mA or 40mA (74 series) are used. Note: in the interest of inventory management, only 1 set of resistor values will be used aithough the shorter bus of the 3B 2/300, for instance, could use lower values.

4.4 Lead Parallelism

The possibility of crosstalk necessitates restricting the parallelism of some signal paths.

"Crosstalk in digital systems is the coupling of an unwanted signal onto a "passive" line (wire or net) due to the switching of adjacent "active" lines. The coupling is a result of the mutual inductance and capacitance which is a function of the closeness of the lines. For coupled lines, ..., crosstalk is significantly larger if the lines are uniformly parallel." [5]

There are essentially two coupling situations. First, adjacent signals switch simultaneously (e.g. data bus bits), generating coupled signals on each other. No rerouting is required, assuming that a settling time of a few nanoseconds is provided. Conversely, a signal may switch while an adjacent line is passive (e.g. a control lead or clock signal coupled with bus bits); such situations are prone to crosstalk.

To minimize crosstalk, routing should limit the alignment length of switching signals with passive ones and all signals will be mixed with grounds and VCCs (AC grounds). Audits should be used to flag potential coupling problems.

PRIVATE

TABLE 4. Bus Termination (Ohms)

Signal	Туре	3B 2/200 termination	382/300 termination	3B2/400 termination	location
		39 0	390	39 0	backplane
PBUSTO	ts	39 0	39 0	39 0	backplane
PBRQ0	oc	1 k .	, 1k	1 k	periph.
PBACKIO	. CF	1.16		-	N/A
PBACKO0	tp	-	1 k	1 k	periph.
PCS0	tp	1 k	1 K	Ý	backplane
PD[15-00]0	ts	7		39 0	backplane
PDS[1-0]0	ts	39 0	39 0		backplane
PDTACKO	oc	195	195	195	backplane
PFAILO	oc	39 0	39 0	39 0	
PFLT0	oc	195	195	195	backplane
PLEIO DIO	oc	39 0	39 0	39 0	backplane
PINT[2-0]0	1	1 k	1 k	1 k	periph.
PIAKI[2-0]0	tp	1.6	-	-	N/A
PIAKO[2-0]0	tp	*	* *	*	backplane
PLOCKO	ts	*	*	और	backplane
PPA[23-00]1	ts.			39 0	backplane
PPASO	ts	39 0	39 0	*	backplane
PRIWO	t s	*		·	backplane
PSIZE160	OC	195	195	195	
RORSTO	oc.	390	39 0	39 0	backplane
SYSRSTO	tp	390	39 0	39 0	backplane

Notes -

- a) Legend:
 - ts => tri-state
 - oc => open-collector
 - tp => totem-pole
 - => 390 Ohms to VCC and 560 Ohms to GRD
 - => none
 - N/A => Not Applicable
- b) 195 ohms = 390 ohms | 390 ohms
- c) PBRQC, PFAILO, PINT[2-0]C and RQRSTC may additionally be pulled up on the System Board with 4.7k ohms if so desired.

PRIVATE

5. MECHANICAL SPECIFICATIONS

Figure 15 presents the physical structure of 3B 2 I/O. As shown, the System Board contains two connectors, A and B. Connector A'' contains the address, data, control, power and ground for up to four peripherals (e.g. 3B 2/300). Connector B' contains the additional control, power and ground to support twelve peripherals (3E 2/400). Tables 5 and 6 lists the signals of connectors A and B, respectively.

At present, two distinct I/O Expansion Multilayer Boards will exist. The I/O Expansion Board of the 3B 2/300 will plug into both connectors A and B and provide only four peripheral connectors (i.e. fan out only PCS[04-01]0). The I/O Expansion Board of the 3B 2/400 will also plug into both A and B connectors, yet provide twelve peripheral connectors (PCS[12-01]0 fanned out). Both Expansion Boards will route the daisy-chained net between peripheral slots and fan out the chip selects to the appropriate slot. In addition, the terminating resistors discussed earlier will be mounted on the I/O Expansion Boards.

PRIVATE

^{23.} AMP model number 1-530843-1

^{24.} AMP model number 530843-7

TABLE 5. I/O Expansion Connector A (100 pin)

Pip	Number	Signal		Pin Number	Signal
Pin	1 3 5 7 9 1 1 3 5 7 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	VCC PPA[22]1 PPA[21]1 PPA[19]1 PPA[19]1 PPA[18]1 VCC PPA[16]1 PPA[13]1 PPA[13]1 PPA[05]1 PPA[05]1 PPA[05]1 PPA[06]1 PPA[06]1 PPA[07]1 PPA[06]1 PPA[07]1 PPA[07]1 PPA[07]1 PPA[07]1 PD[13]1 PD[13]1 PD[12]1 VCC PD[10]1 PD[07]1		2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78	PPA[23]1 GRD PPA[17]1 GRD PPA[15]1 GRD PPA[15]1 PPA[10]1 PPA[09]1 GRD PPA[06]1 GRD PPA[01]1 GRD PPA[01]1 GRD PPA[01]1 GRD PPA[01]1 GRD PPA[01]1 GRD PD[14]1 GRD PD[14]1 GRD PD[06]1 GRD PD[06]1 GRD PD[06]1 GRD PD[01]1 GRD PDS[0]0 GRD PSIZE160 GRD PBUSY0
	59 61 63 65 67 69 71 73	PD[05]1 VCC PD[03]1 PD[02]1 PD[00]1 PDS[1]0 VCC PDTACKG PFLTG		62 64 66 68 70 72 74 76	PD[04]1 GRD PD[01]1 GRD PDS[0]0 GRD PSIZE160 GRD
	83 85 87 89 91 93 95 97	PINT(0) PINT(1) PINT(2) VCC PCS(01) PCS[02] PCS[03] PCS[04]	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	86 88 90 92 94 96 98	PIAN 2 C PIAN 2 C GRD VBKUP GRD V12N GRD V12P GRD

TABLE 6. I/O Expansion Connector B (60 pin)

Pin Number	Signal	Pin Number	Signal
1	VCC	2	PCS[05]0
3	VCC	4	GRD
4	PCS[06]0	6	GRD
5 7 9	vcc	8	GRD
ó	VCC	10	GRD
11	PCS[07]0	12	GRD
13	vcc	14	GRD
15	VCC	. 16	GRD
17	PCS[08]0	18	GRD
19	vcc	20	GRD
21	vcc	22	GRD
23	PCS[09]0	. 24	GRD
25	VCC	26	GRD
2 7	vcc	28	GRD
29	PCS[10]0	3 0	GRD
31	vcc	32	GRD
33	VCC	34	GRD
3 5	PCS[11]0	36	GRD
37	VCC	38	GRD
3 <i>9</i>	vcc	. 40	GRI
41	PCS[12]0	42	GRD
43	VCC	44	GRD
45	VCC	46	GRD
47	PCS[13]0	48	GRD
49	VCC	50	GRD
51	vcc	52	GRD
53	PCS[14]0	54	GRD
<i>55</i>	vcc	56	GRD
<i>57</i>	vcc	58	GRD
59	PCS[15]0	60	GRD

There are two different sizes of I/O boards: about 6.5 inches by 7.4 inches (single width) and 13.4 inches by 7.4 inches (double width). Figures 16a and 16b present single width measurements and topology for the CM195 family. Figure 16c presents the pinout for a peripheral connector: and Table 7 lists the signals present at each of these connectors. (Double width specifics are to be determined.)

PRIVATE

^{25.} AMP model number 1-530843-0

TABLE 7. Peripheral Connector (86 pin)

Pin	Number	Signal	Pin Number	Signal
	,	V12P	2 4	PINT[2]0
	3 5	V12N	4	PINT[1]0
	.5	PBACKIO	6	PINT[0]0
	7	PCS0	8	RORSTO
	9	GRD	10	SYSRSTO PFAILO
	11	VBKUP	12	PFLT0
	13	PIAKO[2]0	16	GRD
	15	PIAKI[2]0	18	PDTACKO
	17	VCC PIAKI[1]0	20	PDS[1]0
	19	PIAKO[1]0	22	PD[00]1
	21 23	PIAKI 010	24	PD[02]1
	25 25	GRD	26	PD[03]1
	27 27	PBUSY0	28	PD[05]1
	29	PIAKO[0]0	30	PD[07]1
	31	PSIZE160	32	GRD
	33	PDS[0]0	34	PD[08]1
	3 5	PD[01]1	36	PD[10]1
	37	GRD	38	PD[12]1
	39	PD[04]1	40	VCC
	41	GRI	42	PD[13]1
	43	PD[06]1	44	PD[15]1
	45	PD[09]1	46	PBRQC
	47	PD[11]1	48 50	GRD PPASC
	49	GRD	52	PLOCKO
	51	PD[14]1	54	PPA[00]1
	53	PBACKOO PR1WO	56	GRD
	55 57	GRD	58	PPA (02 11
	59	PFA[01]1	60	PFA 04
	6 i	PPA[03]1	62	PPA[05]1
	63	PPA[06]1	64	VCC
	65	GRD	66	PPA[07]1
	67	PPA[09] 1	68	PPA[08]
	69	PPA[10]1	70	
	71	PPA[12]1	72	GRD
	73	GRD	74	PPA 13
	75	PPA[15]1	76	PPA. 14.1
	77	PPA 1731	78	PPA[16]:
	70	PPA 20]	8.	PFA 8
	ε:	GRI	<i>E.</i>	LIV. C.
	83	PPA[23]1	82 86	PPA 22
	<i>85</i>	[PPA[21]1	1 1	1 ****

PRIVATE

6. PERFORMANCE OBJECTIVES

Two different aspects of bus performance are discussed: bus efficiency and bandwidth. Achieving efficient and fair bus utilization are the overriding concerns here. (Refer to [2] for further discussion of these issues as well as bus occupancy.)

6.1 Bus Efficiency

Within this document, bus efficiency is defined as the ratio of "time actively using bus" to "time holding bus." By actively using the bus, we mean a peripheral is progressing through an I/O Bus operation, asserting strobes for example as opposed to just sitting idle holding PBACKIO. A peripheral is considered holding the bus from the time PBACKIO is received until data strobes are driven inactive and tri-stated.

All I/O Bus peripherals must approach a bus efficiency of 100%. Translated, all peripherals must begin sequencing through the desired I/O Bus operation immediately after receiving PBACKIO. This requirement, however, is more likely to be applicable to multiple access cycles. As an example, the use of DMA controllers which have separate fetch and deposit operations may not be used within a multiple access cycle since doing so would severely underutilize the bus. Refer to [2] for details.

6.2 Bus Bandwidth

The amount of information (data) which can be transferred over the I/O Bus defines bus bandwidth. It is a function of the architecture of the I/O Bus as well as the efficiency of System Board arbiter and peripheral designs. Critical paths within each bus cycle are:

- PBRQO assertion to assertion of PBACKO (only for case of peripheral as bus master).
- Active PBACKO (or PCSO if System Board CPU is master) to assertion of PDS[1-0]0.
- 3. Active PDS[1-0]0 to assertion of PDTACKO.
- 4. Active PDTACKO to removal of PDS[1-0]0.:
- Inactive PDS[1-0]0 to start of next cycle (e.g. PBACKO asserted. Multiple accesses are performance effective in that this step is not relevant.

PRIVATE

^{26.} In the interest of system performance, a peripheral could latch read data with PDTACKO and asynchronously remove PDS[1-0].

Preliminary designs achieve a constant I/O Bus bandwidth of 2 megabytes per second.

The above definition of bandwidth doesn't take into account the bandwidth available to each peripheral. Bus access priority does. As discussed earlier, 3B 2's I/O bus arbitration scheme dynamically distributes bus priority nearly evenly across all peripherals. Obviously then, an increase in the number of peripherals yields a corresponding decrease in bandwidth available to each peripheral. A peripheral can typically (i.e. no multiple access cycle in progress) expect to wait 1 to 2 microseconds for each peripheral attached to the I/O Bus. If there are 12 peripherals, for instance, each can expect to wait 12 to 24 microseconds to access the bus. (The System Board DMA subsystem, which also resides on the I/O Bus, is a "special-class citizen" in that it doesn't abide by the same fairness rules; increases in disk activity, therefore, proportionately decrease bus availability for peripherals. The current System Board disk controller can occupy the bus up to 1 millisecond.)

An analysis/estimate of overall system performance is beyond the scope of this document.

7. SUMMARY

This document started with a brief overview of the 3B 2 I/O Bus followed by a discussion of the two types of peripherals: programmed and intelligent. An in-depth functional description followed specifying signal definitions, error handling and the data transfer, bus exchange and interrupt acknowledge protocols. From here we delved into the electrical details of loading, driving and timing requirements: each tap may have at most 2 input and 1 output 74LSTIL loads (except PSIZE16O, PDTACKO and PFLTO), present no more than 45 pf (40 pf) of capacitance and allow 40 nanoseconds for time of flight. Electrical analysis also identified the need for terminating resistors on the multilayer I/O Expansion Boards. Section 5 then discussed mechanical issues of the I/O Expansion Board and associated connectors: A, B and peripheral. Finally, the target performance of the 3B 2 I/O Bus was established at 2 million bytes per second.

8. ACKNOWLEDGMENTS

Several people contributed to the formation of the I/O Bus Requirements and Specifications. Craig Miller and Cecil Deisch aided in establishing the electrical characteristics while Kevin McWethy and John Sullivan contributed significantly to the functional aspects. In addition, Ed Hepler and Mike Grinn provided several instrumental suggestions. Finally, thanks goes to the scrutinizing, yet not pedantic, reviewers of this document.

P.M. Walsh

IW-45134-PMW-unix

P. M. Walsh

Atts.

See next page

PRIVATE

٠.


```
Atts.
References
Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11 (pages 1-3)
Figure 12 (pages 1-3)
Figure 13 (pages 1-3)
Figure 14 (pages 1-2)
Figure 15
Figure 16 (pages 1-3)
```

PRIVATE

REFERENCES

- 1. D. C. Bina, G. R. Guthrie, E. L. Hepler, G. E. Laggis, D. M. Olien, E. P. Schan, "3B2 System Architecture and Requirements," February 10, 1983.
- 2. C. E. Laggis, K. P. Sherwin, J. M. Sullivan and P. M. Walsh, "3E2 Requirements I/O Board Hardware and Firmware Architecture and Design," Rovember 4, 1983.
 - 3. J. M. Sullivan, K. A. McWethy and L. E. Wallis, "3B2 Feature Requirements -Core System Hardware," March 7, 1983.
 - 4. Cecil W. Deisch, "Electrical Design Considerations for a High-Speed Multiport Bus," 45157-820409.01TM, April 9,1982.
 - 5. C. E. Miller, "Crosstalk Considerations for Wirewrap and Multilayer Printed Wire Circuit Packs and Backplanes for the 3B Project", 5515-780920.01MF, 40242-400, September 20, 1978.

PRIVATE









FIGURE 2





- (3. DATA GUMAANTEED TO BE VALID AT LEAST 30 NOC BEFORE IDTACEO
- PERIPH. COAN. (1) MIN. 10 NSEC. HOLD TIME GUARANTEED AT

JJUL










PRIVATE X

FIGURE 10 FORWING TITLE 3B2

FIGURE 10 FORWING TID BUS RELET

BELL TELEPHONE LABORATED

SPECIAL PERSON




NoTES

- (1) FIF 1 CLOCKED LOW WHEN MYTEGO ACTIVE & PEROD INACTIVE, OI LOW FORCES PRACED INACTIVE (I.E. PBACKIO to PBACKAS BLOCKES)
- (1) I CYCLE LATER, FIFT CLOCKED LOW & PBRGO ASSERTED. ALSO, FIFI HELD LOW VIA RESET PIN.
- (3) THE NEXT PBACKIO IS INTERPRETED AS MY ACKNOWLEDGE.
- (4) WHEN MYIEBO & PBACKIO 60 AWAY, FIFI & THEN

	ABK62	L K	EDE	7 6 11	<u> </u>	160.		THE TOWNS LABO	PATORI
ISSUE	PMW	TITLE	3B2	I	10	BUS		BELL TELEPHONE LABO	1 8H
FIGURE 110	DOLWH	DA		C HAI	2	LOGIC	(typical)	NO OF SMEETS HER BET	17
	11/27/83						<u> </u>		

PBROC PRACED 121 131 PBACK 10 PRACKOD (2) (3) 161 PBACK 10 PBACKOC PBACKIO PRACKOD Perspheral 3 gets on bus. (Perspherals 1 and 2 pass PBACKO on through.) PRIVATE X (6) Perspheral 2 gets on bus. (Perspherals 1 pesses PBACED on through.)



NOTES:

- 1. Si & INSTANCE WHEN PERIPHERAL I SAMPLEO PBROD INACTIVE FOR FIRST TIME.
- D. PERIPHERAL MUST BELAY A MIN. OF 130 NSER AFTER SAMPLING PARAGO TO ALLOW DITHER PERIPHERALS TIME TO SEE PERIO INACTIVE.
- 3 PERIPHERAL MUST DRIVE PBAGO ACTIVE WITHIN 185 NSEC AFTER PBAGO GOES INACTIVE (1.2. BEFORE PBACKID CAN ARRIVE.)




FIGURE IIC BRAWN PRESO PRACKO DAIST-CHAIN TIMINE

DELL TELEPHONE LABORATORIE
INCORPORATED
SHE

PRINTED IN U.S.A.

PERSPHERAL J/U BUS TAPS



A. CAPACITANCE PER PERIFHERAL TAP

			TOTAL CAP	. PER TAP
TTEM	CAF. PER ITEM (PT)	IN ITEMS	SINGLE LUAD	DOUBLE LIAS
INPUT BUFFER	2/5	1/29	l .	4/10
OUTPUT® "	11/14	10	11/14	11 / 14
VIA	0.7	1/6	0.7/4.2	0.7 / 4.2
MLB ROUTING	2.4 per inch	1/6	2.4/14.4	2.4/14.4
EDGE CONN.	1/3		1/3	1/3
TOTAL			17.1/40.6	19.1/45.6

No TCS :

- D CAPACITANCE & NO. ITIMS REPRESENTED AS MIN/- A
- @ LS240 FAMILY USEC TO SPECIFY OUTPUT CAP.
- @ CAP. VALUES ARE DESILN WORST CASE.
- TO PERIPH. TAPS ARE ALLOWED 1 OR 2 INFUT LOAGS PER TAP & GALY 1 DUTPUT.


PRIVATE X

(cont.)

FIGURE 12 MANN ELECTRICAL MODEL

BELL TELEPHONE ENTER

SYSTEM BOARD I/O BUS IAPS



B. CAPACITANCE PER SYSTEM BOARD TAP

				AP. PER TAP
ITEM	CAP. PER ITEM (pl)	No. ITEMS	DOUBLE LOAD	TRIPLE LOAD
INPUT BUFFER		2/3 ⁽⁹⁾	4/10	6/15
OUTFUT 2 11	11/14	2/3 ⁽⁹⁾		33/42
VIA	0.7	1/6	0.7/4.2	0.7/4.2
MLB ROUTING	2.4 pf per inch	1/8	2.4/19.2	2.4 / 19.2
EDGE CONN	1/3		1/3	1/3
TOTAL			30.1/644	43.1/83.4

Notes:

#

- 0 ~ 3 (see previous page)
- TO SYSTEM BOARD TAPS ARE ALLOWED UP TO 2 OR 3
 INPUT/OUTPUT LOADS PER TAP. (4 LEADS
 PERMITTED ON PALIS-0031)



(cont.)

1				DELL TELEPHONE LABORATORII INCORPORATED
1	ISSUE	PMW	TILE 3B2 I/O BUS	SHI
	FIGURE 12	22.4	ELECTRICAL MODEL	NO DY SHEETS HER BET
-				

C. CAPACITANCE OF I/O EXPANSION BACKPLANE (382/40=)

TTEM	CAP. PER ITEM (14)	No. I-EMS	TOTAL CAP. (H)
VIA	0.7	3 (***)	
1	J. 4 pt per inch	20" (max)	48
TOTAL		·	50 (m · x)

0) 12 single-loaded periph w/ 1 double-loaded SBD tup.

E. TIME-OF- FLIGHT (MAX.)

Talight = gt. C + Twise



FIGURE 12 PAN TITLE 3B2 IIO BUS

PIGURE 12 PANN TITLE 3B2 IIO BUS


PIGURE 12 PANN TITLE 3B2 IIO BUS


PIGURE 12 PANN TITLE 3B2 IIO BUS

BELL TELEPHONE LABORATED

SM
3

Ä





(In a loads per periph; 203 loads per sys. boord)

1 COMPUTE RAL

2) (007-7(K. & R)

$$R_2 = \frac{5}{2} R_{11}$$

$$R_1 = \frac{3}{2} R_2$$

3) SOLUE FOR EACH 315 MODEL

	MODEL	\sim	R+L(n)	5,101	T. Les
4 sout -	300/500	11	153	255	383
4 مصيعا -> اع محميعا ->	302/400	דב	דנב	379	518

PRIVATE	X
---------	---

(ront)

FIGURE 13 PAW (3E) I/D EUS)


O OF SHEETS PERSET


PRINTED IN U.S.


. . . .

R.









PRIVATE X

FILURE 13

PULLUP R. (Rp) CALCULATION OF

SHE 21:

Ilo Bus)

MODEL	MAX (L Nass)	MAx C (p1)	MIN Joe (na)	MAX Izclad)	Rp(s.)	max toc(acc)	Remorti
382/100	NIA	NIA	~/A	N IA	NIA	11/12	-
382/200	NIA	NIA	NIA	NIA	NIA	NIA	-
				•	•	1	4 proph ; 20. 12 proph ; db. 13 proph ; db.
, "	14	600	40	.4	150	45	,561-

NOTES:

- (SOME OPEN COLLECTOR SIGNALS ARE LIMITE TO 1 INPUT LOAD PER PERSON. TAP, INSTEAD OF 2. LIKEWISE, THESE SAME SIGNALS ARE LIMITED TO 2 1/0 LOACS ON THE SYL BORKE TAP, INSTERE OF 3.
- 1 FIGURE 12 COMPUTES CAPILITANCE PER TAP WITH THE FOLLOWING FORMULA:

CTOTAL = (#6 proph tops) (C/p.top) + (1 sys.top)(C/s. + C boil place



TITLE CALCULATION OF RISE TIMES (tel)

BELL TELEPHONE LABORATOR

A. CAPACITANCE (MOX)

STS. BUARD TO 137	PERIPH.	IN CHAIN
ITEM	1 pf (e.a)	pf (tc+al)
· EOGE CONN.	3	5
. MLB MOUTING	34/-	9.6
MLB VAS	1 7	2.1
PERION IMPUT CUP!	5	10
		27.7

E. SIGNAL PROPAGATION OFLAY (MAX)

3. PERIPH. TO PERIPH.

PRIVATE X

	<u> </u>		
ISSUE	ENOR	TITLE DAISY-CHAIN PROPREATION	DELA
FIGURE 14	DRAWN 23	(362 Ilo Bus)	

TDELAY = TSYS-PI + (N-1). TPI-PS = 3.6+ (N-1) 8.7 سلاءو

PERIPHERAL IN CHAIN

382 MODEL	N (mor)	TORINT (NY W)	(MAX)
300	4	30	
400	12	100	

Notes:

1. CALCULATIONS WERE

a) LSZ40 TPYE DRIVER ON SYSTEM BOARD

dt = 0.1 rsedpt to. cop. < 50 pt

6) 74532 OR GATE ON EACH PERIPH.


dt = .09 NSn/pt for cop. < 100pf

PRIV	AIE	
ESUE		EHOR
 س	ML	24

		_
I	ENGR	I
ı	mag	l
ì	DRAWN	ı
ı	11/11/83	l

TITLE DAUT- CHAIN PROPALATION DELAY 1382

IELL TELEPHONE LABORA INCORPORATED	TORI
	SH
OF SHEETS PER SET	151



O Number of Peripheral	CONNECTORS VARIES ALLEGE -		
To 3B2 modil:	MODEL	No. P Conn. 5	
96 352 40262.	100	NIA NIA 12	
	> 0 0	NIA	
	300	4	
ATE 🔀	400	12	
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

PRIVATE IN FIGURE 15


3

TITLE THE EXPANSION


BELL TELEPHONE LABORATOI

OPTION BOARD 10/31/85

HOLE CHART					
LETTER	SIZE	QTY	PLATE		
UNMARKED	.038		P		
A	.128	1 -	P		
В	.156	,	N		



195 FAMILY TOPOLOGY 429/83



COMPONENT SIDE VIEW



			7
PPA221	086 953 085	PPA211	PRIVATE 🔀
PPA231	083 2 3084	PPA191	_
PPA181	082 = 081	GRD	
PPA201	079 = = 080	GRD	
PPA161	078 🗷 🗷 077	PPA171	
PPA151	075 5 5076	PPA141	
PPA131	074 🕿 🗷 073	GRD	
PPA121	071 3 3 072	GRD	
PPA111	070 🖀 🗷 069	PPA101	
PPA091	067 🗷 3 068	PPAO81	
PPA071	066 2 2065	GRD	
PPA061	063 🗷 🗷 064	VCC	
PPA051	062 5 5061	PPAO31	
PPA011	059 9 3 060	PPAO41	
PPA021	058 9 3057	GRD	
PRIWO	055 E E 056 C54 E E 053	GRD	المارية . المارية الد
PPA001	051 3 3052	PBACKØO PLØCKO	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PD141 PPASO	050 2 3049	GRD	
PD111	047 3 3048	GRD	
PBRQO	046 3 3045	PD091	
PD061	043 3 3044	PD151	reference of the second of the
PD131	042 3 3041	GRD	The information contained herein should not by discloss d to unauthorized persons. It is meant sed by for use by authorized persons.
PD041	039 2 3040		mation of the of
PD121	038 9 3037	GRD	\ E = 1
PD011	035 3 3036	PD101	die
PD081	034 🗷 3033	PDS00	<u> </u>
PSIZE1		GRD	# Total
PD071	030 3 3029	PIAKØOO	
PBUSYQ	027 🗷 🗷 028	PD051	
PD031	026 3 3025	GRD	
PIAKID		PD021	
PD001	022 2 3021	PIAKO10	
PIAKI1			
PDTACK			
PIAKIZ			
PFLTO	014 🗷 🗷 013		
VBKUP	011 55 35 012 0 010 35 35 009		
SYSRST	007 5 3008		
PCSO PINTOO			
V12N	003 3 3004		
PINT20		V12P	
1 111124		V 1 & 1	

COMPONENT SIDE VIEW OF BOARD

NOTE:0=ZERO C=CH