| bcc fiel. Phase | e 1.5 CPU Multiplier | prefix/class-number.revisio |
|-----------------|----------------------|---|
| checked C. Madu | authors Norm Cohler | approval date revision date |
| checked sin j | 000 | Specification |
| approved Thate | Coman L Colley | distribution pages Company Private 3 |

ABSTRACT and CONTENTS

This document specifies the phase 1.5 CPU multiplier.



Introduction

The multiplier operates in two modes: integer and floating point. Integer multiply (MUL) will take two 24-bit positive number from the X bus and return a 48-bit positive product on the Y bus, according to the scratchpad addresses described below. Floating multiply (FMP) will take two 24-bit words and two 12-bit words from the X bus and return a 72-bit product on the Y bus, according to the scratchpad addresses below. This 72-bit product will be right shifted 1 bit from the correct answer and a Ø inserted into the sign bit.

Integer Multiply Description (MUL)

The A register will be placed on the X bus directly $(g A_{23} \rightarrow g X_{23})$ and scratchpad address 40_8 will load X into the multiplier register $(g NE_{23})$ and preset the multiply counter to 24 decimal. Then (100) nsec later) the B register will be placed on the X bus directly $(g B_{23} \rightarrow g X_{23})$ and scratchpad address 43_8 will load X into the multiplicand register $(g IC_{23})$ and set the AUGO flip flop. Once AUGO is set, any attempts by the EU to read from or write into any multiply register will cause the EU clock to stop until AUGO is reset automatically at the conclusion of the operation. The result will appear in the correct bit position (i.e., $(2B7)^2 = 4B14$) in the product register $(g NE_{11})$, and is obtainable on



the Y bus by giving two successive scratchpad addresses: $^{44}8~(^{9}N_{23} \rightarrow ^{9}N_{23})$ and $^{45}8~(^{24}N_{35}, ^{9}N_{11} \rightarrow ^{9}N_{23})$. The actual time for the multiplication is 24 200 nsec cycles. Each 24-bit load or read takes 100 nsec.

Floating Multiply Description (FMP)

The magnitude of the accumulator mantissa will be placed on the X bus $(_1^A_{23}, B_\emptyset \rightarrow {_\emptyset}^X_{23})$ and loaded into the multiplier register (ME_{23}) , upon setting the scratchpad address to $4\phi_{\Omega}$. The remaining portion of the accumulator mantissa will be placed on the X bus $({}_{1}B_{12} \rightarrow {}_{0}X_{11})$ and loaded into the multiplier register ($_{24}^{\rm NE}_{35}$), upon setting the scratchpad address to 41 . Scratchpad address 41 will preset the multiply counter to 37 decimal. Next the bottom part of the operand mantissa will be placed on the X bus $({}_{1}\mathcal{E}_{12} \xrightarrow{\bullet} \mathcal{B}^{X}_{11})$ and loaded into the multiplicand register ($_{24}^{\rm IC}_{35}^{\rm }$), upon setting the scratchpad address to 42_{Ω} . Finally, the top portion of the magnitude of the operand mantissa will be placed on the X bus $(1^4, 23, \beta_0 \rightarrow 0^{X_{23}})$ and loaded into the multiplicand register (g^{IC}_{23}), upon setting the scratchpad address to 43_{8} . Scratchpad address 43_{8} also sets the AUGO flip flop, as in MUL, and will cause the stopping of the EU clock if the EU tries to load or read any multiply register before the operation is complete. The 72-bit product will be automatically right shifted one bit (before resetting AUGO) in order to provide the proper placement of bits for the EU



floating point format. For example, $|4\text{Bll}|^2 = +1\text{B23}$. A zero will be inserted into the topmost bit of the product, so that only 71 bits of valid product are held in 0^{N}_{35} and 0^{NE}_{35} at the conclusion of FMP. The results are read into the EU by setting the scratchpad addresses as follows:

44
8 ($g^{N}_{23} \rightarrow g^{Y}_{23}$), 45 8 ($_{24}^{N}_{35}$, $g^{NE}_{11} \rightarrow g^{Y}_{23}$), 46 8 ($_{12}^{NE}_{35} \rightarrow g^{Y}_{23}$).

The actual time for the multiplication is 37 200 nsec cycles. Each 24-bit load or read takes 100 nsec.

Summary

| SSP Address (octal) | | <u>Effect</u> |
|-----------------------|-----------------|--|
| | 4ø | $g^{X}_{23} \rightarrow g^{NE}_{23}$, 24 \rightarrow MPCT |
| Needed only in FMP | ∫ ⁴¹ | \emptyset^{X} 11 \rightarrow 24 ^{NE} 35, 37 \rightarrow MPCT |
| | 42 | \emptyset^{X} 11 \rightarrow 24 IC 35 |
| | 43 | $g^{X}_{23} \rightarrow g^{IC}_{23}$, Set AUGO |
| | 44 | $\emptyset^{N}_{23} \xrightarrow{\phi} \emptyset^{Y}_{23}$ |
| | 45 | $24^{\mathrm{N}}35$, $\emptyset^{\mathrm{NE}}11 \xrightarrow{\bullet} \emptyset^{\mathrm{Y}}23$ |
| | 46 | $12^{\text{NE}}35 \stackrel{\rightarrow}{\phi} \text{g}^{\text{Y}}23$ |

Any address $4\emptyset-47$ will stop EU clock if AUGO is set.