	title		prefix/class-number.revision
DCC	MICRO	PROCESSOR TEST PROGRAM	MPT/W- 44
checked	W 50	authors	approval date revision date
checked		Dieter A. Susset	classification Working Paper
approved (V)	rate	Tuter Sunet	distribution pages Company Private 60

ABSTRACT and CONTENTS

This document tries to give a guideline through the basic test procedure of the Microprocessor. It is written in a way that someone with little knowledge in the operations of computers and of programming will be able to understand what is going on. Tables of signals and pin locations are intended to help enable someone to perform the test without having to collect the necessary information from different documents.

This document is organized in the order of the instruction addresses of the test program itself.

GENERAL INFORMATION	1-9,54
PRELIMINARY TESTS	10
I-REGISTER TESTS	11-19
TESTS OF BUSES AND MQZ-REGISTERS	19-25
TESTS OF HOLDING REGISTERS AND CYCLER	 26-35
BRANCH CONDITION TESTS	36-42
MEMORY TEST	43 -47
TEST OF CALL	4 8 -4 9
SCRATCH PAD TEST	50-51
TESTS OF CYCLE BY Z	52- 53
APPENDIX	55-60

GENERAL INFORMATION

a) Sequence of Execution in the MICROPROCESSOR:

At one time the outputs of the O-Register (OR), the Read Only Memory (ROM) and the I-Register (IR) will make the following signals available.

OR :ADDRESS of next instruction to be executed ROM:ROM-word addressed by OR

IR : ROM-word presently executed

- 1) In a "normal instruction" OR is incremented by 1.
- 2) An "unsuccessful branch" (GOTO with the branch condition not existing) acts like a normal instruction.
- 3) A "successful branch" (GOTO with the branch condition existing) means the OR is reloaded with the address of the instruction to be branched to, during the present instruction, at the end of the first machine cycle and the loading of IR is inhibited.
- 4) A "deferred branch" (DGOTO) means that the address of the instruction to be branched is loaded into OR at the end of the present instruction. This means the next instruction will still be executed and determines fully the continuation of the program.
- 5) A TAX causes State A to be 2 cycles long by making SC true for 100ns.

bcc

b) Program Loop Diagram:

Shows the sequence in which instructions are executed or fetched during a certain program loop.


In the following, these diagrams always have a common format and common symbolism which is used.

Format: 1 square = 1 machine cycle $|\leftrightarrow|$

Symbols: E = EXECUTE = time during which the instruction is executed.

Number: ADDRESS of instruction

EXAMPLE:



NOTE: See a) also!

7		,		
1				
	\Box			
ı		V	V	

p/c-n.r	page
MPT/W-44	3

Actually, EXECUTE and FETCH is slightly shifted, since the O-Register is loaded at the END of the instruction.

It would look like this:


NOTE

Fetch is used to trigger the scope!

p/c-n.r	page
MPT/W- 44	4

c) Address (output from O-Register)

Trigger on "1546" or Trigger on fetch of address



For signal pins see table on page 6

also, Trigger on "Ø" means:

XSØ' - YSØ' - CSØ'

NOTE: To trigger use 4-input trigger box in "NOR" position (light off) - TRIGGER on "+"!

1		
L		
D		
U	V	V


P/c-n.rMPT/W-44

page 5

d) Check of Address:

trigger on XS2'

YSØ'



EXAMPLE

for check of

instruction loop

(see page #6 for

pin locations)

CSØ'



1	p/c-n.r	page
	MPT/W- 44	6

TABLE OF PIN LOCATIONS

Signal Card #		Pin #	Signal	Card #	Pin #
I CLOCK A					
CS Ø' B25		2	xs ø'	В25	15
cs l'	в24	2	xs l'	В25	13
CS 2'	B23	2	XS 2'	В25	11
CS 3'	B22	2 .	XS 3'	B25	9
CS 4'	B21	2	XS 4'	в25	7
CS 5'	B2Ø	2	XS 5'	В25	5
CS 6'	B19	2	xs 6'	в25	3
CS 7'	B18	2	xs 7'	B25	1
cs10	B11	2	YS Ø'	в25	18
csll'	B1Ø	2	YS 1'	B25	16
CS12'	В 9	2	YS 2'	в25	14
CS13'	в 8	2	YS 3'	B25	12
CS14'	В 7	2	YS 4'	B25	1Ø
CS15'	в 6	2	YS 5'	B25	8
CS16'	B 5	2	YS 6'	B25	6
CS17'	в 4	2	YS 7'	B25	4
I CLOCK	<u>B</u>	·			
cs ø'	B33	2		adam tanahan da karangan d	
CS 1'	В32	2		· ·	
CS 2"	B31	2	Size (special)		
CS 3'	взø	2	And the second s		
CS 4'	B29	2	er or services		
CS 5'	B28	2	cslø'	В3	2
cs 6'	B27	2	csll'	В2	2
CS 7'	в26	2	CS12'	Bl	2

NOTE: I CLOCK A: ADDRESS OB to 1777B

I CLOCK B:ADDRESS 2000B to 3277B

XS-, YS - SIGNALS: Check also cards B3, B11, B26. Pins are the same as on B25.

MPT/W- 44



e) <u>Numbers</u>:

$$26B = 26_8 = 10 110_2$$
 octal octal binary

$$2B6 = 2 \underbrace{000000}_{6} B = 20000000_{8}$$

24 BIT REGISTERS: Most significant bit = BIT(\emptyset) = Sign BIT

 $Bit(\emptyset) = \emptyset \Rightarrow positive number$

 $Bit(\emptyset) = 1 \rightarrow negative number$

OB to $3777777B \rightarrow positive numbers$

7777777B to $40000000B \rightarrow \text{negative numbers}$ (-1B to -4000000B)

8

f) CONVENTIONS FOR LOGIC BLOCK DIAGRAMMING


PROCESSING FUNCTION (or assignment)


DECISION FUNCTION (according to a specified condition)

INPUT OR OUTPUT FUNCTION (or initialization)

SUBROUTINE FUNCTION (Call)

ENTRY OR EXIT (to or from other pages or parts of the program)





 $A \checkmark B = A \leftarrow B = Load "B" into "A"$ VCY = VCYP

h) Two cycle instructions

TAX makes STATEA two cycles long.

(no diode in ROM bit 86)

causes inhibit of the register clocks during STATEA and a transition into STATEB.

Note: All "VCY" notations in MICRO CODE mean really "VCYP", one diode in ROM bit 86.

bcc	

p/c-n.r	page		
MPT/W- 44	9		

i.) Signal Levels:

On all signals, high
$$\geq 2.4V$$
 trouble if different!

All timing is measured at the 1.5V threshold point!

Preliminary Tests

- a) Before starting the Microprocessor Test Program, make sure the test ROM board was tested and all bits switch within the specified limits. In case of an untested test ROM board the board has to be tested according to the "Microprocessor ROM Acceptance Procedure". Memo from Chuck Thacker, January 12, 1970.
- b) Without a ROM board check whether the O-Register is properly incrementing in two-cycle steps. Check XS, YS, and CS pins. See page 6 for pin locations.

p/c-n.r

page


MPT/W-44

11

TEST OF ATTENTION LATCH #1, ROM BITS & I-REGISTER BITS

FLOW CHART

REMARKS



SET

LOAD I-REGISTER

(see table #1)

LOAD I-REGISTER

(see table #2)

LOAD I-REGISTER

RESET CENT. MEM.R

(see table #3)

DGOTO 1

, no

1:

2:

3:

START

Switch power on or push RESET.

INITIAL WAIT LOOP

GOTO Ø IF NOT SET:

Refers to ATTENTION LATCH #1.

Pushing ADVANCE BUTTON will set the latch and step program to next instruction.

TEST OF #1 BITS

GOTO 4 IF SET:

(See instruction " \emptyset ") Goes to test 2 if set.

Bits according to table #1 are loaded into I-REGISTER.

TEST OF #2 BITS

Bits according to table #2 are loaded into I-REGISTER. DGOTO 1 loads 1 into O-REGISTER at the end of the instruction.

TEST OF #3 BITS

Bits according to table #3 are loaded into I-REGISTER. RESET CENTRAL MEMORY REQUEST is set.

TEST OF #4 BITS (C-FIELD)

Load M with "-1B" from Y and C.


Load Z with "-1B" from X and C. Bool boxes are set to OR

BL', BR' show "Ø"

Load M with "0" from Y and C. Load Z and Q with "0" from X and C. PIN is set.

BL', BR' show "-1B"

Test finished ? (push ADVANCE button)




Tl:0: Tests whether ATTENTION LATCH #1 is reset: *)

After switching power on or pushing the RESET button on the Microprocessor, the latch should be reset and the program should loop in instruction \emptyset .

EXECUTE: E Ø FETCH: F 1 Ø

trigger on XSØ'

YSØ'



K2' 1 K2A': A5-69 (~20ns)

ROMST' 0 ROMST': A5-107 (~15ns)

Check levels of RESET: A1-78 & RESET':A1-76 and ADVNO:A9-62 & ADVNC:A9-61 while pushing RESET and ADVANCE buttons.

If OK, push the ADVANCE-button on the Microprocessor to step to the next instruction (the trigger should disappear now).

NOTE: In the following tests always first check the ADDRESS according to the PROGRAM LOOP DIAGRAM to make sure the program is in the right loop. (See page 5).

*) BOARDS REQUIRED:

OOS-REGISTER, LOCAL CONTROL, CONTROL LOGIC, BRANCH CONDITION, I-REGISTERS.

JUMPER from Al0-75 to Al0-86.

Tie Al0-93 with 150 \triangle RESISTOR to +5V



Test Speed 10.5 MHZ

1, 2, 3: & T2:4, 5: Test of I-Registers and X- and Y- Bus.

(See also pages 14 to 19).

1) With test ROM board in slot B25: Check I REGISTER CLOCKS
(BANKA)
Perform test a) on RAØ-pins and I3 CLOCKA'

Perform test b)

push ADVANCE

Perform test c) on RAØ-pins and I3 CLOCKA'

Perform test d)

2) With test ROM-board in slot B33 and B-SELECT (A7-38)

grounded: Check I REGISTER CLOCKS (BANKB)

Perform test a) on RBØ-pins and I3 CLOCKB'

Perform test b)

push ADVANCE

Perform test c) on RBØ-pins and I3 CLOCKB'

Perform test d)

3) With test ROM board in slot Bll and CSlØ' (All-116)

taped and (B11-2) grounded:

Perform test a) on RA1-pins and I3 CLOCKA'

Perform test b)

push ADVANCE

Perform test c) on RA1-pins and I3 CLOCKA'

Perform test d)

4) (See page 19)

bcc

P/c-n.r MPT/W- 44 14

BIT $\# \rightarrow X$ CLOCK $\rightarrow X$ $3 \leftarrow \text{BIT } \# 4$ $\leftarrow \text{K3}$

OUTPUT

}C-FIELD

1 ,	INPUT	PIN	#							PIN #	T.
RAØ	RAL	RBØ	RB1	В12	B13	В14	В15	l в16	В17	True	False
5	6	7	8	1 2	1 2	2 3	2 3	X	1 3	4	3
11	12	13	14	1 2	1 2	1 2	1 2	1 2	1 2	10	9
19	20	21	22	3 3	3 3	3	3	3 3	3	18	17
25	26	27	28	3 2	3 2	3 2	3	3 3	3	24	23
33	34	35	36	3	3 2	3 2	2 2	2 2	2 2	32	31
39	40	41	42	3 2	3 2	3 2	3	3 3	2 2	38	37
47	48	49	50	1 3	X	3 2	3 2	1 2	3 2	46	45
75	76	77	78	1 3	1 3	1 2	3	1 3	1 3	73	74
81	82	83	84	3	3	3	3	4 3	3	79	80
89	90	91	92	4 3	3	3	3	3	3	87	88
95	96	97	98	3	3	3	3	4 3	3	93	94
103	104	105	106	3	3	3	3	3	3	101	102
109	110	111	112	3	3 3	1 3	3	3 3	2 3	107	108
117	118	119	120	1 3	3	3	3	3	3 3	115	116
123	124	125	126	1 2	3 2	1 2	1 2	1 2	2 2	121	122
					1						

*C-FIELD: tested after pushing of ADVANCE


Note: TAX and VCYP cause a one cycle delay and are tested later.

*

page 15

a) Test of I-Register inputs

trigger on XS2 YSØ




Check all bits for right timing according to picture (up and down going edges must switch within 70ns period). Check levels $(0.4V,\ 2.4V)$

b) Test of I-Register Outputs

E 1 2 3 F 2 3 1

trigger on XS2 YSØ

picture for true outputs!



Set scope to 9 divisions for full loop of XS2'.

Compare relationship of K2 clocked signals and K3 clocked signals to XS2'. (K3 bits are delayed & switch later.)

Check levels on true and false outputs.

p/c-n.r	
MPT/W-4	4

page


/W- 44

bcc

c) Test of I-Register inputs (C-Field)

This test loads alternately -1B (all ones) and \emptyset from the C-field onto the X-bus to the M-Register and onto the Y-bus to the Z-Register. This checks X-Bus, Y-Bus and proper loading of the M- and Z-Registers. $Q = \emptyset$ at all times. The bool boxes are set to M or Q, Z or Q. PIN is set.

Probe #2 on Input Pin according to test and to table 4.




Check all bits for right timing according to picture (up and down going edges must switch within 70ns period).

d) <u>Test of I-Register Outputs (C-Field)</u>

E 4 5 F 5 4 6

trigger on XS5, YSØ



Set scope to 9 divisions for full loop of XS5!

Check relationship between XS5' signal and output signals according to picture. Check signal levels.



4) With test ROM board in slot B3 and CS10' (All-116) taped and (Bl1-2) and B-SELECT (A7-38) grounded:

Perform test a) on RB1-pins and I3 CLOCKB'

Perform test b)

push ADVANCE

Perform test c) on RB1-pins and I3 CLOCKB'

Perform test d)

Note: RAØ... signals connected to boards B18 to B25

RA1...

B04 to B11

RBØ...

B26 to B33

RB1...

B01 to B03

5*) Test of X- and Y- Bus:

With test ROM board in slot B25 and taped and grounded pins put back to normal:

 $E \mid 4 \mid 5 \mid$ trigger on XS5, YSØ $F \mid 5 \mid 6 \mid 4 \mid$


Check signals and signal level according to picture below.

For pin locations see table on page 21.

*) ADDITIONAL BOARDS REQUIRED:

MQZ - REGISTERS, ADDERS, HOLDING REGISTERS, SPECIAL FUNCTION, MEMORY INTERFACE, REQUEST STROBE.


All other boards if available. Remove jumpers from AlO before board is plugged in.



bcc

p/c-	n.r	
	MPT/W-	44

page 21



If OK, step to next test.

p/c-n.r

page 22

MPT/W-44

. 4								£_	-	
	RØ CARD A3	50 51 52	53 55 55	56 57 58	59 60 61	622 643	65 66 67	68 69 70	71 72 73	
	Z CARD A28	υжь	7 9 11	13 15 17	19 21 23	25 29 29	31 33 35	37 39 41	4 4 5 7 4 7	
BIT NUMBERS	M CARD A3	377	400	V 88 6	10 11 12	11.1 14.1	16	19 20 21	22 23 24	CT: A7-38
욘	BR' CARD 💪	A23-114 " -102 " - 90	78 54 42	" - 30 " - 18 A18-114	" -102 " - 90 " - 78	54 42 30	" - 18 A12-114 " -102	90	42 30 18	BSELE
RELATIONSHIPS	BL' CARD A9	33 T	33.55 39.75	30 32 34	38 38 40	41 42 43	44 45 46	47 48 49	50 51 52	28
TABLE OF F	Y CARD A10	58 108 96	84 61 48	36 43 120	109 97 85	62 37	28 121 107	9 5 83 60	55 56 57	SC; A4 -
	X CARD A9	15 16 17	18 19 20	21 22 23	24 25 26	7 N N	12 14	4 0 8	10 11 13	- 69
	DIGIT (OCTAL)	4B7 2B7 1B7	4B6 2B6 1B6	4B5 2B5 1B5	4B4 2B4 1B4	4B3 2B3 1B3	4B2 2B2 1B2	4Bl 2Bl 1Bl	4 B 1 B 1 B	BRANCH': A9
	BIT#	718	w 4 гл	9 / 8	10 11	112	15 16 17	7 7 8 8	21 22 23	BRi

TEST OF M-,Q-,Z-REGISTER & BOOL BOX

LABEL	ADDRESS	FLOWCHART	REMARKS
		from 5 Page 11	TEST 1 of M-,Q-,Z- REGISTERS AND M or Q, Z or Q BOOL BOX
Т3	6	$ \begin{array}{c cccc} Z \leftarrow Q \leftarrow Y \leftarrow C \leftarrow -1 B \\ M \leftarrow X \leftarrow C \leftarrow -1 B \\ M & or Q, Z & or Q \end{array} $	M-, Z- REGISTERS are loaded with "-1B". BL', BR' show "Ø".
	7	Z < Y < C < Ø M < X < C < Ø M or Q, Z or Q POT	M-, Z- REGISTERS are loaded with "Ø". BL', BR' show "-1B" POT is on.
		yes no	test o.k.? push ADVANCE
т4	1ø	Q \ R \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	TEST 2 of M-,Q-,Z- REGISTERS and M or Q, Z or Q BOOL BOX Q, RØ are loaded with Ø BL' & BR' pins show "-1B" RØ pins show
	11	M CQ CZ CY C C - 1B RØ CY C C - 1B M or Q, Z, or Q ALERT SET no	"Ø" M-, Q-, Z- & RØ- REGISTERS are loaded with -1B BL' & BR' pins show "Ø". RØ pins show "-1B', ALERT is on.
		? yes	test o.k.? push ADVANCE
		to Page 26	


T	_	^	-
D	C	C	

p/c-n.r	page
MPT/W-44	24

YSØ'

T3: 6 & 7: TEST 1 of M.Q.Z. REGISTER

This test loads alternately -1B and \emptyset B into the M- and Z-Registers, while the Q Register is always loaded with -1B. The bool boxes are set to M or Q' (BL = 5B) and Z or Q' (BR = 5B). Since Q = -1B, Q' = \emptyset B therefore M' is displayed on the BL' pins, Z' is displayed on BR' pins. Also the SPECIAL FUNCTION "POT" (MS = 15B) is set. Note that the registers are loaded at the end of the instruction. For pin locations other than given, see table on page 21.




If O.K. step to next test.

T4: 10 & 11: TEST 2 of M.Q.Z. REGISTER

trigger on XS1' YS1'

This test loads alternately $\emptyset B$ and -1B into the Q- and R \emptyset - Registers, while the M- and Z- Registers are always loaded with -1B.

The bool boxes are set to M' or Q (BL = 3B) and Z' or Q (BR = 3B). Since M = -1B and Z = -1B therefore M' = \emptyset and Z' = \emptyset and Q' is displayed on the BL' and BR' pins. Also the SPECIAL FUNCTION "ALERT" (MS = 14B) is set.



If O.K. step to next test

TEST OF HOLDING REGISTER & LEFT CYCLING

LABEL	ADDRESS	FLOWCHART	REMARKS
Т5	12	from page 23 Q <x<ø bl="17B," br="17B" q<x<-1b<="" rø<rø+1="" td=""><td>M = -1B, Z = -1B from last test Test of Bool Box & Increment of RØ Q is loaded with Ø from "C" & "X". RØ is incremented on "Y". Bool Boxes are set to M' or Q', Z' or Q' BL' & BR' pins show Q.</td></x<ø>	M = -1B, Z = -1B from last test Test of Bool Box & Increment of RØ Q is loaded with Ø from "C" & "X". RØ is incremented on "Y". Bool Boxes are set to M' or Q', Z' or Q' BL' & BR' pins show Q.
	13	BL=17B, BR=17B	Q is loaded with -lB from "C" & "X". Bool Boxes are set to M' or Q', Z' or Q'. BL' & BR' pins show Q.
т6	14	↓ M←Rl+l BL=ØB, BR=1ØB	Z= -lB, Q= -lB from last test
	15	R1+M BL=4B, BR=10B	Test of Bool Box & Increment of Rl Right Bool Box is set to "Ø". Rl is incremented & loaded into "M". All BR' pins show "l'. Rl is loaded from M through the ADDER
т7	16	M+Z+R2+R2+1 MLCY1 set no yes	Test of R2 & Cycle by 1 R2 is incremented and loaded into R2, Z, & M. BL is left cycled by 1 onto the X-Bus.
Т8	17	M+R3+R3+1 MLCY2 set no yes yes	Test of R3 & Cycle by 2 R3 is incremented and loaded into R3 & M and left cycled by 2.
-		to page 27 (19:30	

page 27

	<u>T</u> E	ST OF HOLDING REGISTER & 1	LEFT CYCLING
LABEL	ADDRESS	FLOWCHART	REMARKS
Т9	2ø	from page 26	Test of R4 & cycle by3 R4 is incremented and loaded into R4 & M. M is left cycled by 3 onto the X-Bus. Test of R5 & cycle by
TlØ	21	MLCY4 no SET	4 Test as before.
Tll	22	yes M <r6<r6+1 MLCY8 no SET yes</r6<r6+1 	Test of R6 & Cycle by 8 Test as before.
т12	23	Q+R6+R6+1 QLCY12 Nes	Test of R6 & Cycle by 12 Test as before but Q-Register is used now.
T13	24	Q+R6+R6+l QLCY16 SET	Test of R6 & Cycle by 16 Test as before.
T14	25	Q <r6<r=+1 QLCY20</r6<r=+1 	Test of R6 & Cycle by 20 Test as before.
		to page 36	

-		
•		_
17		•
-	•	•

p/c-n.r


page 28

MPT/W-44

T5: 12 & 13: Test of Bool Box & RØ

trigger on XS3, YS1


Q is alternately loaded with " \emptyset " and "-1B". M and Z are "-1B" from previous test. The Bool Boxes are set to M' or Q', Z' or Q'. M = -1B therefore $M' = \emptyset$, Z = -1B therefore $Z' = \emptyset$ and Q is displayed on the BL; and BR; pins. RØ is incremented by 1.



TYW: A4-109 LRØ: A5-26



TYW': A20-003 THY': A25-113 IHR': A25-112 LRØ': A4-110



GRØ(Ø)'

ROØ CLOCK': A25-50

Check of increment RØ: (Times not in machine cycles) trigger on RØ(Ø) * "+" (see page 24) RØ(Ø)0 1 1 RØ(1) 0 1 4



p/c-n.r	page
MPT/W-44	29

Going from $R\emptyset(\emptyset)$ toward $R\emptyset(23)$, the frequency must double from bit to bit. The $GR\emptyset'$ signals must be the inversed of the $R\emptyset$ signals.

	A25		A20		A14
GRØ(Ø)'	122	GRØ(8)'	122	GRØ(16)'	122
GRØ(1)'	98	GRØ(9)'	98	GRØ(17)'	98
GRØ(2)'	88	GRØ(1Ø)'	88	GRØ(18)'	88
GRØ(3)'	86	GRØ(11)'	86	GRØ(19)'	86
GRØ(4)'	62	GRØ(12)'	62	GRØ(20)'	62
GRØ(5)'	37	GRØ(13)'	37	GRØ(21)'	37
GRØ(6)'	02	GRØ(14)'	02	GRØ(22)'	02
GRØ (7)	27	GRØ(15)'	27	GRØ(23)'	27

*NOTE: For better observation move probe and trigger from $R \emptyset \, (\emptyset) \ \, \text{to } R \emptyset \, (1) \ \, \text{to} \cdots \text{until the scope picture improves.}$

Check carries (0.4V/2.4V) on A25 pins 1,4,6,8,58,111

time in machine cycles
trigger on 1
"int." "-"

30


MPT/W-44

T6: 14 & 15: Test of Bool Box & R1

trigger on XS 5, YS 1

Z and Q are - lB from previous test. The right bool box is set to " \emptyset " and therefore all <u>BR' pins show</u> always "l".


Rl is incremented and stored into M from where it is loaded into Rl.







R1 CLOCK'





BL1 : A23 - 10 LRN2 : A 5 - 12 RRN2': A25 - 68

TXW : A 4 -113 TAX : A 5 - 73 LMYA': A 4 - 04


R1 CLOCK': A25 - 64

STOPB'



STOPB': A4 - 24

I2 CLOCKA



I2 CLOCKA2': A5 - 110
I2 CLOCKA3': A5 - 112


I2 CL




I2 CL : A10 - 77

DCC

p/c-n.r	page
MPT/W- 44	31







Tests T 7:16: to T 14:25: Tests of Holding Register and Cycler.


This test checks Holding Register and Cycler, but also Bool Box and M.Q.Z. Registers. The different Holding Registers are incremented and loaded either into the Q- or M Register. The contents of M or Q are fed through the Bool Box and cycled onto the X-Bus.


trigger on $y(\emptyset)$ "+"

TEST	ST A B ys			xs	(MSB) MOST SIGNI- FICANT BIT	(LSB) LEAST SIGNI- FICANT BIT	RE- GISTERS USED
7 8 9 10 11 12 13	16 17 20 21 22 23 24 25	17 20 21 22 23 24 25 26	1 2 2 2 2 2 2 2 2	7 0 1 2 3 4 5 6	X (23) X (22) X (21) X (20) X (16) X (12) X (8) X (4)	X (22) X (21) X (20) X (19) X (15) X (11) X (7) X (3)	M,Z, R2 M, R3 M, R4 M, R5 M, R6 Q, R6 Q, R6 Q, R6

Counting toward double frequency

X (MSB), X (MSB+1), ... X(23), X(\emptyset), ... X (LSB-1), X (LSB)








P/c-n.rMPT/W-44

page 35



Going from $y(\emptyset)$, $BL(\emptyset)$ ', X(MSB) toward y(23), BL(23)', X(LSB), the frequency must double from bit to bit.

R2CLOCK to R6CLOCK according to register used



Check the following signals for levels.

LCY01B'	TEST	7	8 `	9	10	11	12	13	14	
LCY20B'	LCYXB'	1	2	3	4	8	12	16	20	
	A19	117	123	125	124	12	16	11	13	
	Tost		7	9			•			

 Test
 7
 9

 RRNØ:
 A20-69
 0
 1

 RRNØ':
 A20-75
 1
 0

 RRN1:
 A20-72
 1
 0

RRN1': A20-70 0 1

LRNØ: A5-2 0 1 LRNØ': A5-8 1 0 LRN1: A5-4 1 0

LRN1':

A5-1Ø


0


1

bcc

p/c-n.r page MPT/W-44 36


BRANCH CONDITION TEST LABEL **ADDRESS** FLOWCHART REMARKS from page 27 T14): 25 Load M-Register with "lB" $M \leftarrow 1$ T15 26 yes SET no Load X-Bus with X**←**C**←**Ø "Ø" 27 δι yes x≠ø test not branch on X*≠Ø no X**←**C**←**Ø Load X-Bus with "ø" & 30 yes test not branch $X < \emptyset$ on $X*<\emptyset$ $X\leftarrow C\leftarrow\emptyset$ Load X-Bus with "ø" & 31 yes test branch on $X=\emptyset$ $X*=\emptyset$ no GOTO 26B Not executed if 32 test succeeds *for CPU: Z=Ø from previous test. Branches on Z instead on X. to 37 Page





p/c-n.r MPT/W-44 page 39

TEST OF BRANCH CONDITION & INCREMENT OF Z




MPT/W-44

T 15: to T 18:, 26: to 47: BRANCH CONDITION TEST

This test tests different branch conditions for branch and not - branch. The program loop through which the program runs determines the successful completion of the test.

T 15: trigger on xs 7, ys 2



loop for successful test. 33 should not be fetched!

: A 5 -


1

38

TCX': A24 -

VCY'

: A 9 - 124 MC2 LOC : Al3 -6 X(23): A 4 -11 вLØ : A 4 -96 LMX : A 4 -5 1 B(9): All -LOC' : A13 -21 BLØ' : A23 -1 BRØ' 2 : A23 -LMX': A 5 -17 VCY : A 5 -40 MC2' : A 9 - 125FLUSH: A24 - 112






p/c-n.r MPT/W-44

Page 41

T16: trigger on XS4, YS3




loop for successful test
37 should not be fetched:





A23-69

T17: trigger on XSO, YS4











T18: trigger on XS7, YS4






BR3: A23-4



p/c-n.r page MPT/W-44 42



going from $Z(\emptyset)$ toward Z(23) the frequency must double from bit to bit.

Note: To improve scope picture, change probe and trigger from $Z(\emptyset)$ toward Z(23) until picture is stable!


Z(XX)' on A28 should be checked, however, may not be terminated now. Also, the carrys from the adder will be checked now. Check for termination (no ringing) and levels. Note the carrys from the most significant bit are not used except in the CPU and hence won't be terminated.

	A24,A19,A13
C(0,8,16)A	114
C(0,8,16)B	066
C(0,8,16)C'	070
C(0,8,16)D'	118
C(0,8,16)E	068
C(0,8,16)F'	072

p/c-n.r

MPT/W-44

page 43





T20 A/B: 51 to 55 and 60 to 65: MEMORY TEST

This is the first actual program that is more than a simple instruction loop and is intended to test all memory locations.

51: Initialization: RØ = Memory Address Register, Z computes GOTO.

2B6 is loaded into Z and RØ. This sets Z(22) & Z(23) to "Ø" and sets RØ(4) to "1". Z(22) & Z(23) determine the loop through which the program goes and RØ(4) addresses the private memory.

52: Increment of RØ and loading of address reference:

2040001B is the highest private memory address +1. Since RØ is incremented at the beginning of the loop, the program must branch and reinitialize for new loop when the address register contains 2040001B.

Increment RØ (Memory Address) to address next location and load M with new contents of RØ.

53: Address compare and setting of mask:

Compare RØ with 2040001B and branch to reinitialization (55B) when both are the same.

Set mask in Q to mask up all bits but Z(22) & Z(23).

54: Computed GOTO:

Merge 60B from C-field with Z(22) & Z(23) and branch to this computed location (the O-Register is loaded with the computed address from the X-Bus).

55: Reinitialization for new loop:

Increment Z and reset RØ to "2B6".



60: Store RØ':

Invert $M = R\emptyset$ and store the new contents into the memory location addressed by $R\emptyset$, and go to increment of $R\emptyset$ (52B).

61: Invert $M = R\emptyset$ and go to fetch from memory (63B).

62: Store RØ:

Store $M = R\emptyset$ into the memory location addressed by $R\emptyset$.

63: Fetch from memory, DGO:

Load $M = R\emptyset$ or $M = R\emptyset$, depending on loop, into Q. Fetch the content of the memory location addressed by $R\emptyset$ and load it into M. DGO to 52B (the 0-Register is loaded with 52B from the B-field).

64: Data compare:

MEORQ compares the reference data in Q with the data in M fetched from memory.


If the data is not the same, the program branches to error loop (65B) (the 0-Register is reloaded with 65B and the DGO from instruction 63B is over-written.


65: Error loop:

The instruction branches to itself until ADVANCE is pressed. Q is loaded into Z to make the data available at the output pins.

Test: Check whether Z(23) is incrementing at >50ms/cycles to see whether the test is running at all.


Check the program loops.







p/c-n.r page MPT/W-44 48




p/c-n.r page MPT/W- 44

49

XXX: 56, 57: Test of CALL & Return

This test tests the OS-Register and the signals involved in calling subroutine.



TOSY: A07-27

MCONT1

GOS (19) ':A014-85 GOS (18) ':A014-97

LZY':A5-23 TOSY': A11-22 MCONT1: A05-55

 $Y(19):A1\emptyset-83$ $Y(18):A1\emptyset-95$

A11-13

A11-07


GOS
$$(\emptyset\emptyset)$$
' - GOS (17) ' >2.4 V GOS $(2\emptyset)$ ' - GOS (23) ' $>$


 $Y(\emptyset\emptyset) - Y(17)$ $Y(2\emptyset) - Y(23)$



p/c-n.r page MPT/W- 44 50

SCRATCHPAD TEST





p/c-n.r page MPT/W-4452 REMARKS LABEL ADDRESS FLOWCHART *ADVANCE must be from page 50 pushed to step to T21**3**66 the next left cycle: $Z = \emptyset$ from last test. MLCL Z $M \leftarrow R4 \leftarrow R4 + 1$ Test of LCLZ R4 is incremented 72 T22 and loaded into M. M is left cycled according to Z(22) no SET O is loaded with 4B yes, to be compared against $M \leftarrow Z \leftarrow Z + 1$ 73 Q←4B DGOTO 72B DGO to 72B Branch to 75B when z = 4B. no 74 MEORQ=0 Test of LCHZ M LCH Z R4 is incremented $M \leftarrow R4 \leftarrow R4 + 1$ and loaded into M. M is left cycled 75 according to Z(19), Z(20), and Z(21)no SET increment of Z by $M \leftarrow Z \leftarrow Z + Q$ Q**←44** B 4. Q is loaded with 44B to be DGOTO 75B compared against Z. <u>DGO to 75B.</u> Branch to ØB when no MEORQ=0 Z = 44B. 77 yes Reload Q with 4B Q**←4**B to be added to Z. End of Test. Program branches Tl 0 END

of TEST

back to beginning.



T22: 72 to 77: Test of Left Cycle by Z.

This tests test Left Cycle by the high order bits of Z [Z(19), Z(20) & Z(21)] and by the low order bits of Z[Z(22) & Z(23)]. R4 is incremented and loaded into M, from where it is left cycled. To change to the next left cycle "ADVANCE' has to be pushed. Initially left cycle by " \emptyset " tested. Check increment and cycling on X and TAX A' & B'.

ADDRESS	Z	LEFT CYCLE	X(MSB)	X(LSB)	
72	Ø	Ø (TAXA')	$X(\emptyset)$	X(23)	
72	1	l (LCYlB')	X(23)	X(22)	CCFZA'
72	2	2 (LCY2B')	X(22)	X(21)	
72	3	3 (LCY3B')	X(21)	X(20))
75	4	4 (LCY4B')	X(2Ø)	X(19))
75	1ø	8 (LCY8B')	X(16)	X(15)	1
75	14	12 (LCY12B')	X(12)	X(11)	
75	_2ø	16 (LCY16B')	X(8)	X(7)	CCFZB'
75	24	20 (LCY20B')	X(4)	X(3)	1 00122
75	3ø	Ø (TAXB')	X(Ø)	X(23)	
75	34	4 (LCY4B')	X(2Ø)	X(19)	
75	4ø	Ø (TAXB')	$X(\emptyset)$	X(23))
					₩

Since the LCY gates have already been checked, it is only necessary to check that the bit mentioned in the X(LSB) column be checked to see that it increments once every 2 machine cycles.

Check that all the LCYXXB', TAXA', and TAXB', and CCFZA', and CCFZB', are all <.4V, when mentioned in the above chart and otherwise are >2.4V. Also check B(0), B(1), B(2), and B(3) and B(7) for <.4V as they have not been checked.

 $B(\emptyset):A11-119$

B(1):All-107 LCY01B';A24-117 LCY08B':A24-12 CCFZA':A5-11
B(2):All-93 LCY02B':A24-123 LCY12B':A24-16 CCFZB':A5-97
B(3):All-79 LCY03B':A24-125 LCY16B':A24-11 TAXA':A24-8
B(7):All-23 LCY04B':A24-124 LCY2ØB':A24-13 TAXB':A24-1Ø



Concluding Remarks

Since this test is only a basic test, not every part of the processor is thoroughly tested. Tests like "MICRO-PROCESSOR ACCEPTANCE PROCEDURE" working paper MPAP/W-18.1, "MICROPROCESSOR ROM ACCEPTANCE" Memo from CHUCK THACKER, January 12, 1970, to check the final ROM boards, "SCRATCH PAD TEST" N.ESKR 11/21/69, diagnostic programs and dynamic debugging routines are intended to check individual parts of the system in more detail.



P/c-n.rMPT/W-44

page 55

APPENDIX:

see also:

page 6: xs-, ys- and cs- pins

page 14: I-Register pins

page 21/22: Bus pins



TABLE #I : BOOL BOX CODE

BLØ-BL3	Left Bool Box Output
ØØ	M·Q
Ø1	M=Q
Ø2	Q
øз	M +Q
Ø4	М
Ø5	$M+\overline{Q}$
Ø6	M+Q
Ø7	1
1ø	Ø
11	M.Q
12	M∙Q
13	M
14	Μ·Q
15	Q
16	M(EOR)Q
17	M+Q

BRØ-BR3	Right Bool Box Output
ØØ	Z·Q
Ø1	Z=Q
Ø2	Q
ø3	Z +Q
ø4	Z
Ø5	Z+Q
ø6	Z+Q
Ø7	1
1Ø	Ø
11	Ī∙Q
12	Z∙Q
13	Z
14	z·Q
15	Q
16	Z(EOR)Q
17	$\overline{\overline{z}}$ + $\overline{\overline{Q}}$
3	

_		A

p/c-n.r	page
MPT/W- 44	57

Branch Conditions

Ø Never branch

1 Always branch

2 X= Ø

4 X<Ø

5 X≥Ø

6 X>Ø

7 $Y \geq \emptyset$

1Ø Y<Ø

11 RØ<Ø

12 R∅≥∅

13 X≤Ø

14 $X' \land 777777B = \emptyset$ (X(6) - X(23) = 7777777B)

15 $X' \wedge 777777B \neq \emptyset$ $(X(6) - X(23) \neq 777777B)$

16 Z≥∅

17 Z<Ø

20 Always branch

21 $Y \land 7 \neq \emptyset \quad (Y(23) \lor Y(22) \lor Y(21) = 1)$

22 BL=Ø

23 BL≠∅

 $24 Y(23) = \emptyset$

25 $Y(23) \neq \emptyset$

	p/c-n.r	page
-	MPT/W- 44	58

Branch Conditions - 2

Attention latch
$$1 = \emptyset$$
 (also resets the latch)

(RSLAT $1 = \emptyset$ RSLAT $2 = \emptyset$)

Protect $\neq X$

RSLAT $2 = \emptyset$

Special flag $A = \emptyset$

Special flag $A \neq \emptyset$

Attention latch $2 = \emptyset$

Attention latch $3 \neq \emptyset$

Attention latch $1 \neq \emptyset$

Vindecoded

undefined

undefined

Local memory parity error = 1 (resets the latch)

undefined

Central memory parity error = 1 (resets the latch)

breakpoint $\neq \emptyset$

45



Special Conditions

, ø	No activity
1	LCY 1
2	LCY 2
3	LCY 3
4	LCY 4
5	LCY 8
6	LCY 12
7	LCY 16
1ø	LCY 2Ø
11	LCL Z (CCFZA)
12	LCH Z (CCFZB)
13	SKZ - Reference scratchpad with address in Z (SPFZ)
14	ALERT
15	POT
16	PIN
17	Request Strobe #1
2Ø	Unprotect
21	Unusable
22	Load memory request priority field (LPF)
23	Reset Request Strobe latch #1 (Occurs at end of instruction)
24	Reset Central Memory Request (Local & Central Memory)
25	Request Protect

MPT/W-44

Occurs at end of instruction

page 60

Special Conditions - 2

- 26 Reset T.U. (or other device attached to I/O connector)
- 27 undecoded
- 3Ø Set special flag A
- 31 Reset special flag A

Reset Request Strobe Latch #2

- Request Strobe #2
- 34 undefined
- 35 undecoded
- 36 undecoded
- 37 undecoded
- 4Ø Release
- 41 Prestore
- 42 Store
- 43 Store & Hold

44 Fetch

- 45 Fetch & Hôld
- 47 Prefetch
- 60 Set Bank B
- 61 Set Bank A
- 62 Clear all CPU Maps
- 64 Fetch

65 Fetch & Hold

ODDWORD FETCH

Memory Reference