


MEMORANDUM

THE *Bendix* CORPORATION
BENDIX COMPUTER DIVISION

TO: Whom It May Concern FROM: Raymond Fillingim
SUBJECT: Central Processor Manual Erratum DATE: January 24, 1963

We realize that the accompanying errata listing is rather lengthy. Also at some future date the pages incorporating errors will be reprinted. Therefore, the following method of handling these errata is suggested.

Instead of penciling in all of the corrections, you might prefer to simply mark the pages in error (being sure these marks are distinctive enough that they will not be missed in subsequent references to these pages). These marks will then remind you to refer to the accompanying list for corrections.



Raymond Fillingim

jk
Enc.

CENTRAL PROCESSOR MANUAL, VOL. I (BER 10622) ERRATUM

TABLE OF CONTENTS, LIST OF ILLUSTRATIONS, LIST OF TABLES

<u>PAGE</u>	<u>LOCATION</u>		<u>CORRECTION</u>
i	Section 2.3, Page Location	Reads Should Read	2-11 2-10
vi	Figure No. Column, Between 4.2-6 and 4.3-1	Add	4.2-7*
vi	Bottom of Page	Add	*4.2-7 Transfer Paths of CD Register for Bootstrap Opera- tion 4-17
viii	Figure No. 7.1-15, Des- cription Column, 2nd Line	Reads Should Read	Figure <u>12.1-13</u> Figure <u>7.1-14</u>
x	Table No. 2.3-1, Page Location	Reads Should Read	2-12 2-11
x	Table No. 2.3-2, Page Location	Reads Should Read	2-13 2-12
x	Table No. 2.3-3, Page Location	Reads Should Read	2-14 2-13

CHAPTERS 1 THROUGH 8



<u>PAGE</u>	<u>LOCATION</u>		<u>CORRECTION</u>
2-6	Line 12	Reads Should Read	. . . PE register are <u>set to zero</u> PE register are <u>ignored</u> . . .
2-8	Operation Column of Address Preparation Commands, 7th Formula	Reads Should Read	$X + (ACC) \rightarrow (OA)$ $ X + (ACC) \rightarrow (OA)$
2-8	Operation Column of Address Preparation Commands, 8th Formula	Reads Should Read	$-X + (ACC) \rightarrow (OA)$ $ -X + (ACC) \rightarrow (OA)$
2-8	Operation Column of Add and Subtract Commands, 7th Formula	Reads Should Read	$X + (ACC) \rightarrow (ACC)$ $ X + (ACC) \rightarrow (ACC)$
2-8	Operation Column of Add and Subtract Commands, 8th Formula	Reads Should Read	$-X + (ACC) \rightarrow (ACC)$ $ -X + (ACC) \rightarrow (ACC)$
2-8	Operation Column of Add and Subtract Tests Commands, 5th Formula	Reads Should Read	$-X + (ACC) > 0$ $ -X + (ACC) > 0$



<u>PAGE</u>	<u>LOCATION</u>		<u>CORRECTION</u>
2-8	Operation Column of Add and Subtract Tests Commands, 8th Formula	Reads Should Read	$X + (ACC) > 0$ $ X + (ACC) > 0$
2-8	Operation Column of Logic Tests Commands, 3rd Formula	Reads Should Read	$31 X + (ACC) 0 > 0$ $31 X + (ACC) 0 > 0$
2-8	Operation Column of Logic Tests Commands, 4th Formula	Reads Should Read	$31 -X + (ACC) 0 > 0$ $31 -X + (ACC) 0 > 0$
2-9	Note Under Register Operations, Last Line	Reads Should Read	*The CA register can be read only by an ERO or ERA opcode. *The CA register can only be used with an ERO or ERA opcode. The PE register can only be used with the LDR opcode.
2-9	Note Under Repeat Operations, Last Line	Reads Should Read	. . . for is met. . . . for is met <u>or until the</u> <u>specified block length is reached.</u>
2-10	Lines 23 and 24	Read Should Read	. . . location (1 through 63) to be operated on. . . . location (0 through 63) to be operated on.*
2-10	Bottom of Page	Add	*An I field of 00 in an Index Command specifies memory loca- tion 00000, and this location will be operated on by these commands. However, an I field of 00 as used with the general case of Operand Assembly indicates no index address is specified.
2-12	Line 6	Reads Should Read	. . . of the 63 index locations of the 64 index locations . . .
3-2	Line 8	Reads Should Read	. . . discussed in Part IV, . . . discussed in <u>Volume II</u> ,
3-2	Line 21	Reads Should Read	. . . Chapter 12 of <u>Part IV</u> Chapter 12 of <u>Volume II</u> . . .
4-2	Lines 1 and 2	Read Should Read	The MA register starts the memory cycle which brings the new com- mand from memory and places it in the B At the start of a memory cycle the new command is brought from memory and placed in the B

<u>PAGE</u>	<u>LOCATION</u>		<u>CORRECTION</u>
4-2	Line 12	Reads Should Read	. . . register which starts the memory cycle which brings register. <u>The</u> memory cycle <u>now</u> brings . . .
4-3	Line 16	Reads Should Read	. . . peripheral units ₂ control peripheral units ₂ * control. . .
4-3	Bottom of Page	Add	*At the present time only the Central Processor is capable of receiving and acting upon interrupts. Therefore, with present equipment, the Central Processor will transmit interrupts to another Central Processor only.
4-6	Line 14	Reads Should Read	. . . locations <u>1</u> through 63) locations <u>0</u> through 63) . . .
4-8	CD7 <u>Column</u> at Bottom (9 ^ 8 ^ 6)	Add	1
4-8	CD Decoding 9 ^ 8 ^ 7 ^ 6 ^ 12 ^ 11 ^ 10	Reads Should Read	<u>TIC</u> 157 <u>TLC</u> 157
4-15	Line 1	Reads Should Read	. . . the least 2 bits the least <u>significant</u> 2 bits . . .
4-31	Line 26	Reads Should Read	. . . Figure <u>4.3-2</u> it is seen Figure <u>4.4-2</u> it is seen . . .
4-33	Table 4.4-2, Bit Position 3 of J Register	Reads Should Read	UWB JWB
4-34	Figure 4.4-3, Immediate Right of ULA and ULB	Reads Should Read	<u>DATA</u> word <u>LOGIC</u> word
4-34	Figure 4.4-3, Immediate Right of UDA and UDB	Reads Should Read	<u>LOGIC</u> word <u>DATA</u> word
4-34	Figure 4.4-3, Between UWA, UWB and JWA, JWB, JWC, JWD	Reads Should Read	<u>OUTPUT</u> Interrupt Requests <u>TRANSMIT</u> Interrupt Requests <u>INPUT</u> <u>RECEIVE</u>
4-36	Line 12	Reads Should Read	. . . and Table <u>4.3-2</u> and Table <u>4.4-2</u> .
4-38	Line 1	Reads Should Read	. . . is therefore forbidden. . . . is therefore forbidden.*

<u>PAGE</u>	<u>LOCATION</u>		<u>CORRECTION</u>
4-38	Bottom of Page	Add	*A negative zero exponent in the PE register is not detected by the hardware. It therefore becomes the programmer's responsibility to avoid this condition.
4-39	Figure 4.4-6, Bottom	Reads	. . . necessary <u>and sufficient</u> to . . .
		Delete	. . . <u>and sufficient</u> . . .
5-1	Figure 5.1-1, Lower Right, Above D Register	Reads	B(L31)41D21
		Should Read	B(L21)41D21
5-3	Line 23	Reads	. . . double precision operation. . . .
		Should Read	. . . double precision operation.*
5-3	Bottom of Page	Add	*During index operations, the number to be stored is always shifted to zero exponent and truncated. Therefore, the EA(L21)B transfer, when used in an index operation, will always result in zeros being stored in 27B21.
5-4	Line 2	Reads	. . . operation is performed.
		Should Read	. . . operation is performed.*
5-4	Bottom of Page	Add	*Bits 30 and 31 of the B register are reset during a store zero operation, but this is accomplished by the M(0)31B0 transfer (the M register being cleared before the transfer).
5-5	Line 11	Reads	. . . for a negative exponent, . . .
		Should Read	. . . for a negative, <u>non-zero</u> exponent, . . .
5-5	Line 16	Reads	. . . <u>overflow</u> (when a . . .
		Should Read	. . . <u>underflow</u> (when a . . .
5-5	Line 17	Reads	. . . exponent <u>overflow</u> condition . . .
		Should Read	. . . exponent <u>underflow</u> condition . . .
5-5	Line 17	Reads	. . . For a positive exponent . . .
		Should Read	. . . For a positive <u>or zero</u> exponent . . .

<u>PAGE</u>	<u>LOCATION</u>		<u>CORRECTION</u>
5-6	Table 5.1-3, Under <u>When Used</u> Column, 2nd Line	Reads Should Read	. . . is negative is negative <u>and exponent is not zero</u> . . .
5-6	Table 5.1-3, Under <u>When Used</u> Column, 4th Line	Reads Should Read	. . . is plus is plus <u>or exponent is zero</u> . . .
5-6	Table 5.1-4, Title Box 1st Line	Reads Should Read	. . . of Bits 31 through <u>27</u> of Bits 31 through <u>21</u> . . .
5-6	Table 5.1-4, Last Line	Reads Should Read	. . . (PE) as exponent) (PE) as exponent) <u>exponent sign in single or double precision floating point numbers. (Set = minus, Reset = plus)</u>
5-6	Table 5.1-4, Bottom	Add	26B21 All six bits reset in a single or double precision floating point number, indicates a zero exponent (EXZ).
5-7	Line 12	Reads Should Read	. . . in <u>Part IV</u> where. in <u>Chapter 12 of Volume II</u> where . . .
5-9	Line 1	Reads Should Read	. . . of <u>an add or subtract command</u> is of <u>a sum or difference operation</u> is . . .
5-11	Line 12	Reads Should Read	. . . WS (Working Sign). . . . WS (Working Sign).*
5-11	Line 14	Reads Should Read	. . . indicating <u>subtract</u> . WS indicating a <u>difference</u> . WS . . .
5-11	Bottom of Page	Add	*Provided the contents of the accumulator is being used as one of the operands.
5-15	Lines 25 and 26	Read Should Read	. . . if <u>the subtrahend and denominator</u> are if <u>one of the operands of a subtract operation and the denominator of a divide operation</u> are . . .
5-16	Line 19	Reads Should Read	. . . that the <u>subtrahend</u> of a that <u>one of the operands</u> of a . . .



<u>PAGE</u>	<u>LOCATION</u>		<u>CORRECTION</u>
5-16	Line 20	Reads Should Read	. . . to the <u>minuend</u> . It to the <u>other</u> . It . . .
5-16	Lines 22 and 23	Read Should Read	. . . that the <u>minuend was larger than the subtrahend</u> and the that the <u>smaller of the two operands was complemented</u> and the . . .
5-24	Table 5.3-2, <u>Time Column, 2nd Line</u>	Reads Should Read	0.048 <u>msec.</u> 0.048 <u>μsec.</u>
5-25	Line 5 (Leapfrog Kill Formula)	Reads Should Read	. . . \wedge . . . $(\overline{N_{n-1}} \vee \overline{D_{n-1}}) \wedge$ \wedge . . . $(\overline{N_{i-1}} \vee \overline{D_{i-1}}) \wedge$. . .
5-26	Figure 5.3-8, Input OR Gate to LFC Inverter 3rd Term Down	Reads Should Read	$\overline{N4} \wedge \overline{D4}$ $\overline{N4} \wedge D4$
5-24	Table 5.3-2, <u>Time Column, Last Line</u>	Reads Should Read	or <u>2.006 μsec.</u> or <u>2.016 μsec.</u>
5-24	Table 5.3-2, <u>Elapsed Time Column, Last Line</u>	Reads Should Read	<u>2.289 μsec.</u> <u>2.299 μsec.</u>
5-25	Line 1	Reads Should Read	. . . are <u>generated</u> in Figure are <u>illustrated</u> in Figure . . .
5-28	Panel C, Output of Parallel Inverters Above PK16 and PK17 Inverters	Reads Should Read	26 <u>L</u> FK13 26 <u>L</u> FC13
5-28	Panel C, Output of Parallel Inverters Below PK16 and PK17 Inverters	Reads Should Read	26 <u>L</u> FC13 26 <u>L</u> FK13
5-28	Panel D As Drawn:		Should Be:
			
5-33	Lines 7 through 11	Delete	
5-34	Line 13	Reads Should Read	. . . sections of <u>Part IV</u> sections of <u>Volume II</u> . . .

<u>PAGE</u>	<u>LOCATION</u>		<u>CORRECTION</u>
5-35	Line 5	Reads Should Read	. . . complement form. Certain complement form.* Certain. .
5-35	Bottom of Page	Add	*When transferring the value of the exponent to the EP register from the B register complementing is done only if the exponent is negative and non-zero (B27 ^ EXZ).
5-40	Table 5.4-2, (<u>Borrow Out</u>) Column, 2nd Number Down	Reads Should Read	0 1
6-11	Line 9	Reads Should Read	. . . or $1,000_8$, words or $10,000_8$, words . . .
6-13 and 6-14	Figure 6.2-2 and Figure 6.2-3, Bottom of Each	Add	NOTE: The memory addresses on this page are shown in octal and decimal.
6-19	Figure 6.3-3, Blocking Oscillator Circuit	Add	A line connecting the collector of Q5 with the collector of Q6
6-19	Figure 6.3-3, Blocking Oscillator Circuit	As Drawn: 	Should Be: 
6-21	Line 12	Reads Should Read	. . . through Q5 to through C5 to . . .
6-24	Figure 6.3-5, Top, Center, D.C. Voltage Input	Reads Should Read	-12V +12V
6-29	Line 18	Reads Should Read	. . . available in <u>Part III</u> available in <u>Volume II</u> . . .
6-33	Lines 20 and 21	Delete	. . . of the read portion of a memory cycle. . .
6-38	Center of Page, Diode Immediately Below Q2	Label	CR1
6-38	Center of Page, Diode Immediately Below Q3	Label	CR2

<u>PAGE</u>	<u>LOCATION</u>		<u>CORRECTION</u>
6-38	Bottom, Right of Center, D. C. Voltage Input at R2	Reads Should Read	-100V -102.5V
6-38	Bottom, Left of Center, D. C. Voltage Input at R1	Add	-102.5V
6-39	Line 16	Reads Should Read	Bit <u>33</u> of . . . Bit <u>32</u> of . . .
6-39	Line 21	Reads Should Read	. . . bit <u>33</u> contains bit <u>32</u> contains . . .
6-39	Line 23	Reads Should Read	. . . to bit <u>33</u> . Then to bit <u>32</u> . Then . . .
6-40	Line 20	Reads Should Read	. . . to bit <u>33</u> of the to bit <u>32</u> of the . . .
6-40	Line 23	Reads Should Read	. . . to bit <u>33</u> is not to bit <u>32</u> is not . . .
6-40	Line 23	Reads Should Read	. . . into bit <u>33</u> , thus into bit <u>32</u> , thus . . .
6-50	Top, Center, Legend Box	Reads Should Read	*From <u>DC-11</u> **From <u>MM-10</u> ***From <u>Central Processor or DC-11</u> *From <u>MM-10</u> ** From <u>Central Processor or DC-11</u> ***From <u>DC-11</u>
6-50	Center of Page, 3rd Line Receiver Down, Input	Reads Should Read	SM3 LM3
6-56	Line 3	Reads Should Read	Figure <u>6.6-5</u> has . . . Figure <u>6.6-4</u> has . . .
6-56	Line 12	Reads Should Read	. . . Figure <u>6.6-5</u> is a Figure <u>6.6-4</u> is a . . .
6-58	Lines 11 and 12	Delete	. . . solenoid 12K4 energized provides a hold contact for 12K5, and 12K5 keeps the D. C. voltages on.
6-58	Line 27	Reads Should Read	. . . the \$12 volt the +12 volt . . .

<u>PAGE</u>	<u>LOCATION</u>		<u>CORRECTION</u>
7-9	Figure 7.1-6, D4 Package, Immediately Below M	Add	A
7-15	Table 7.1-2, V03 Package, <u>R_L</u> Column	Reads Should Read	7.10K 2.10K
7-15	Table 7.1-2, V13 Package, <u>BCD No.</u> Column	Reads Should Read	1C2312 1C2313
7-18	Figure 7.1-15, Title Box	Reads Should Read	. . . to <u>Figure 7.1-13</u> . . . to <u>Figure 7.1-14</u>
7-22	Figure 7.2-1, Upper Right	As Labeled: CR3	Should Be:
7-22	Figure 7.2-1, Center, Test Point Pin Number	Reads Should Read	J 1J
7-22	Figure 7.2-1, Lower Left CR1 Part Number	Reads Should Read	94928 94A28
7-24	Figure 7.2-2, Lower Right, Value of Capacitor Between Pins D and E	Reads Should Read	4uf 47uf
7-26	Figure 7.3-1, Top AND Gate, Lower Input Term	Reads Should Read	<u>SE</u> CS
7-26	Figure 7.3-1, Bottom AND Gate, Upper Input Term	Reads Should Read	<u>CSC</u> SHD
7-28	Lower Right, Logic Term at Anode of CR23	Reads Should Read	<u>C1</u> C1
7-28	Lower Right, Junction of Anodes of CR23, 24, and 25	Add	Tie Point (—+—)
7-30	Line 12	Add	It is impossible to hand clock the G-20 through an <u>external</u> memory read cycle and read into the <u>internal</u> (Central Processor) B register.

<u>PAGE</u>	<u>LOCATION</u>		<u>CORRECTION</u>
7-33	Figure 7.3-6, Center, Switch at Base of Q13	Reads Should Read	S/F S1F
7-33	Figure 7.3-6, Center, Switch at Base of Q13 Upper Contact (To R6)	Label	Fixed
7-33	Figure 7.3-6, Center, Switch at Base of Q13 Lower Contact (To R28)	Label	Variable
7-40	Figure 7.3-10, Right Center, Value of Capacitor C15	Reads Should Read	01uf .01uf
7-41	Figure 7.3-11, Lower Right, <u>OR</u> Gate Feeding C2 Pulse Amplifier, Lower Input Term	Reads Should Read	Man. C2 Man.
7-42	Line 8	Reads Should Read	two ten-input <u>AND</u> -gates which are in turn fed into two ten-input <u>OR</u> - two ten-input <u>OR</u> -gates, which are in turn fed into two ten- input <u>AND</u> -
7-43	Line 4	Reads Should Read	. . . <u>Thus, it can be seen that the . . .</u> . . . <u>If no asynchronous events (e.g. input/output) are in process the . . .</u>
7-43	Lines 17 and 18	Delete	. . . or completely insufficient
7-43	Line 18	Delete	. . . if this should happen, it would mean that
7-43	Lines 19 and 20	Delete	
7-55	Figure 7.4-6, Upper Left, DC Voltage Input	Add	15V approx. -18V
7-58	Upper Right	As Drawn:	Should Be:



PAGE

LOCATION



CORRECTION

7-58

Left, Center

As Drawn:

Should Be:



7-58

Right, Center, AC Voltage Input at 12L2-3

Reads
Should Read



115VAC
115VAC RETURN

7-58

Lower Right

As Drawn:

Should Be:



7-59

Lines 2 and 3

Read
Should Read

... and immediately following relay ...
... and relay ...

7-61

Line 3

Reads
Should Read

... SLAVE position. The ...
... SLAVE position*. The ...

7-61

Line 5

Reads
Should Read

... 5Ks, 5K8 and 5K9 are ...
... 5K3 and 5K8 are ...

7-61

Bottom of Page

Add

*Note also that since the system switch being referred to is the system switch on the Central Processor, the Central Processor must be in the SLAVE condition or ON condition before it can send a SYSTEM ON signal out over the communication line.

7-66

Figure 7.6-2, Center, Logic Input Signal

Reads
Should Read

URB ^ TGO
URB ^ TGO

8-31

Line 8

Reads
Should Read

... connector pin is to ...
... connector pin, respec-
tively, is to ...

<u>PAGE</u>	<u>LOCATION</u>		<u>CORRECTION</u>
8-32	Line 6	Reads Should Read	pin is to be . . . pin, <u>respectively</u> , is to be . . .
2-8	Immediately Below Address Preparation Commands	Add	NOTE: The accumulator is not disturbed in these opcodes.
2-8	Note, Immediately Below Address Preparation Commands	Delete	
4-10	Line 4	Reads Should Read	the <u>ERA</u> opcodes . . . the <u>ERO</u> opcodes . . .
4-17	Figure 4.2-7, Center, Immediately Below and to Left of "opcode"	Reads Should Read	8 12
5-41	Line 23	Reads Should Read	. . . equal <u>and positive</u> . . . equal <u>at time of</u> <u>subtraction</u>
6-34	Line 23	Reads Should Read	. . . the <u>collector</u> of <u>Q2</u> or <u>Q3</u> will the <u>cathode</u> of <u>CR1</u> or <u>CR2</u> will . . .
6-34	Lines 24 and 25	Reads Should Read	. . . the <u>collectors</u> of both <u>Q2</u> and <u>Q3</u> are the <u>cathodes</u> of both <u>CR1</u> and <u>CR2</u> are . . .
6-35	Line 22	Reads Should Read	(When <u>TR</u> and <u>TW</u> are . . . (When <u>\overline{TR}</u> and <u>\overline{TW}</u> are . . .
6-41	Figure 6.5-1, Lower Right, Formula for PW	Reads Should Read	. . . B32] \wedge <u>XPC</u> . . . B32] \vee <u>XPC</u>
6-46	Line 3	Reads Should Read	. . . signals <u>DC1</u> through <u>DC5</u> are signals <u>DC0</u> through <u>DC4</u> are . . .
6-48	Line 4	Reads Should Read	Part IV Volume II
7-41	Figure 7.3-11, Upper Left Input Term of AND gate on set side of SRC F/F	Reads Should Read	C1 C1*
7-44	Figure 7.3-12, (C), First Line	Reads Should Read	. . . set by SSC* $\overline{1}$ \wedge C1* set by SSC* <u>1</u> \wedge C1* . . .

Note: Figure 7.5-1 (Page 7-58), as corrected by this erratum serves as a valid guide to the operation of the turn-on/turn-off cycle circuitry. It should not, however, be used as a troubleshooting schematic because several of the terminal strip connections are called out wrong. A corrected drawing, suitable for troubleshooting, will be sent out in the near future.