Burroughs

B 5220

CENTRAL CONTROL

TECHNICAL MANUAL



PROPERTY OF AND TO BE RETURNED TO

Burroughs

PRINTED IN U.S.A. 3/16/64 B 5220.51

B 5220.51 i
March 29, 1965

TABLE OF CONTENTS

SUBJECT	TITLE	DATE	
1 1.1 1.2 1.3 1.4 1.5 1.6	PREVENTIVE MAINTENANCE Daily (Not Applicable) Weekly (Not Applicable) Monthly Quarterly Semi-Annually Annual	March 16, March 16, March 16,	1964 1964 1964 1964
2 2.1 2.2 2.3 2.4 2.5 2.6 2.7	TROUBLESHOOTING Test Switches and Indicators	March 16, March 16, March 16,	1964 1964 1964 1964
3 3.1 3.2 3.3 3.4	ADJUSTMENTS IntroductionClock Pulse WidthVariable BiasDelay Multi	March 16,	, 1964 , 1964
4.1 4.2 - 4.3	ASSEMBLY AND DISASSEMBLY Voltage Regulator Wire Wrap Pins Packages		1964
5.1 5.2 5.4	INSTALLATION Introduction	March 16,	, 1964 , 1964
7 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9	FUNCTIONAL DESCRIPTION Introduction	March 16, March 16, March 16, March 16, March 16,	1964 1964 1964 1964 1964 1964

LIST OF ILLUSTRATIONS

FIGURE	TITLE	PAGE
2.2-1 2.2-2 2.2-3 2.4-1 2.6-1 2.6-2 2.6-3	Dual, Right and Left No. 2 Unwrapping Tool	2.2-1 2.2-1 2.2-2 2.4-1 2.6-1 2.6-2 2.6-4
3.2-1 3.2-2 3.3-1 3.4-1	One Megacycle Pulse Train	3.2-1 3.2-1 3.3-1 3.4-1
7.2-1 7.2-2 7.3-1 7.4-1 7.5-1 7.6-2 7.6-3 7.6-4 7.6-5 7.6-6 7.6-7 7.6-8 7.7-1 7.7-2 7.7-3 7.7-4 7.7-5 7.7-6 7.7-7 7.7-9 7.7-10	Clock Control	7.2-3 7.2-5 7.3-3 7.4-3 7.6-4 7.6-2 7.6-19 7.6-19 7.6-23 7.7-3 7.7-1 7.7-15 7.7-15 7.7-2 7.7-2 7.7-2 7.7-2
	LIST OF TABLES	
TABLE	TITLE	PAGE
5.2-1 5.2-2	Inter-Unit Cable ListInter-Gate Cable List	5.2 - 1 5.2 - 5
7.5-1	Interrupts and Address Locations	7 . 5 - 2

B 5220.51 1.1-1
March 16, 1964

SECTION 1

PREVENTIVE MAINTENANCE

1.1 DAILY
(Not Applicable)

1.2 WEEKLY
(Not Applicable)

B 5220.51

1.3-1

March 16, 1964

1.3 MONTHLY

CHECKS

- 1. Plenum Filters.
 - a. Replace as condition warrants.
- 2. Clock Pulse width (Subject 3.2).
- 3. Clock Variable bias (Subject 3.3).
- 4. Clock Pulse Frequency (Subject 3.2).
- 5. Clean Fan Screens.

B 5220.51 1.4-1
March 16, 1964

1.4 QUARTERLY

CHECKS

- 1. Over and under voltage sensing.
 - a. Verify voltage sensing. (Reference Subject 5.6 of the Power Supply Manual). Monitor the Voltage Regulators output according to Subject 5.5 of the Power Supply Manual. (Use precision voltmeter).

1.5 SEMI-ANNUALLY

CHECKS

- 1. 10 ms LOAD delay multi for proper setting (Subject 3.4).
- 2. Excessive ripple in all DC supplies. (Refer to Subject 5.6 of the Power Supply Manual).

1.5-1

LUBRICATION

Fan Lubrication

Lubricate Rotron Muffin fans with Anderol L-826 using special oil injector.

```
Oil Injector . . . . . Pt. No. 11838588
Oil . . . . . . . . Pt. No. 11838596
```

PROCEDURE

The exhaust fans are lubricated by inserting the Oil Injector needle through a self-sealing rubber cap located in the center of the motor hub.

Note that on most units a Gold Seal label is mounted over the rubber plug; this series of fans is called the Gold Seal series.

- 1. Fan grill, remove and clean as necessary.
- 2. Remove air from Oil Injector by holding the needle up and pressing on the plunger.
- 3. Place Oil Injector needle at the center of circle marked on the Gold Label (on the O34 series place needle approximately 1/8" from the edge of the rubber cap).
- 4. Position the needle at an angle of approximately 45° to the surface of the label and point it toward the center of the rubber cap.
- 5. Pierce the label and the concealed self-sealing rubber cap located under the label.
- 6. Insert the needle approximately 1/4".
- 7. Depress the plunger of the Oil Injector to allow approximately 1/16" of oil to escape. Rotating the fan will relieve air pressure and allow oil to flow into the oil chamber.

FIELD ENGINEERING TECHNICAL MANUAL_

B 5220.51 1.6-1
March 16, 1964

1.6 ANNUAL

CHECKS

- 1. Wiring and Cables.
 - check all wiring visually, paying special attention to voltage regulator area and any wires or cables carrying power.

B 5220.51

2.1-1

March 16, 1964

SECTION 2

TROUBLESHOOTING

2.1 TEST SWITCHES AND INDICATORS

INTRODUCTION

The Functional Analysis of Central Control test switches and indicators is explained in the D & D Manual, Section 2.

B 5220.51 2.2-1

March 16, 1964

2.2 SPECIAL TOOLS

In addition to the normal tools provided for maintenance of the B 5220 Central Control Unit, the following special tools are also provided:

- 1. Diode-stick cutters
- 2. Wire-wrap tools
- 3. Cover-removal tool
- 4. Package handles

DIODE STICK CUTTING TOOL (P/N 11838109)

The Diode Sticks provided as spares are uncut. The diode stick cutter is a plier-type device which can be used to cut the diode sticks as needed. Care must be taken when using the cutter to keep from breaking the bond between the diodes or resistors and the common bus. The diode-stick tool must not be used for any other purpose.

WIRE UNWRAP TOOL (P/N 11838058)

The hand unwrapping tool (see Figure 2.2-1) is used when it is necessary to remove a wire from a pin. The tool has two ends; one end is for wires which are wrapped in a clock-wise direction; the other end is for wires which are wrapped in a counter-clock-wise direction. To use this tool, proceed as follows:

- 1. Determine the direction of wrap and insert the appropriate end of the tool over the pin.
- 2. Rotate the tool until the wire is sufficiently uncoiled so that it can be removed from the pin.



FIGURE 2.2-1 DUAL, RIGHT AND LEFT NO. 2 UNWRAPPING TOOL

WIRE WRAP TOOL (P/N 11838042)

The wire-wrap tool is a hand-wrapping tool and is shown in Figure 2.2-2. The tool will wrap a standard field change wire.



Figure 2.2-3, A through F, shows the steps used to wrap a connection. If a wire was previously wrapped, the portion of the wire which was wrapped cannot be used again.

If the old wire is not long enough to strip off enough insulation to permit another wrap, a new wire must be routed in its place. To wrap a new wire, proceed as follows:

- 1. Remove the insulation from the end of the wire. Approximately 1 1/2" of wire is required for a six-turn connection of 24-gauge wire.
- 2. Place the tool over the wire as shown in Figure 2.2-3B.
- 3. Anchor the wire as shown in Figure 2.2-3C and insert the tool over the pin as shown in Figure 2.2-3D.
- 4. Rotate the tool in a clockwise direction. The wire will wrap around the pin as shown in Figure 2.2-3E and F. Too much pressure will cause the wire to bunch.




FIGURE 2.2-3 WIRE WRAPPING

The following should be used as a guide when installing FCNs, or when making wire wrap changed in the field.

- Number of turns The minimum number of turns (per connection) of bare wire is FIVE, and the maximum number is SEVEN. The maximum number of turns of insulation preceding the bare wire is THREE for any connection.
- 2. <u>Insufficient Insulation</u> Wire insulation shall be no greater than 1/32" from wire wrap connections.
- 3. Wire and Terminal Contact The bare wire and terminal must make contact on all corners following the point at which the origin of the number of turns are counted.

March 16, 1964

- 4. Separation of Turns Turns may have a maximum separation of 1/2 the thickness of wire being used to make the wrapped connection.
- 5. Excessive Tail Wire The wire tail shall be construed as being "that end of bare wire which follows the last wrap." The wire tail shall be parallel to the terminal surface within 1/32".
- 6. Overlapping of Turns This condition is caused when succeeding wraps overlap the ones previously made. If this condition exists, it will be necessary to make a new connection.
- 7. Clearance There shall be at least 1/32" clearance between grid pattern connections, terminals, bare wire or components.
- 8. <u>Height</u> The maximum clearance between the connector block and the first turn of the first connection shall be 1/16".
- 9. Height for Single Wire Wrap The maximum height for a single wire wrap shall be 1/4".
- 10. Height for Two Wire Wraps The maximum height for two wire wrap connections shall be 1/2".
- 11. Unwrapping The wire wrap connection shall be capable of being unwrapped from the wire wrap terminal without breaking. The unwrapping operation shall be done with a standard unwrapping tool only, so as to insure the life of the wire wrap terminal.
- 12. Wire Re-use IF A WIRE WAS PREVIOUSLY WRAPPED, THE PORTION OF THE WIRE WHICH WAS WRAPPED CANNOT BE USED AGAIN. If the old wire is not long enough to strip off enough insulation to permit another wrap, a new wire must be routed in its place. Soldering a wire wrapped connection directly at the wire wrapped terminal shall not be permitted at any time.
- 13. Terminal Re-use Prior to rewrapping, the terminal shall be inspected for plating loss, corrosion or other damage. The evidence of any damage, plating loss or corrosion will in effect cause the wire connection not to maintain the high degree of quality and reliability which is required. The terminal, therefore, must be replaced with a new terminal.

COVER-REMOVAL TOOL (P/N 80551)

The cover-removal tool is a 3/8" Allen-Set-screw wrench. The short end is cut off to approximately 1/2" and a plastic handle is inserted on the long portion of the wrench.

PACKAGE HANDLES (P/N 77213)

Special non-conduction handles are provided for use in removing packages. These handles must be removed from the package before the gates are closed.

в 5220.51	2.3-1
March 16.	1964

2.3 PRECAUTIONS

Adhere to the following steps to insure equipment safety.

- 1. Do not use a battery-buzzer for continuity checking. The buzzer current exceeds the maximum current rating for diodes and transistors in CC.
- 2. Do not use the first two low scales (X1 or X10) on the Triplet ohmmeter for continuity checking. On these scales, the meter current exceeds the maximum current rating for diodes and transistors in CC.
- 3. Do not remove packages or diode sticks when power is Up.
- 4. Care must be taken when using Scope or Jumper Clip Leads to prevent touching adjacent pins. Use Minigator Clips with insulators or the Wire Wrap Pin Probe Tip (Part No. 11838547).
- 5. Use extreme caution when working on the plug-in side of the panels. Avoid hitting packages when moving the scope.
- 6. Do not attempt to force a TRUE level with -12V.
- 7. A ground jumper may be used to force a FALSE level.

NOTE

Connect clip to the point to be grounded prior to making ground connection.

- 8. Do not pull Cable Plugs with POWER ON at either end of the cable.
- 9. Only soldering irons that have an isolation transformer may be used.
- 10. Scope ground to prevent ground loops and noise interference, use only the ground clip on the scope probe. Attach it to a suitable ground as near as possible to the point being observed.

2.4 CLOCK CONTROL LOAD BUTTON

CHECKS

Refer to Figure 2.4-1 (Load Button Timing Chart) to aid in the check out of the LOAD logic.




FIGURE 2.4-1 LOAD BUTTON TIMING CHART

The steps listed below should be taken to check the Clock Control Load Button Logic.


- 1. To check the CLEAR function of the LOAD logic, set a few flip-flops in the CC (CLIF and CL2F must be off). Pressing the LOAD button on the CC Display Panel will clear all flip-flops, releasing it will turn on LOFF and CL2F.
- 2. The Delay Multi LOAY (EA B6 V7), should be checked for proper delay.
- 3. Sync scope (positive) on LOAS (EA B4 V9) and measure the delay from the time LOAS goes false to the time LOAY goes false. Timing should be 10 ms.
- 4. Using the same sync (LOAS), scope SCIS (EA B4 RO) while pressing LOAD button. SCLS will be true for a period equal to the LOAY delay minus the CLEAR relay contacts delay. This time should be about 5 ms.

- 5. The LOAD button cannot be activated if Processor 1 is busy. This can be checked by testing the following two equations.
 - 1. + PAlL•PABUSL
 - 2. + PBlL•PBBUSL

NOTE

These equations are taken from page COO6 of the CC Logic Book, IOAS input.


6. Check the 4 KCL inputs to LOFF making sure each interrupt clears it with a clock pulse.



2.5 CHECKOUT OF REAL TIME CLOCK

On the CC Display Panel, switch the Clock Mode switch to "NORMAL".

The Real Time Clock should be counting once every 16.6 ms. Scope the true output of TM6F (EA B5 F9). This is the "32 bit" flip-flop and should be going true every 1.06 seconds. See illustration below.



The proper complementing of TM6F will reflect the operation of the entire counter.

If counting seems erratic, switch the Clock Mode switch to "double pulse". Clear the Real Time counter register and pulse the counter with the Start Clock button.

A count may not be obtained with each depression of the Start button because the clock pulse must be ANDED with 60 cycles (TMOY).

B 5220.51	2.6-1
March 16,	1964

2.6 PHYSICAL ORIENTATION

INTRODUCTION

The Central Control Unit is an integral part of the B 5000 Main Frame. This frame is comprised of Processor, I/O, D & D, Central Control and Memory.

GENERAL RACK LAYOUT

The rack locations are shown in Figure 2.6-1. There are five racks in Central Control.




FIGURE 2.6-1 RACK LOCATIONS

Note that upon removal of the cover, the wiring side of the panel is exposed. The packages are found on the inside of the panel.

The C rack differs from the other racks and will be explained later. The remaining racks, A, B, D and E are devoted to Central Control Logic. Each of these racks have three frames, which are divided into two panels. Refer to Figure 2.6-2.

The layout of the rack, or gate as it is sometimes referred to, is shown with the orientation numbers used for reference. The numbers across the top of the rack are the column numbers used in referencing the location of packages. The letters in the large circles denote the panel letter. Notice that panels A, C and E are full panels utilizing all 10 columns, while panels B, D and F are half panels utilizing only five columns. Each panel is subdivided into four rows marked A, B, C and D. This subdividing locates a connector block which can hold four flip-flops or 20 diode sticks. The connector block is subdivided into strips of connectors which are designated by two coordinates. Across the top, the columns are marked 0 through 9, while along the side, the rows are lettered A through Y, with G, I, O and Q left out. Therefore the following location would have this meaning:

CONNECTOR BLOCK LOCATION, AND PIN LOCATION WITHIN THE CONNECTOR

AB C3 D_4 is located approximately by block dot on Figure 2.6-2.

A = "A" Rack

B = "B" Panel

 $C = {}^{"}C^{"}Row$

3 = 3rd Column

D = D Row of Connector Block

4 = Column of Connector Block




FIGURE 2.6-2 PANEL ORIENTATION (WIRING SIDE)

FIELD ENGINEERING TECHNICAL MANUAL B 5220.51 2.6-3 March 16, 1964

Because of the interaction of the various modules and wiring, the logical gates may not, mechanically, be located near each other. This makes it difficult to localize a certain area on the panels and assign it to a specific group of logics. The frames are fairly well assigned with the assignments shown in Figure 2.6-3.

"A" RACK

On the "A" rack, panels A and B contain the crosspoint flip-flops with the associated logic necessary to select the flip-flops.

Panels C, D, E and F contain part of the associated logic for the Memory Read Exchange. This includes the Memory Read Crosspoint Drivers.

"B" RACK

All panels of the "B" rack contain the Memory Write Exchange Crosspoint Drivers and the associated logical gating necessary to select them when the crosspoint flip-flops are set.

"C" RACK

This rack is a fixed unit within the cabinet for Central Control. The top section of this rack contains the Power Pack, which is a DC voltage regulator for the -1.2V. -4.5V, and the -12V supply to the Central Control and Display and Distribution units. The voltage regulator is described in the B 5000 System Power Supply Manual.

The lower section of this rack contains 12 troughs which are used to convey interconnecting cables from one cabinet to another.

"D" RACK

Panel A of the "D" rack contains the I/O and peripheral designate gating for I/O Exchange.

Part of Panel A and all of Panel B contain part of the Non-Tape Control and Information lines logic.

Panels C, D, E and F contain the rest of the logic for Non-Tape Control and Information lines.

"E" RACK

Panels A and B of the "E" rack contain the Incandescent Driver packages for the system, the Load Control, System Clock and Clock Control, the Interrupt Control logics, Interrupt Address Register and I/O selection logics.

Panels C, D, E and F contain the logic for Magnetic Tape Control and information lines.




FIGURE 2.6-3 CENTRAL CONTROL RACK LAYOUT

B 5220.51 2.7-1 March 29, 1965

2.7 RIN INDEX

RIN INDEX FOR THE B 5220 CENTRAL CONTROL UNIT, MODEL 1 (78493)

	INSTAL.			
RIN NO.	TIME IN HOURS	PRE- REQUISITE	UNITS EFFECTED	DESCRIPTION
5005 .	2.0		102 ⇒ 113	Improved manner with which the cables are secured.
5010	2.0		102 ⇒ 113	Installation of adhesive identification labels on each cable connector.
5012	2.0		102 ⇒ 113	Change pulse per cycle rate at which the Real Time Clock is counted.
5019	0.5		102 > 113	Change clock cables between Central Control and Memory.
5028	0.5		102 → 113	Extends lower limit of the -4.5V regulator.
5029	0.5		102 ⇒ 113	Installation of cable supports to pre- vent pinching of cables.
5040	0.5		102 ⇒ 113	Correct the termination of P31S and P31S'.
5041	10.0		102 ⇒ 113	Implements backspace lines for Paper Tape Reader.
5043	4.0		102 > 113	Removes a portion of the frame to relieve cable stress.
5052	1.0		102 ⇒ 113	Replace clock cables with standard types.
5072	1.5		102 ⇒ 113	"A" Rack Document release and unused wiring removal.
507251	0.5	corrects 5072	102 > 113	(same as RIN 5072)
5076	0.l per cable		102⇒ 113	Key pin support for all yellow and green single key pin cable connectors.
5078	1.0		102 ⇒ 113	Change to double driver package to eliminate oscillations.
5079	0.5		102 ⇒ 113	Release of updated documents for Central Control "E" Rack.

RIN NO.	INSTAL. TIME IN HOURS	PRE- REQUISITE	UNITS EFFECTED	DESCRIPTION
5079 S 1	2.5	5079	102 ⇒113	Change Stick cuts to conform with Docu- ments released by RIN 5079.
5091	1.0	5103 5106	102⇒113	Provide additional cables for exchanging a B 5000 Processor to a B 5500.
5094	4.0		102⇒113	Plug-in heatsink replacement to prevent the shorting of the collectors in common heatsinks.
5094 S 1	1.0	5094	102>113	Supply transistors for installation of RIN 5094.
5100	4.0		102⇒ 113	Provide a quad connector retaining device to insure proper seating of the connector.
5103 ·	7.0	5041	102⇒113	Installation of new cable connector during re-routing of peripheral signal lines.
5106	28.5	5103	102⇒113	Installation of re-routed peripheral ready lines for Interrogate operator, plus change to External Interrupt Priority.
5107	1.0	5106	102⇒113	Removal of PRRS termination. These signals are now terminated in the Processor.
5113	2.0	5114	102⇒113	Provide a single pulse or double pulse level to the 4µs Memory.
51 2l ₁	0.5		102⇒ 113	Installation of a washer on the crystal pins, of the oscillator, to eliminate possible shorting.

March 29, 1**9**65

RIN INDEX FOR THE B 5220 CENTRAL CONTROL UNIT, MODEL 2 (11975323)

RIN NO.	INSTAL. TIME IN HOURS	PRE- REQUISITE	UNITS EFFECTED	DESCRIPTION
5028	0.5		114 ⇒ UP	Extends lower limit of the -4.5V regulator.
5031	4.0		114 ⇒ UP	Add designate of Disk File for priority resolution and interrupts.
5043	4.0		114 ⇒ UP	Removes a portion of the frame to relieve cable stress.
5072	1.5		114 ⇒ UP	"A" Rack Document release and unused wiring removal.
507281	0.5	corrects 5072	114 ⇒ UP	(same as RIN 5072)
5076	0.1 per cable		114 ⇒ UP	Key pin support for all yellow and green single key pin cable connectors.
5078	1.0		114 ⇒ UP	Change to double driver package to eliminate oscillations.
5079	0.5		114 ⇒ UP	Release of updated documents for Central
507981	2.5	5079	114 ⇒ UP	Control "E" Rack. Change Stick cuts to conform with Docu- ments released by RIN 5079.
5082	10.0		114 ⇒ UP	Correct Inquiry signal cable; correct logic to O6FW2L' and I3I250; add missing -4.5V and -12V.
5083	1.0	5031 5082	ll¼ ⇒ UP	Add designate for Disk File for priority resolution and interrupts.
5084	10.0	5083	114 ⇒ UP	Implements backspace lines for Paper Tape Readers.
5085	1.5	5084	114 ⇒ UP	Removal of 16INPL input logic from I3I07D.
5091	1.0	5 0 85	114 ⇒ UP	Provide additional cables for exchanging a B 5000 Processor to a B 5500.
l (ļ			

RIN NO.	INSTAL. TIME IN HOURS	PRE- REQUISITE	UNITS EFFECTED	DESCRIPTION
5094	4.0		114 ⇒ UP	Plug-in heatsink replacement to prevent the shorting of the collectors in common heatsinks.
5094 S 1	1.0	5094	114 ⇒ UP	Supply transistors for installation of RIN 5094.
5100	4.0		114 ⇒ UP	Provide a quad connector retaining de- vice to insure proper seating of the connector.
5102	8.5	5085	11¼ ⇒ UP	Installation of new cable connector during re-routing of peripheral signal lines.
5106	28.5	5102	11¼ ⇒ UP	Installation of re-routed peripheral ready lines for Interrogate operator, plus change to External Interrupt Priority.
5107	1.0	5106	114 ⇒ UP	Removal of PRRS termination. These signals are now terminated in the Processor.
5113	2.0	5114	11¼ → UP	Provide a single pulse or double pulse level to the 4µs Memory.
5124	0.5		114 ≯ UP	Installation of a washer on the crystal pins, of the oscillator, to eliminate possible shorting.
5127	0.5		114 ≯ UP	Correct an erroneous part number callout in Module Locator.

B 5220.51 3.1-1
March 16, 1964

SECTION 3

ADJUSTMENTS

3.1 INTRODUCTION

This section contains the necessary instructions for making all adjustments within the Central Control unit.


В	522	0.51	3.2-1	
		- /	 0()	

March 16, 1964

3.2 CLOCK PULSE WIDTH

The following steps should be taken to adjust the Clock Pulse Width:

- 1. With the Clock Mode switch in the "single pulse" position, sync scope (negative) on the leading edge of SCLS, EA B4 RO. Scope the local Clock Driver at EA B8 P7. When the START button is pressed, observe for a single pulse.
- 2. Change the Clock Mode to "double pulse" position. With the same sync and scope conditions as above, press the START button and observe for two pulses 1 μs apart.
- 3. Check the Master Oscillator for a 1 megacycle square wave by switching the Clock Mode to "normal" and pressing the START button while scoping the output of the Master Oscillator at EA D4 S2. A 1 megacycle pulse train should be present. (Refer to Figures 3.2-1 and 3.2-2).







FIGURE 3.2-1 ONE MEGACYCLE PULSE TRAIN

4. Set the pulse width, (at the -2 volt level) to .155 microseconds by adjusting the pot on the DRBLs using Figure 3.2-2.

SCOPE POINT	POTENTIOMETER LOCATION
EA C3 CO	EA C3 A2
EA D3 CO	EA D3 A2

SCOPE POINT	POTENTIOMETER LOCATION
EA C3 RO	EA C3 N2
EA D3 RO	EA D3 N2






FIGURE 3.2-2 DRBL WAVE SHAPE AND ADJUSTMENT TABLE

B 5220.51	3.3-1
M 1 7 (70	(1

March 16, 1964

3.3 VARIABLE BIAS

The following steps should be taken to adjust the Variable Bias:

- 1. Check the Master Oscillator output for a 1 megacycle square wave.
- 2. With the Clock Mode switch in "normal", press the START button and scope the output of the local clock driver, MCLD-EA (Pin EA B8 P7). A 1 megacycle pulse train should be present. (Refer to Figure 3.2-1).
- 3. Set the false level of the clock pulse to .5V by adjusting the variable bias package at EA C8 A7.
- 4. Move the scope probe to the output of the other local clock driver, MCLD-AA (Pin AA B6 P7). Set the false level to -.5V by adjusting the variable bias at AA B7 N2. (Refer to Figure 3.3-1).




FIGURE 3.3-1 LOCAL CLOCK DRIVER WAVE SHAPE

B 5220.51	3.4-1
March 16,	1964

3.4 DELAY MULTI

Figure 3.4-1 shows all pulses concerned with START Button Timing and includes each of the switch positions. If trouble is suspected in this area, Figure 3.4-1 will be of real value, but for DELAY adjustments, only the following steps are necessary.




FIGURE 3.4-1 START BUTTON TIMING CHART

- 1. To adjust Delay Multi LOAY, EA B6 V7, sync scope (positive) on LOAS, EA B4 V9. Measure the delay from the time LOAS goes false to the time LOAY goes false. This should be about 10 ms but is not critical.
- 2. Using the same sync, scope SCLS at EA B4 RO while pressing the LOAD button. SCLS should be true for a period equal to the LOAY delay minus the CLEAR relay contacts delay. This time should be about 5 ms.

NOTE

Be sure to use the LOAD button to start the checks as LOAY will not be obtained from using the START button.

B 5220.51		3.5-1	_
September	1,	1966	

3.5 DELAYED CLOCK PULSE

To adjust the delayed clock pulse:

- 1. Place the "A" probe on the normal clock at AAB6P7.
- 2. Place "B" probe on the delayed clock at AAC7J0.
- 3. Sync EXTERNAL-NEGATIVE on the normal clock at AAB6P7.
- 4. Adjust the DRSB (AAC7N2) for .5 usec delay between the leading edges of the normal and the delayed clock. See Figure 3.5-1.
- 5. Adjust the MUFW (AAC7A2) for a delayed clock width of .155 usec at the -2.0 volt level.
- 6. Set the false level to -.5V by adjusting the VB package at (AAC6A7).




FIGURE 3.5-1 DELAYED CLOCK PULSE

Section 7.2 contains a functional description of the delayed clock.

B 5220.51 4.1-1
March 16, 1964

SECTION 4

ASSEMBLY AND DISASSEMBLY

4.1 VOLTAGE REGULATOR

Refer to Section 4 of the Power Supply Manual for the procedure to disassemble and assemble the Voltage Regulator.

B 5220.51 4.2-1

March 16, 1964

4.2 WIRE WRAP PINS

REMOVAL

- 1. Remove wires with unwrapping tool.
- 2. If pin is bent, straighten it with long nose pliers.
- 3. Push on pin from the wire side with long nose pliers. As soon as the pin clears the block (package side), grasp the pin with the pliers and pull it out.
- 4. If the pin is broken off flush with the pin block, use a small drift punch or another pin held with the pliers to drive the pin out.

REPLACEMENT

- 1. Insert the pin in the block from the package side of the gate. Make sure that the pin is inserted correctly (the contact side of the pin points away from the slot on the side of the pin hole).
- 2. Take the long-nose pliers and pull on the pin from the wire side until the pin is even with adjacent pins. Do not pull it too far or the pin block may be damaged.

NOTE

The M row pins are U shaped and do not extend through to the package side.

в 5220.51	4.3-1
March 16,	1964

4.3 PACKAGES

INSTALLATION AND REMOVAL

- 1. All parallel plate packages with the exception of the Local Clock Drivers will be fitted with a permanent handle for insertion and extraction.
- 2. Diode and resistor sticks will have a tool provided for insertion and extraction.

CAUTION

This tool must be removed before the gate is closed or the package may be damaged.

WARNING

Power must be OFF before removing any element.

B 5220.51 5.1-1 September 1, 1966

SECTION 5

INSTALLATION

√ 5.1 INTRODUCTION

The installation and check out of the Central Control Unit will follow the check out of primary power and cabinet regulators as described in the Power Supply Manual, Section 5.

All of the cables connecting to and used within Central Control are listed in Subject 5.2 of this manual.

The inter-gate cables in the latter part of the listing have already been installed, and are listed for reference only.

The cable listing is for a maximum system. However, those cables for units not part of the customer system will not be shipped.

To add new units to a system, refer to Subject 5.5.

[/]Changes or additions since last issue.

March 16, 1964

5.2 POWER AND INFORMATION CABLING

POWER CABLES

Previously installed cables for power checkout should include those numbered: 25-23, 25-32, 25-41 adn 209.

To complete the power wiring, the following cables should be installed: 25-11, 25-12, 225, 226, 231, 254 and 255.

Refer to the cable list (Table 5.2-1) for location and routing. When completed, check off all of the cables installed up to this time.

INFORMATION CABLES

The remaining CC cables are for information and control purposes. Install the cables in the order listed, follow the tray routing indicated and check off each cable as it is installed.

TABLE 5.2-1 INTER-UNIT CABLE LIST

CABLE	CABLE FUNCTION	FROM		TO		VIA
NO.		UNIT	CONNECTOR	UNIT	CONNECTOR	TRAY
1-0A	MEMORY WRITE, ADD EXCHANGE	СС	BA AO A7	MEM-0	AJ J1 A2	3R
1-0B	MEMORY WRITE, ADD EXCHANGE	СС	BA AO N7	MEM-0	AJ J1 N2	3R
1-1A	MEMORY WRITE, ADD EXCHANGE	CC	BA BO A7	MEM-1	AJ J1 A2	4R
1-1B	MEMORY WRITE, ADD EXCHANGE	CC	BA BO N7	MEM-1	AJ J1 N2	4R
1-2A	MEMORY WRITE, ADD EXCHANGE	cc	BA CO A7	MEM-2	AJ J1 A2	3R
1-2B	MEMORY WRITE, ADD EXCHANGE	СС	BA CO N7	MEM-2	AJ J1 N2	3R
1-3A	MEMORY WRITE, ADD EXCHANGE	cc	BC AO A7	MEM-3	AJ J1 A2	8R
1-3B	MEMORY WRITE, ADD EXCHANGE	СС	BC AO N7	MEM-3	AJ J1 N2	8R
1-4A	MEMORY WRITE, ADD EXCHANGE	CC	BC BO A7	MEM-4	AJ J1 A2	4R
1-4B	MEMORY WRITE, ADD EXCHANGE	CC	BC BO N7	MEN-4	AJ J1 N2	4R
1-5A	MEMORY WRITE, ADD EXCHANGE	СС	BC CO A7	MEM-5	AJ J1 A2	8R
1-5B	MEMORY WRITE, ADD EXCHANGE	СС	BC CO N7	MEN-5	AJ J1 N2	8R
1-6A	MEMORY WRITE, ADD EXCHANGE	СС	BE AO A7	MEM-6	AJ J1 A2	5R
1-6B	MEMORY WRITE, ADD EXCHANGE	СС	BE AO N7	MEM-6	AJ J1 N2	5R
1-7A	MEMORY WRITE, ADD EXCHANGE	СС	BE BO A7	MEM-7	AJ J1 A2	9R
1-7B	MEMORY WRITE, ADD EXCHANGE	cc	BE BO N7	MEM-7	AJ J1 N2	9R
2-0A	MEMORY READ EXCHANGE	MEM-0	AJ K1 A7	CC	AC AO A2	3F
2-0B	MEMORY READ EXCHANGE	MEM-0	AJ K1 N7	CC	AC AO N2	3F
2-1A	MEMORY READ EXCHANGE	MEM-1	AJ K1 A7	CC	AC BO A2	6F
2-1B	MEMORY READ EXCHANGE	MEM-1	AJ K1 N7	CC	AC BO N2	6F
2-2A	MEMORY READ EXCHANGE	MEM-2	AJ K1 A7	СС	AC CO A2	5R
2-2B	MEMORY READ EXCHANGE	MEM-2	AJ K1 N7	CC	AC CO N2	5R
2-3A	MEMORY READ EXCHANGE	MEM-3	AJ K1 A7	CC	AC DO A2	7F
2-3B	MEMORY READ EXCHANGE	MEM-3	AJ K1 N7	CC	AC DO N2	7F
2-4A	MEMORY READ EXCHANGE	MEM-4	AJ K1 A7	СС	AE AO A2	4R
•				Conti	nued on next	page

Table 5.2-1 Power Cables

		<u> </u>	FROM		то	VIA
CABLE NO.	FUNCTION	UNIT	CONNECTOR	UNIT	CONNECTOR	TRAY
2-4B	MEMORY READ EXCHANGE	MEM-4	AJ K1 N7	CC	AE AO N2	4R
2-5A	MEMORY READ EXCHANGE	MEM-5	AJ K1 A7	cc	AE BO A2	8F
2-5B	MEMORY READ EXCHANGE	MEM-5	AJ K1 N7	cc	AE BO N2	8F
2-6A	MEMORY READ EXCHANGE	MEM-6	AJ K1 A7	cc	AE CO A2	6F
2-6B	MEMORY READ EXCHANGE	MEM-6	AJ Kl N7	cc	AE CO N2	6F
2-7A	MEMORY READ EXCHANGE	MEM-7	AJ K1 A7	cc	AE DO A2	9F
2-7B	MEMORY READ EXCHANGE	MEM-7	AJ Kl N7	cc	AE DO N2	9F
3-1	I/O INPUT LINES	cc	EC AO A2	1/0-1	AC DO A7	3F
3-2	I/O INPUT LINES	cc	EC BO A2	1/0-2	AC DO A7	3R
3-3	I/O INPUT LINES	cc	EC CO A2	1/0-3	AC DO A7	5R
3-4	I/O INPUT LINES	cc	EC DO A2	I/0-4	AC DO A7	5F
4-1A	I/O MEMORY READ EXCHANGE	cc	AC CO A7	I/0-1	AE AO N2	7R
4-1B	I/O MEMORY READ EXCHANGE	cc	AC CO N7	1/0-1	AE BO N2	7R
4-2A	I/O MEMORY READ EXCHANGE	cc	AC DO A7	1/0-2	AE AO N2	7R
4-2B	I/O MEMORY READ EXCHANGE	cc	AC DO N7	1/0-2	AE BO N2	7R
4-3A	I/O MEMORY READ EXCHANGE	CC	AE CO A7	1/0-3	AE AO N2	10R
4-3B	I/O MEMORY READ EXCHANGE	cc	AE CO N7	1/0-3	AE BO N2	10R
4-4A	I/O MEMORY READ EXCHANGE	CC	AE DO A7	I/0-4	AE AO N2	10F
4-4B	I/O MEMORY READ EXCHANGE	cc	AE DO N7	1/0-4	AE BO N2	10F
5-1A	I/O MEMORY WRITE EXCHANGE	1/0-1	AE CO N7	cc	BA CO A2	5R
5-1B	I/O MEMORY WRITE EXCHANGE	1/0-1	AE DO A7	cc	BA CO N2	5R
5-2A	I/O MEMORY WRITE EXCHANGE	1/0-2	AE CO N7	cc	BC AO A2	5R
5-2B	I/O MEMORY WRITE EXCHANGE	1/0-2	AE DO A7	cc	BC AO N2	5R
5-3A	I/O MEMORY WRITE EXCHANGE	1/0-3	AE CO N7	СС	BC CO A2	7R
5-3B	I/O MEMORY WRITE EXCHANGE	1/0-3	AE DO A7	СС	BC CO N2	7R
5-4A	I/O MEMORY WRITE EXCHANGE	1/0-4	AE CO N7	СС	BC CO A2	10R
5-4B	I/O MEMORY WRITE EXCHANGE	1/0-4	AE DO A7	СС	BE CO N2	10R
6-1	I/O OUTPUT LINES	1/0-1	AC BO A7	СС	EC AO N2	3 F
6-2	I/O OUTPUT LINES	1/0-2	AC BO A7	cc	EC BO N2	3F
6-3	I/O OUTPUT LINES	1/0-3	AC BO A7	СС	EC CO N2	5R
6-4	I/O OUTPUT LINES	1/0-4	AC BO A7	СС	EC DO N2	5F
7-A	INTERRUPT & CONTROL	СС	EA CO A7	PA	DA CO N2	8F
7-B	INTERRUPT & CONTROL	СС	EA CO N7	PB	DA CO N2	2F
8-AA	Pk MEMORY WRITE EXCHANGE	PA	DE CO N7	CC	BA AO A2	7F
8-AB	Pk MEMORY WRITE EXCHANGE	PA	DC BO A7	СС	BA AO N2	5F
8-BA	Pk MEMORY WRITE EXCHANGE	PB	DE CO N7	CC	BE AO A2	8 F
8-BB	Pk MEMORY WRITE EXCHANGE	PB	DC BO A7	СС	BE AO N2	5F
9-AA	Pk MEMORY READ EXCHANGE	СС	AC AO A7	PA	EE DO A2	7F
9-AB	Pk MEMORY READ EXCHANGE	СС	AC AO N7	PA	EE CO N2	5F
9-BA	Pk MEMORY READ EXCHANGE	СС	AE AO A7	PB	EE DO A2	8F
9 -BB	Pk MEMORY READ EXCHANGE	cc	AE AO N7	PB	EE CO N2	5F
10 -A	INTERRUPT & CONTROL	PA	EA DO A7	СС	EA CO A2	7F
10-B	INTERRUPT & CONTROL	PB	EA DO A7	СС	EA CO N2	3 F
11	PAPER TAPE - RDR/PUNCH SIGNAL	СС	DC AO N7	D & D	DD J8	5 F
12-1	MAGNETIC TAPE - TTU - A	cc	EE AO A2	D & D	DE L1	7F
12-2	MAGNETIC TAPE - TTU - B	CC	EC DO N7	D & D	DE L2	8R
12-3	MAGNETIC TAPE - TTU - C	CC	EE AO N2	D & D	DE L3	7F
12-4	MAGNETIC TAPE - TTU - D	CC	EE AO N7	D & D	DE L4	8R

Continued on next page

B 5220.51

5.2-3

March 16, 1964

(Table 5.2-1 Continued)

CABLE	FUNCTION		FROM		ТО		
NO.			CONNECTOR	UNIT	CONNECTOR	TRAY	
12-5	MAGNETIC TAPE - TTU - E	СС	EE BO A2	D & D	DE L5	7 F	
12-6	MAGNETIC TAPE - TTU - F	СС	EE BO A7	D & D	DE L6	9 F	
12-7	MAGNETIC TAPE - TTU - H	СС	EE BO N2	D & D	DE L7	9 F	
12-8	MAGNETIC TAPE - TTU - J	СС	EE BO N7	D & D	DE L8	9 F	
12-9	MAGNETIC TAPE - TTU - K	СС	EE CO A2	D & D	DE M1	11F	
12-10	MAGNETIC TAPE - TTU - L	СС	EE CO A7	D & D	DE M2	10 F	
12-11	MAGNETIC TAPE - TTU - M	СС	EE CO N2	D & D	DE M3	11F	
12-12	MAGNETIC TAPE - TTU - N	CC	EE CO N7	D & D	DE M4	10F	
12-13	MAGNETIC TAPE - TTU - P	СС	EE DO A2	D & D	DE M5	11F	
12-14	MAGNETIC TAPE - TTU - R	СС	EE DO A7	D & D	DE M6	10 F	
12-15	MAGNETIC TAPE - TTU - S	CC	EE DO N2	D & D	DE M7	11F	
12-16	MAGNETIC TAPE - TTU - T	СС	EE DO N7	D & D	DE M8	10 F	
13	PRINTER KEYBOARD SIGNAL	СС	DC AO A2	D & D	DD J1	3F	
15-1	100/500 CPM PUNCH SIGNAL	СС	DC CO A2	D & D	DD K1	5 F	
17-1	#1 200/800 CPM READER SIGNAL	СС	DC CO N2	D & D	DD K3	5F	
17-2	#2 200/800 CPM READER SIGNAL	СС	DC CO N7	D & D	DD K4	5F	
19	INQUIRY SIGNAL	CC	DC AO A7	D & D	DD J2	4F	
20-1	#1 PRINTER SIGNAL	СС	DC DO A2	D & D	DD K5	6F	
20-2	#2 PRINTER SIGNAL	СС	DC DO A2	D & D	DD K7	6F	
21	PAPER TAPE PUNCH SIGNAL	СС	DC BO A7	D & D	DD J6	4F	
22	PAPER TAPE READ SIGNAL	СС	DC DO A7	D & D	DD K2	8 F	
23-1	#1 DRUM SIGNAL	СС	DC BO A2	D & D	DD J5	4F	
23-2	#2 DRUM SIGNAL	СС	DC BO N2	D & D	DD J7	4F	
25-11	(#00 AWG) GROUND	D & D	DA J1 03	СС	CA K1 07	2R	
25-12	(#00 AWG) GROUND	D & D	DA J1 03	СС	CU K1 07	2R	
25-23	(#10 AWG) +20V	D & D	DB L4 05	СС	CS K1 12	1 F	
25-32	(#12 AWG) +50V	D & D	DB L1 05	CC	CT N2 04	1F	
25-41	(#12 AWG) -33V	D & D	DB J2 05	СС	CT N2 01	1R	
37	CC INDICATOR INPUT	CC	EA AO A2	D & D	AH J1	2F	
38	CC INDICATOR INPUT	СС	AA AO A2	D & D	AH Kl	2F	
39	CC INDICATOR INPUT & MANUAL CONTROL	CC	AA AO N2	D & D	AH Ll	2F	
40	CC MANUAL CONTROL	D & D	AH M1	СС	EA AO N2	2F	
41	CC MANUAL CONTROL	D & D	AH N1	СС	AA BO A2	2F	
42	CC MISCELLANEOUS	D & D	AH Pl	СС	EA BO A2	2F	
140	POWER GATE "A" - D & D	CC	CS 07	D & D	AE AO A7	1R	
170	CLOCK CABLE I/O-1	СС	EA D2 Y6	1/0-1	AA C7 Y4	2R	
					AC B8 L4		
					AE C6 Y9		
171	CLOCK CABLE I/O-2	СС	EA D2 Y7	1/0-2	AA C7 Y4	2R	
				† -	AC BS L4		
		† · · · · · · · · · · · · · · · · · · ·		1	AE C6 Y9		
172	CLOCK CABLE I/O-3	CC	EA D2 Y8	1/0-3	AA C7 Y4	2R	
		<u> </u>			AC B8 L4		
		1		 	AE C6 Y9	1	
173	CLOCK CABLE 1/0-4	СС	EA D2 Y9	1/0-4	AA C7 Y4	2R	
<u> </u>		†	t	†	AC BS L4	1	
		1	T	T	AE C6 Y9	T	
175	PA CLOCK CABLE "A" RACK	СС	EA C2 L6	PA	AA C5 L9	2R	
L				Conti	nued on next	20.00	

(Table 5.2-1 Continued)

CABLE			FROM	-	то	VIA
NO.	FUNCTION	UNIT	CONNECTOR	UNIT	CONNECTOR	TRAY
175	PA CLOCK CABLE "A" RACK	CC	EA C2 L6	PA	AC C5 L9	2R
-					AE C5 L9	
176	PA CLOCK CABLE "B" RACK	CC	EA C2 L7	PA	BA C6 L9	2R
					BC C6 L9	
	,				BE C5 L9	
177	PA CLOCK CABLE "D" RACK	CC	EA C2 L8	PA	DA C6 L9	2R
					DC C6 L9	
					DE C6 L9	
178	PA CLOCK CABLE "E" RACK	CC	EA C2 L9	PA	EA B6 Y9	2R
					EE B6 Y9	
179	PA CLOCK CABLE "J" RACK	СС	EA C2 L5		JC C6 L9	
					JE C6 L9	
180	PB CLOCK CABLE "A" RACK	CC	EA C2 Y6	PB	AA C5 L9	2R
					AC C5 L9	
					AE C5 L9	
181	PB CLOCK CABLE "B" RACK	CC	EA C2 Y7	PB	BA C6 L9	2R
					BC C6 L9	
					BE C5 L9	
182	PB CLOCK CABLE "D" RACK	CC	EA C2 Y8	PB	DA C6 L9	2R
					DC C6 L9	
 					DE C6 L9	
183	PB CLOCK CABLE "E" RACK	CC	EA C2 Y9	PB	EA B6 Y9	2R
			<u> </u>		EE B6 Y9	
184	PB CLOCK CABLE "J" RACK	СС	EA C2 Y5	PB	JC C6 L9	2R
					JE C6 L9	
187	MO CLOCK CABLE .	CC	EA D2 L2	MEM-0	AJ J1 Y9	2F
188	M1 CLOCK CABLE	CC	EA D2 L3	MEM-1	AJ J1 ¥9	2F
189	M2 CLOCK CABLE	CC	EA D2 L4	MEM-2	AJ J1 Y9	NT
190	M3 CLOCK CABLE	СС	EA D2 L5	MEM-3	AJ J1 ¥9	NT
191	M4 CLOCK CABLE	СС	EA D2 L6	MEM-4	AJ J1 Y9	2F
192	M5 CLOCK CABLE	CC	EA D2 L7	MEM-5	AJ J1 Y9	2F
193	M6 CLOCK CABLE	CC	EA D2 L8	MEM-6	AJ J1 Y9	2F
194	M7 CLOCK CABLE	CC	EA D2 L9	MEM-7	AJ J1 Y9	2F
209	(#0 AWG) -19V	PS	DA M4 B2	СС	CA J1 01	2R
225	(#14 AWG) 115VAC (FAN CIRCUIT)	D & D	FAK1 06/07	СС	FAK1 06/07	NT
226	(#14 AWG) 115VAC (FAN CIRCUIT)	СС	FAK1 06/07	M-SS1	FAK1 06/07	NT
231	(#12 AWG) 115VAC (CONVENIENCE CIRCUIT) D & D	DFP1 03/04	cc	HBL1 01/02	NT
					HBL2 01/02	
254	POWER CONTROL	D & D	DC L1	СС	DC CO A7	9 F
:265	POWER CONTROL	D & D	DC L1	СС	EC AO N7	9 F

B 5220.51

5.2-5

March 16, 1964

Table 5.2-2 Inter-Gate Cable List

CABLE	DVDVOTV OV		FROM		то	VIA
NO.	FUNCTION	UNIT	CONNECTOR	UNIT	CONNECTOR	TRAY
24-25	HEAT & EXCESS CURRENT SENSE	CC	AA A1 YO	CC	VOLT. REG.	1R
70	CC INTER-GATE	cc	EA BO A7	CC	AA BO N2	3R
71-A	CC INTER-GATE	СС	AA CO A7	CC	BA DO A2	NT
71-B	CC INTER-GATE	CC	AA CO N7	CC	BC DO A2	NT
71-C	CC INTER-GATE	cc	AA DO A7	CC	BE BO A2	NT
72	CC INTER-GATE	cc	AE BO A7	cc	AA CO N2	NT
7 3	CC INTER-GATE	cc	DA DO N2	CC	EA AO N7	NT
75-1	CC INTER-GATE	СС	EC AO A7	CC	DA AO A2	NT
75-2	CC INTER-GATE	CC	EC BO A7	CC	DA BO A2	NT
75-3	CC INTER-GATE	CC	EC CO A7	CC	DA CO A2	NT
75-4	CC INTER-GATE	cc	EC DO A7	CC	DA DO A2	NT
128	CC POWER GATE "D"	cc	DA BO N7	CC	CS 14	1 F
129	CC POWER GATE "D"	cc	DC BU N7	CC	CS 15	1 F
131	CC POWER GATE "A"	CC	AA BO N7	CC	CS 01	1R
132	CC POWER GATE "A"	cc	AC BO N7	CC	CS 02	1R
133	CC POWER GATE "A"	CC	AE BO N7	CC	CS 03	1R
134	CC POWER GATE "B"	cc	BA DO A7	CC	CS 04	1R
135	CC POWER GATE "B"	cc	BC DO A7	CC	CS U5	1R
136	CC POWER GATE "B"	cc	BE CO A7	CC	CS 06	1R
137	CC POWER GATE "E"	CC	EA BO N7	CC	CS 11	1 F
138	CC POWER GATE "E"	CC	EC BO N7	CC	CS 12	1F
139	CC POWER GATE "E"	cc	EE AO A7	CC	CS 13	1 F
195	CC CLOCK CABLE "E" RACK	cc	EA D2 Y5	cc	EA B7 Y9	NT
196	CC CLOCK CABLE "A" RACK	cc	EA D2 Y4	CC	AA B5 Y9	2F
197-9	CC "A" GATE - GROUND	cc	GATE "A"	cc	CA K1 01	NT
197-10	CC "B" GATE - GROUND	СС	GATE "B"	CC	CA K1 02	NT
197-11	CC "D" GATE - GROUND	СС	GATE "D"	cc	CU K1 02	NT
197-12	CC "E" GATE - GROUND	СС	GATE "E"	CC	CU K1 01	NT
235	(#14 AWG) 115VAC - REGULATOR FAN	СС	FA K1 01/12	cc	CR J1 03/04	NT

5.3 POWER AND SYSTEM CLOCK CHECKS

INTRODUCTION

It is assumed that all system power and information cables have been installed, the voltage regulators in all units and voltage control and sensing has been checked out according to instructions in the Power Supply Manual, Section 5.

CHECKS

The following steps should be taken before applying power to the system.

- 1. Check all units for broken wires, loose connections, etc.
- 2. See that all packages, plugs, cards etc., are firmly plugged in.
- 3. Put the DC Lockout switch in the LOCKOUT position and bring up power.
- 4. Assuming system power holds normally, throw the DC LOCKOUT switch down, while observing the voltage sensing panel in D & D for any indication of power failure.
- 5. If there are any indications of DC failure, refer to Section 3 of the Power Supply Manual for a recheck of voltage regulators and overcurrent sensing adjustments.
- 6. Turn the DC LOCKOUT switch again to the "LOCKOUT" position. Check the -12V, -4.5V, -1.2V and +20V at the CC regulators to verify that these voltages are removed.
- 7. Bring up DC power again (4 and 5), and check for proper set and reset of all flip-flops on the CC display panel in the D & D unit.
- 8. Check the System Clock as explained in Section 3 of this manual.

B 5220.51 5.4-1 September 1, 1966

15.4 DUMMY PLUGS (GROUND CLOSURES)

INTRODUCTION

Certain points must be grounded by dummy plugs in Central Control to prevent floating levels when a unit is not present.

NOTE

Dummy plugs for I/O 4 and PB are not required starting with systems shipped after June 1966.

The following dummy plugs must be installed if the unit is not present.

PLUG	UNIT	LEVEL GROUNDED	LOCATION
Х	PA	MAIL, DO2S, DO7S	ACAOA7
х	PA	BUSL, CMIL	EACOA2
х	PB	MAIL, DO2S, DO7S	AEAOA7
х	PB	BUSL, CMIL	EACON2
х	I/O 2	MANF, RO7S, RO2S	ACD0A7
х	1/0 3	MANF, RO7S, RO2S	AECOA7
х	I/O 4	MANF, RO7S, RO2S	AEDOA7
Y	1/0 2	D16, Z46, Z46	ECBON2
Y	1/0 3	D16, Z46, Z46	ECCON2
Y	I/O 4	D16, Z46, Z46	ECDON2
Z	PB	101F	EACON7

√Changes or additions since last issue.

в 5220.51		5.5-1
September	1	, 1966

5.5 ADDING UNITS TO THE SYSTEM

INTRODUCTION

To reduce the number of unused pluggables sent to the field, unused pluggables are unloaded from Central Controls shipped after June 1966. The Central Control is loaded, however, for the BASIC SYSTEM configuration as defined below.

BASIC SYSTEM

The BASIC SYSTEM consists of:

1 Data Processor "A"

1 Central Control

1 Display and Distribution

l Disk File Control

1 Operators Console

1 Power Supply

3 I/O Control Units

5 Core Memories

8 Tape Transports

1 Data Communication Control 2 Card Readers

1 Card Punch

2 Printers

MODIFICATION KITS

Table 5.5-1 shows which modification kits must be installed when new units are added to the B5500 system. Each modification kit requires a set of instructions for adding pluggables and cables and for removing ground closures. These instructions are covered under MODIFICATION INSTRUCTIONS and are listed by kit designations (B*, C, etc.).

TABLE 5.5-1

UNIT		DP -B	1/0-4
		B*	M *
M EM - 5	F*	C.	G
MEM-6	Н*	D	J
M EM - 7	K*	E	L


NOTE

Those modification kits which have an asterisk (*) must be installed before those modification kits without an asterisk. For example, if DP-B is being added to a system which already has a MEM-5, then modification kit B* and C must be installed. Modification kit F* was installed previously with MEM-5. If I/O-4 is being added to a system, then those modification kits in Table 5.5-2 must also be installed.

Table 5.5-2 shows which modification kits must be installed when new peripheral units are added.

TABLE 5.5-2

UNIT		1/0-4
		M *
TTU-K	AA*	AK
TTU-L	AB*	AL
TTU-M	-AC*	AM
TTU-N	AD*	AN
TTU-P	AE*	AP
TTU-R	AF*	AR
TTU-S	AG*	AS
TTU-T	AH*	AT
DFC #2	N*	P
PTR #1	R*	S
PTR #2	T*	Ü
PTP #1	V*	W
PTP #2	X*	Y
DRUM #1	A*	Q
DRUM #2	I*	Z



B 5220.51 5.5-3 September 1, 1966

MODIFICATION INSTRUCTIONS

Instructions for Modification Kit B*

To add DP-B, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	AE A2 N2	1180 1883-29	AA D5 L2*	1182 8985-29	AE A6 Y7	1182 8985-29	AE B7 L9
***	AE A4 N7	.,	AA D5 L5*	1.	AE A6 Y8	11	AF Al YO
**	AE A5 N2		AA D5 L8*	**	AE A6 Y9	11	AF Al Yl
**	AE B2 A2	-1	AA D5 Y2*		AE A7 YO	**	AF Al Y2
**	AE B4 A7		AA D5 Y5*	(1)	AE A7 Y1	.,	AF Al Y3
11	AE B5 A2	11	AA D5 Y8*	**	AE A7 Y2	,,	AF Al Y4
**	AF AO N2	••	AA D6 L1*	••	AE A7 Y3	*1	AF Al Y5
1	AF AO N7		AA D6 L4	**	AE A7 Y4	**	AF Al Y6
**	AF BO A2	11	AA D6 Y1*	*1	AE A7 Y5	**	AF Al Y7
**	AF BO A7	11	AA D6 Y4*	**	AE A7 Y6	**	AF Al Y8
				**	AE A7 Y7	11	AF A1 Y9
1180 1883-04	AA C4 Y2	1115 7377	AB AO N7	**	AE A7 Y8		AF A2 Y0
	AE A5 L6	.,	AB A4 N2	11	AE A7 Y9	**	AF A2 Y1
.,	AE A5 L7	11	AB BO N7	N	AE B2 L7	,,	AF A2 Y2
**	AE A8 L1		AB CO N7	19	AE B2 L8		AF A2 Y3
		.,	AB DO N7	14	AE B2 L9	"	AF A2 Y4
1180 1883-16	AA C3 L2			1.7	AE B3 L0		AF A2 Y5
**	AA C3 L3	1193 3462	AE AI Y9	11	AE B3 L1	"	AF A2 Y6
**	AA C3 L4	**	AE A4 Y4	**	AE B3 1.2	**	AF A2 Y7
**	AA C3 L5	,,	AE A5 L5	**	AE B3 L3	**	AF A2 Y8
	AA C3 Y6	11	AE A9 Y9	0	AE B3 L4	**	AF A2 Y9
**	AA C3 Y7	**	AE B1 1.9	**	AE BO LO	"	AF A3 YO
11	AA C3 Y8		AE B4 L4	ш	AF B3 16		AF A3 Y1
**	AA C3 Y9	11	AE B9 L9	11	AE B5 L5	,,	AF A3 Y2
**	AB AO Y4				AE B5 L6	11	AF A3 Y3
**		1182 8985-29	AE A2 Y7	**	AE B5 L7	**	AF A3 Y4
**	AB BO Y4	**	AE A2 Y8	+1	AE B5 L8	••	AF B1 L0
**	AB CO Y4	*1	AE A2 Y9	11	AE B5 L9	11	AF B1 L1
11	AB DO Y4	**	AE A3 YO	11	AE B6 L0	**	AF B1 L2
		**	AE A3 Y1	**	AE B6 L1	***	AF B1 L3
1180 1883-17	AA C3 L6	• • • • • • • • • • • • • • • • • • • •	AE A3 Y2	17	AE B6 L2	11	AF B1 L4
"	AA C3 L7	11	AE A3 Y3	, H	AE B6 L3	11	AF Bl L5
**	AA C3 L8	**	AE A3 Y4	11	AE B6 L4	11	AF Bl L6
.,	AA C3 L9	11	AE A3 Y5	**	AE B6 L5	.0	AF B1 L7
,,	AA C3 Y2	**	AE A3 Y6	**	AE B6 L6	**	AF Bl L8
*1	AA C3 Y3	**	AE A5 Y5	***	AE B6 L7	***	AF B1 L9
11	AA C3 Y4	11	AE A5 Y6	**	AE B6 L8	19	AF B2 L0
11	AA C3 Y5	**	AE A5 Y7	**	AE B6 L9	11	AF B2 L1
	00 .0	**	AE A5 Y8	11	AE B7 L0	**	AF B2 L2
1180 1883-23	AA A4 Y7	.,	AE A5 Y9	11	AE B7 L1	**	AF B2 1.3
"	AA A4 Y8	••	AE A6 YO	**	AE B7 L2	**	AF B2 1.4
	AA A4 Y9	*1	AE A6 Y1	+1	AE B7 L3	,,	AF B2 L5
**	AA A5 Y0	.,	AE A6 Y2		AE B7 L4		AF B2 1.6
		19	AE A6 Y3		AE B7 L5		AF B2 L7
.,	AA A5 Y1	14	II I	11	П		1
	AA A5 Y2		AE A6 Y4 AE A6 Y5		AE B7 L6 AE B7 L7	11	AB B2 L8
11	AA A5 Y3 AA A5 Y4	11	AE A6 Y6	416	AE B7 L7	,,	AF B2 L9

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1182 8985-29	AF B3 L1	1183 2698-16	AA C4 YO	1188 1067	AF A1 LO	1191 8299	AE A5 A2
**	AF B3 L2					"	AE A7 A2
**	AB B3 L3	1188 1067	AB D1 Y2	1190 0768	AA C1 YO		
11	AF B3 L4	11	AD A1 L2				
		"	AD D1 YO	1191 8299	AE A4 A7		
1183 2698-16	AA C4 LO						
	1				1		
1178 4147	BC D4 N2*	1182 8985-29	BA B9 L2	1182 8985-29	BB A3 Y6	1182 8985-29	BC B4 L5
		"	BA B9 L3	••	BB A3 Y7		BC B4 L6
1180 1883-04	BA AS L3	.,	BA B9 1.4	.,	BB A3 Y8	11	BC B4 L7
11	BB DO Y9*	"	BA B9 Y0	.,	BB A3 Y9		BC B4 L8
**	BC A8 L3	11	BA B9 Y1	**	BB B3 L5	••	BC B4 L9
		.,	BA B9 Y2	••	BB B3 L6	11	BC B4 Y5
1180 1883-25	BA D6 L1	,,	ва в9 үз	,,	BB B3 L7		BC B4 Y6
		10	BA B9 Y4	11	BB B3 L8	11	BC B4 Y7
1180 1883-29	BC D6 Y7	••	BA C4 L5	11	BB B3 L9	**	BC B4 Y8
	BA D6 Y7	*1	BA C4 L6		BB B3 Y5	"	BC B4 Y9
		11	BA C4 L7		BB B3 Y6	••	BC B9 L0
1182 8985-04	BA D3 Y5*	**	BA C4 L8	++	BB B3 Y7		BC B9 L1
11	BA D3 Y6*	**	BA C4 L9	11	BB B3 Y8	**	BC B9 L2
	BA D3 Y8*	**	BA C4 Y5	1.1	BB B3 Y9	***	BC B9 L3
	BC D3 Y5*	,,	BA C4 Y6	"	BB C3 L5	,,	BC B9 L4
11	BC D3 Y6*	"	BA C4 Y7	.,	BB C3 L6	**	BC B9 Y0
		**	BA C4 Y8		BB C3 L7	**	BC B9 Y1
1182 8985-29	BA A4 Y5	**	BA C4 Y9		BB C3 L8	11	BC B9 Y2
**	BA A4 Y6	**	BA C9 LO		BB C3 L9	**	BC B9 Y3
	BA A4 Y7	",	BA C9 L1		BB C3 Y5	**	BC B9 Y4
**	BA A4 Y8	**	BA C9 L2	"	BB C3 Y6	11	BC C4 L5
11	BA A4 Y9	11	BA C9 L3	"	BB C3 Y7	,,	BC C4 L6
11	BA A9 YO	. ,,	BA C9 L4	.,	BB C3 Y8	**	BC C4 L7
**	BA A9 Y1	"	BA C9 Y0		BB C3 Y9	.,	BC C4 L8
	BA A9 Y2		BA C9 Y1	**	BB D3 L5	.,	BC C4 L9
**	BA A9 Y3	**	BA C9 Y2	"	BB D3 L6	"	BC C9 L0
11	BA A9 Y4	**	BA C9 Y3	,,	BB D3 L7	••	BC C9 L1
**	BA B4 L5	*1	BA C9 Y4		BB D3 L8		BC C9 1.2
11	BA B4 Lb	,,	BA D4 L5		BB D3 L9	**	BC C9 L3
**	BA B4 L7	"	BA D4 L6		BC A4 Y5	**	BC C9 L4
**	BA B4 L8	"	BA D4 L7	-11	BC A4 Y6	"	BD A3 Y5
**	BA B4 L9	11	BA D4 L8		BC A4 Y7	**	BD A3 Y6
11	BA B4 Y5	.,	BA D4 L9	11	BC A4 Y8	**	BD A3 Y7
11	BA B4 Y6	"	BA D9 L0		BC A4 Y9	"	BD A3 Y8
11	BA B4 Y7	.,	BA D9 L1		BC A9 YO	"	BD A3 Y9
**	BA B4 Y8	**	BA D9 L2		BC A9 Y1	"	BD B3 L5
**	BA B4 Y9	.,	BA D9 L3	**	BC A9 Y2	**	BD B3 1.6
**	BA B9 LO		BA D9 L4		BC A9 Y3	11	BD B3 L7
**	BA B9 L1	**	BB A3 YS		BC A9 Y4	**	BD B3 L8

B 5220.51 5.5-5 September 1, 1966

			1		1	T	1
ASSEMBLY #	LOCATION						
1182 8985-29	BD B3 L9	1188 1067	BC A5 L3	1188 1067	BC D5 Y4	1190 0768	BE A1 L4
	BD B3 Y5	**	BA D5 Y4	11	BE A5 L4	-11	BE Al L5
"	BD B3 Y6	••	BC A5 L4	"	BC D9 Y8	"	BE AL YO
"	BD B3 Y7	11	BA D9 Y8	**	BE A9 L8	11	BE A1 Y2
"	BD B3 Y8	11	BC A9 L8	"	BC D9 Y9	11	BE A1 Y4
11	BD B3 Y9	++	BA D9 Y9	"	BE A9 L9	11	BE AL Y5
	BD C3 L5	+1	BC A9 L9	**	BD D4 Y3		
	BD C3 L6		BB D4 Y3	"	BF A4 L3	1191 8299	BA A8 A7*
	BD C3 L7	11	BD A4 L3	,,	BD D4 Y4	11	BA A9 A2*
	BD C3 L8	,,	BB D4 Y4	11	BF A4 L4	11	BB D1 N7*
	BD C3 L9	,,	BD A4 L4			"	BC A8 A7*
		,,	BC D5 Y3	1190 0768	BE A1 LO	"	BC A9 A2*
1188 1067	BA D5 Y3	11	BE A5 L3		BE A1 L2		
							
1180 1883-02	EB B3 L1	1180 1883-04	EB C4 L2	1180 1883-29	EA B9 Y6	1193 3462	EA C2 YO
		**	EB C4 Y2	**	EA B9 Y7	"	EB B0 Y6
1180 1883-03	EB B1 L8	,,	EB C4 Y8	"	EA B9 Y8		
"	EB B3 Y2			''	EA B9 Y9	1182 8985-29	EB B0 L8
11	EB B4 Y6	1180 1883-17	EB B1 L9	11	EA C4 Y7	н	EB BO L9
"	EB C4 L6		<u> </u>	.,	EA C7 L3		
,,	EB C4 L8	1180 1883-23	EA C7 L4	.,	EA C7 L5	1183 2698-03	EB B3 LO
"	EB C4 Y6			.,	EB BO Y7		
	<u> </u>	1180 1883-25	EA A3 Y8	"	EB B1 L5	1190 0768	EA C1 YO
1180 1883-04	EA A3 Y9	"	EB B3 L3	"	EB Bl L6	"	EA C1 Y2
,,	EA C7 L2	.,	EB Cl L9	"	EB Bl L7	11	EA Cl Y4
11	EB B3 L2	ļ		"	EB B4 L7		
	EB B3 Y6	1180 1883-29	EA B9 Y5	"	EB C3 L2		

Remove ground jumpers:

EA CO N8 Z2 to EA CO Z8 Z1 EA CO VO Z2 to EA CO Z9 Z1

Instructions for Modification Kit C

To add DP-B and MEM-5, install the following pluggables:

iu DP-D ai	IG MILMI	o, insta		202200200	5 F OC		
ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1180 1883-16	AB B3 Y9	1182 8985-29	AE A3 Y8	1182 8985-29	AE B8 LO	1182 8985-29	AF A3 Y8
		11	AE A8 Y0		AE B8 L1	"	AF A3 Y9
1180 1883-29	AA DG L7*	11	AE A8 Y1	11	AE B8 L2		AF B3 L5
"	AA D6 Y7*		AE A8 Y2	.,	AE B8 L3		AF B3 L6
		11	AE A8 Y3	,,	AE B8 L4	"	AF B3 L7
1115 7377	AB B4 N2		AE A8 Y4		AF A3 Y5	**	AF B3 L8
		11	AE B3 L7	11	AF A3 Y6	"	AF B3 L9
1182 8985-29	AE A3 Y7	**	AE B3 L8	,,	AF A3 Y7		
							↓
							
1180 1883-04	BD DO Y9*	1182 8985-29	BC C4 Y9	1182 8985-29	BC D4 L9	1182 8985-29	BD C3 Y9
			BC C9 Y0	"	BC D9 L0	"	BD D3 L5
1180 1883-25	BC D6 L1		BC C9 Y1		BC D9 L1		BD D3 L6
			BC C9 Y2		BC D9 L2	"	B D D3 L7
1182 8985-04	BC D3 Y84		BC C9 Y3	*1	BC D9 L3	"	BD D3 1.8
		11	BC C9 Y4	**	BC D9 L4	,,	BD D3 L9
1182 8985-29	BC C4 Y5		BC D4 L5		BD C3 Y5		
**	BC C4 Y6	"	BC D4 L6		BD C3 Y6	1191 8299	BD D1 N7*
	BC C4 Y7	"	BC D4 L7	,,	BD C3 Y7		
"	BC C4 Y8	.,	BC D4 L8		BD C3 Y8		1

Instructions for Modification Kit D

To add DP-B and MEM-6, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1180 1883-04	AE A8 L2	1182 8985-29	AE A4 YO	1182 8985-29	AE B8 L7	1182 8985-29	AF B4 L2
		.,	AE A8 Y5	.,,	AE B8 L8		AF B4 L3
1180 1883-16	AB C3 Y9	11	AE AS Y6	,,	AE BS L9	••	AF B4 L4
		11	AE A8 Y7	"	AF A4 Y0		<u> </u>
1180 1883-29	AA D7 L0:	••	AE AS YS		AF A4 Y1	1191 8299	AE A7 A7
11	AA D7 Y04	**	AE AS Y9	**	AF A4 Y2		_
		"	AE B3 L9		AF A4 Y3		1
1115 7377	AB C4 N2	**	AE B4 LO	.,	AF A4 Y4		1
		,	AE B8 L5	"	AF B4 L0		<u> </u>
1182 8985-29	AE A3 Y9	"	AE B8 L6	"	AF B4 L1		
						<u></u>	
						<u> </u>	1
1180 1883-04	BF AO L8	1182 8985-29	BE A4 Y9	1182 8985-29	BE B4 L9	1182 8985-29	BF A3 Y9
		"	BE A9 YO	"	BE B9 LO	"	BF B3 L5
1180 1883-29	BE A6 L7	11	BE A9 Y1	11	BE B9 L1	11	BF B3 L6
		••	BE A9 Y2	"	BE B9 L2	**	BF B3 L7
1182 8985-04	BC D3 Y9	••	BE A9 Y3	11	BE B9 L3	"	BF B3 L8
		.,	BE A9 Y4	.,	BE B9 L4	<u>"</u>	BF B3 L9
1182 8985-29	BE A4 Y5	"	BE B4 L5	11	BF A3 Y5		
.,	BE A4 Y6	"	BE B4 L6	11	BE A3 Y6	1191 8299	BF A1 A2
**	BE A4 Y7	.,	BE B4 L7	,,	BF A3 Y7		
+1	BE A4 Y8	,,	BE B4 L8	11	BF A3 Y8		1

Instructions for Modification Kit E

To add DP-B and MEM-7, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1180 1883-16	AB D3 Y9	1182 8985-29	AE A4 Y2	1182 8985-29	AE B9 LO	1182 8985-29	AF A4 Y8
		"	AE A9 YO	"	AE B9 L1	**	AF A4 Y9
1180 1883-29	AA D7 L34	"	AE A9 ¥1	11	AE B9 L2	**	AF B4 L5
11	AA D7 Y34	**	AE A9 Y2		AE B9 L3		AF B4 L6
		11	AE A9 Y3	"	AE B9 L4	,,	AF B4 L7
1115 7377	AB D4 N2	11	AE A9 Y4		AF A4 Y5	"	AF B4 L8
		11	AE B4 L1	11	AF A4 Y6	"	AF B4 L9
1182 8985-29	AE A4 Y1	"	AE B4 1.2	"	AF A4 Y7		
		1100 0005 00		1180 8085 00	PE 00 13	1100 0005 00	DR 02 15
1182 8985-04	BE C3 Y9	1182 8985-29	BE B9 Y2	1182 8985-29	1	1182 8985-29	BF C3 L5
	+	"	BE B9 Y3	,,	BE C9 L2 BE C9 L3	<u>"</u>	BF C3 L6
1182 8985-29	BE B4 Y5	<u>" </u>	RE B9 Y4	 	T	"	RF C3 L7
	BE B4 Y6		BE C4 L5	"		"	BF C3 L8
	BE B4 Y7		BE C4 16		BF B3 Y5	 	Dr C3 L9
"	BE B4 Y8	T	BE C4 1.7	 "	BF B3 Y6	1101 8200	BF A1 A7*
**	BE B4 Y9		BE C4 L8		1	1191 8299	DE AL A/T
**	BE B9 YO		BE C4 L9		BF B3 Y8	 	-
11	BE B9 Y1	<u> </u>	BE C9 L0		BF B3 Y9	 	

B 5220.51 5.5-7 September 1, 1966

Instructions for Modification Kit F*

To add MEM-5, install the following pluggables:

			1	T		T	T
ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	AB Bl N7	1182 8985-29	AA C6 Y6	1182 8985-29	AC D8 L2	1182 8985-29	AE C3 L7
		11	AC A3 Y7	"	AC D8 L3	11	AE C3 L8
	AB B3 Y5		AC A3 Y8	"	AC D8 L4		AE C8 LO
11	AB B3 Y6		AC AS YO	. 11	AD A3 Y5	"	AE C8 L1
"	AB B3 Y7	11	AC AS Y1	**	AD A3 Y6	"	AE C8 L2
**	AC A9 L8	11	AC AS Y2	**	AD A3 Y7	"	AE C8 L3
		""	AC AS Y3	11	AD A3 Y8	"	AE C8 L4
1180 1883-16	AB B3 Y8	"	AC AS Y4	"	AD A3 Y9	11	AF B3 Y5
		11 '	AC B3 L7	"	AD B3 L5	"	AF B3 Y6
1180 1883-17	AB B2 L6	"	AC B3 L8	·	AD B3 L6	''	AB B3 Y7
- 11	AB B2 L7	**	AC B3 Y7	**	AD B3 L7	"	AF B3 Y8
	AB B2 L8	"	AC B3 Y8	"	AD B3 L8	11	AF B3 Y9
	AB B2 Y0	11	AC B8 LO	''	AD B3 L9	11	AF C3 L5
	 		AC B8 L1	"	AD B3 Y5	**	AF C3 L6
1180 1883-23	AB B2 Y6	"	AC B8 L2	"	AD B3 Y6	11	AF C3 L7
"	AB B2 Y7	**	AC B8 L3	"	AD B3 Y7	**	AF C3 L8
"	AB B2 Y8	"	AC B8 L4	11	AD B3 Y8	11	AF C3 L9
		**	AC B8 YO	"	AD B3 Y9		
1180 1883-29	AA D6 L5		AC B8 Y1	1,	AD C3 L5	1188 1067	
	AA D6 L6		AC B8 Y2	11	AD C3 L6	11	AC D8 Y5
11	AA D6 Y5	"	AC B8 Y3	**	AD C3 L7	**	AE A8 L5
- "	AA D6 Y6	11	AC B8 Y4	**	AD C3 L8		AC D8 Y6
"	AB B2 Y2	11	AC C3 L7		AD C3 L9	11	AE AS L6
"	AB B2 Y3	**	AC C3 L8	**	AD C3 Y5	11	AD D4 YO
		**	AC C3 Y7	**	AD C3 Y6	*1	AF A4 LO
1115 7377	AB B4 A2	11	AC C3 Y8	11	AD C3 Y7	**	AD D4 Y1
		**	AC C8 L0	11	AD C3 Y8	**	AF A4 L1
1193 3462	AB B4 L5	11	AC C8 L1	*1	AD C3 Y9		
"	AB B4 Y5	11	AC C8 L2	**	AD D3 L5	1190 0768	AE B1 L2
		**	AC C8 L3		AD D3 L6	**	AE Bl L4
1182 4448	AB Bl A7	"	AC C8 L4	**	AD D3 L7	**	AE B1 YO
11	AB B2 A2	"	AC C8 YO	11	AD D3 L8	11	AE B1 Y2
11	AB B3 A2	11	AC C8 Y1	**	AD D3 L9	"	AE Bl Y4
.,	AB B3 N2	**	AC C8 Y2	"	AE B3 Y7		AE Bl Y5
		"	AC C8 Y3	11	AE B3 Y8		
1182 8985-04	AB B2 Y4	"	AC C8 Y4	11	AE B8 Y0	1191 8299	AD AO A7
	ļ	• ••	AC D3 L7	***	AE B8 Y1		
1182 8985-19	AB B2 Y1	**	AC D3 L8		AE B8 Y2		
	 	"	AC D8 LO	**	AE B8 Y3		
1182 8985-29	AA C5 L6	U	AC D8 L1	**	AE B8 Y4		

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
178 4147	BC C2 N2	1182 8985-29	BC C3 Y4	1182 8985-29	BC D3 L5	1182 8985-29	BD C2 Y6
	BC C2 N7	**	BC C3 Y5	**	BC D3 L6	. 11	BD C2 Y7
**	BC C6 N7		BC C3 Y6	11	BC D3 L7	"	BD C2 Y8
**	BC C7 N2	11	BC C3 Y7	**	BC D3 L8	11	BD C2 Y9
**	BC D2 A2	**	BC C3 Y8	**	BC D3 L9	11	BD C3 YO
11	BC D2 A7	,,	BC C3 Y9	11	BC D4 L0	"	BD C3 Y1
1.7	BC D4 N2*	.,	BC C4 YO	H	BC D4 L1	**	BD C3 Y2
**	BC D4 N7	,,	BC C4 Y1		BC D4 L2	11	BD C3 Y3
11	BC D6 A7	",	BC C4 Y2	,,	BC D4 L3	11	BD C3 Y4
**	BC D7 A2	"	BC C4 Y3	,,	BC D4 L4	**	BD C4 YO
11	BD C1 N2	11	BC C4 Y4	19	BC D5 L0	**	BD C4 Y1
**	BD C1 N7	"	BC C5 Y0	"	BC D5 L1	11	BD C4 Y2
**	BD D1 A2	.,	BC C5 Y1	''	BC D5 L2	**	BD C4 Y3
"	BD D1 A7	,,	BC C5 Y2	"	BC D5 L3	,,	BD C4 Y4
		**	BC C5 Y3	11	BC D5 L4	11	BD D2 L0
1180 1883-04	BC D8 Y4	**	BC C5 Y4	"	BC D7 L5	11	BD D2 L
**	BD D0 Y8	**	BC C7 Y5	"	BC D7 L6	"	BD D2 L2
		,,	BC C7 Y6	"	BC D7 L7	"	BD D2 L3
1180 1883-20	BC D6 Y1	11	BC C7 Y7	"	BC D7 L8	11	BD D2 L4
**	BC D6 Y2	11	BC C7 Y8	11	BC D7 L9	"	BD D2 L
**	BC D6 Y3	''	BC C7 Y9	11	BC D8 L0	""	BD D2 L6
		"	BC C8 YO	"	BC D8 L1	"	BD D2 L7
1180 1883-25	BC D6 L2	"	BC C8 Y1	"	BC D8 L2	11	BD D2 L8
		"	BC C8 Y2	**	BC D8 L3	"	BD D2 L9
1193 3462	BC C1 Y9	11	BC C8 Y3	"	BC D8 L4	"	BD D3 L
"	BC C6 Y4	**	BC C8 Y4	"	BC D8 L5	11	BD D3 L
	BC D1 L9	''	BC C8 Y5	"	BC D8 L6	"	BD D3 L
11	BC D6 L4	11	BC C8 Y6	"	BC D8 L7	"	BD D3 L
**	BC D8 YO	"	BC C8 Y7	"	BC D8 L8	"	BD D3 L
**	BD CO YS	"	BC C8 Y8		BC D8 L9	"	BD D4 L
**	BD DO L9) "	BC C8 Y9	"	BC D9 L5	"	BD D4 L
"	BD DO YS	5 "	BC C9 Y5		BC D9 L6		BD D4 L
		<u> </u>	BC C9 Y6	"	BC D9 L7	"	BD D4 L
1182 8985-04	BC D3 Y7	"	BC C9 Y7	*1	BC D9 L8	**	BD D4 L
	BC D1 YS	"	BC C9 Y8	",	BC D9 L9	T	+
	_		BC C9 Y9	,,	lì .	1190 0768	BC D1 L
1182 8985-29	BC C3 YC) "	BC D3 L0	"	BD C2 Y1		+
-"	BC C3 Y1		BC D3 L1	11	- II	1191 8299	BC D8 N
	BC C3 Y2		BC D3 L2	"	BD C2 Y3	1	BD D1 N
	BC C3 Y3		BC D3 L3	"	BD C2 Y4		
	<u> </u>		BC D3 L4	"	BD C2 Y5		

Remove the following ground jumpers:

AE BO E3 Z2 to AE A2 Z7 Z1 AC B1 H7 Z2 to AC B2 Z6 Z1

B 5220.51 5.5-9 September 1, 1966

Instructions for Modification Kit G

To add I/O-4 and MEM-5, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1180 1883-17	AB B2 L9	1182 8985-29	AE C3 Y8	1182 8985-29	AE D8 L2	1182 8985-29	AF D3 L7
		**	AE C8 YO	**	AE D8 L3	.,	AF D3 L8
1180 1883-23	AB B2 Y9	11	AE C8 Y1	**	AE D8 L4	11	AF D3 L9
		11	AE C8 Y2	"	AF C3 Y5		
1180 1883-29	AA D6 L7*	,,	AE C8 Y3	,,	AF C3 Y6		
**	AA D6 Y7*	11	AE C8 Y4	,,	AF C3 Y7		
		.,	AE D3 L7	11	AF C3 Y8		
1182 4448	AB B3 A7	11	AE D3 L8	11	AF C3 Y5		
		**	AE D8 L0	.,	AF D3 L5		
1182 8985-29	AE C3 Y7	11	AE D8 L1	**	AF D3 L6		
1180 1883-04	BD D0 Y9*	1182 8985-29	BC C5 Y9	1182 8985-29	BD CO Y4	1182 8985-29	BD DO L4
		,,	BC D5 L5	"	BD C4 Y5	11	BD D4 L5
1180 1883-25	BC D6 L3	**	BC D5 L6	",	BD C4 Y6	11	BD D4 L6
		"	BC D5 L7	., .,	BD C4 Y7	**	BD D4 L7
1182 8985-04	BC D3 Y8*	11	BC D5 L8	"	BD C4 Y8	**	BD D4 L8
		"	BC D5 L9		BD C4 Y9	11	BD D4 L9
1182 8985-29	BC C5 Y5	11	BD CO YO	.,	BD DO LO		
**	BC C5 Y6	**	BD CO Y1		BD DO L1	1191 8299	BD D1 N7*
.,	BC C5 Y7	11	BD C0 Y2		BD DO L2	<u> </u>	
11	BC C5 Y8	11	BD CO Y3	11	BD DO L3		

Instructions for Modification Kit H*

To add MEM-6, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147		1182 8985-19	AB C2 Y1		li .	1182 8985-29	AE C3 L9
1170 4147	1	1182 8985-19	AA C5 L7	"	AC DS L7	"	AE C4 LO
1180 1883-04	AB C3 Y5		AA C6 Y7	••	AC DS LS	,,	AE CS L5
1180 1883-04	AB C3 Y6	11	AC A3 Y9	11	AC D8 L9	11	AE C8 L6
,,	AB C3 Y7	,,	AC A4 YO	"	AD A4 YO	,,	AE C8 L7
11	AC D9 Y8	"	AC A8 Y5	,,	AD A4 Y1	11	AE CS LS
11	AD A2 L2	11	AC A8 Y6	1,	AD A4 Y2	,,	AE C8 L9
**	AF A2 L3	"	AC A8 Y7	11	AD A4 Y3	**	AF B4 VI
		11	AC AS YS	"	AD A4 Y4	**	AF B4 Y2
1180 1883-16	AB C3 Y8	**	AC A8 Y9	"	AD B4 LO	**	AF B4 Y3
		"	AC B1 L8	"	AD B4 L1	,,	AF B4 Y4
1180 1883-17	AA C2 Y4	"	AC B3 L9	.,	AD B4 L2	"	AF C4 LO
"	AB C2 L6	*1	AC B3 Y9	,,	AD B4 L3	**	AF C4 L1
**	AB C2 L7	"	AC B4 LO	**	AD B4 L4	11	AF C4 L2
11	AB C2 L8	11	AC B4 YO	**	AD B4 YO	11	AF C4 L3
*1	AB C2 YO	"	AC B8 L5	11	AD B4 Y1	**	AF C4 L4
		**	AC B8 L6	",	AD B4 Y2	**	AF B4 Y0
1180 1883-23	AB C2 Y6	**	AC B8 L7	"	AD B4 Y3	1188 1067	
**	AB C2 Y7	••	AC B8 L8	"	AD B4 Y4	11	AC DS Y7
"	AB C2 Y8	.,	AC B8 L9	**	AD C4 LO	.,	AE AS L7
			AC B8 Y5	,,	AD C4 L1	**	AC D8 Y8
1180 1883-29	AA D6 L8	,,	AC B8 Y6	"	AD C4 L2	11	AE AS LS
t1	AA D6 L9	"	AC B8 Y7	"	AD C4 L3	**	AD D4 Y2
11	AA D6 Y8		AC B8 Y8	11	AD C4 L4	"	AF A4 L2
**	AA D6 Y9	"	AC B8 Y9	**	AD C4 YO	**	AD D4 Y3
.,	AB C2 Y2	"	AC C3 L9	"	AD C4 Y1	**	AF A4 L3
**	AB C2 Y3	"	AC C3 Y9	"	AD C4 Y2		
		"	AC C4 LO	"	AD C4 Y3	1190 0768	AA C1 Y7
1115 7377	AB C4 A2	"	AC C4 YO	11	AD C4 Y4	"	AE C1 L2
		"	AC C8 L5		AD D4 LO	"	AE Cl L4
1193 3462	AB C4 L5	"	AC C8 L6	·	AD D4 L1		AE C1 YO
"	AB C4 Y5	"	AC C8 L7	"	AD D4 L2	"	AE C1 Y2
	AC D9 Y9	"	AC C8 L8	 "	AD D4 L3	"	AE CL Y4
	AD A2 L4	"	AC C8 L9	***	AD D4 L4	"	AE Cl Y5
	AF A2 L4	***	AC C8 Y5	"	AE B1 L8	↓	ļ
	-	"	AC C8 Y6	**	1	1191 8299	AD A2 A7
1182 4448	AB CL A7		AC C8 Y7	11	AE B4 YO	"	AD DO NZ
"	AB C2 A2		AC C8 Y8	"	AE B8 Y5		AF A3 A2
11	AB C3 A2	1	AC CB Y9	 "	AE B8 Y6		#
,,	AB C3 N2	1	AC D3 L9	"	AE B8 Y7	<u> </u>	
	#	"	AC D4 L0		AE B8 Y8	 	#
1182 8985-04	AB C2 Y4	1 "	AC D8 L5	1 "	AE B8 Y9	L	_1

Remove ground jumpers:

AE CO E3 Z2 to AE B2 Z7 Z1

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	T	1
1178 4147	†		†		LOCATION	ASSEMBLY #	LOCATION
"		1182 8985-29	BE A3 Y8	1182 8985-29	BE B5 L0	1182 8985-29	BF B2 L2
11	BE A2 N7 BE A6 N7		BE A3 Y9	''	BE B5 L1	"	BF B2 L3
11	BE A7 N2	.,	BE A4 YO		BE B5 1.2	''	BF B2 L4
,,		**	BE A4 Y1	"	BE B5 L3	"	BF B2 L5
,,	BE B2 A2	,,	BE A4 Y2		BE B5 L4	"	BF B2 L6
,,	BE B2 A7	,,	BE A4 Y3	''	BE B7 L5	"	BF B2 L7
.,	BE B6 A7 BE B7 A2	.,	BE A4 Y4	"	BE B7 L6	**	BF B2 L8
	BE C4 N2	.,	BE A5 YO	''	BE B7 L7	"	BF B2 L9
.,	BF A1 N2	.,	BE A5 ¥1		BE B7 L8	"	BF B3 L0
.,	BF A1 N7		BE A5 Y2	····	BE B7 L9	***	BF B3 L1
***	1	"	BE A5 Y3	''	BE B8 LO	**	BF B3 L2
11	BF B1 A2	**	BE A5 Y4	.,	BE B8 L1		BF B3 L3
	BF Bl A7	.,,	BE A7 Y5	"	BE B8 L2	"	BF B3 L4
1180 1883-04	DE 42 19	11	BE A7 Y6		BE B8 L3	**	BF B4 L0
1100 1003-04	BE A3 L8	,,	BE A7 Y7	17	BE B8 L4	**	BF B4 L1
.,	†	,,	BE A7 Y8		BE B8 L5		BF B4 L2
11	BE AS LA	 	BE A7 Y9	**	BE B8 L6	"	BF B4 L3
	BE A8 L4		BE AS YO	''	BE B8 L7	"	BF B4 L4
1190 1992 00	PE 46 14	"	BE A8 Y1	**	BE B8 L8		
1180 1883-29	BE A6 L4		BE A8 Y2	.,	BE B8 L9	1183 3829	BE A7 A2
	BE A6 L5	,,	BE A8 Y3		BE B9 L5		
,,	BE A6 L6	,,	BE A8 Y4		BE B9 L6		BC D3 Y2
***	BE A6 L8	11	BE AS Y5	"	BE B9 L7	,,	BE A3 L2
1193 3462	P. 43 .0	.,	BE A8 Y6	**	BE B9 L8	**	BC D3 Y1
"	BE A1 L9		BE AS Y7	"	BE B9 L9	**	DE A3 L1
.,	BE AL Y9	.,	BE AS YS	**	BF A2 YO	**	BC D3 Y3
,,	BE A6 LO	.,	BE A8 Y9	11	BF A2 Y1	***	BE A3 L3
.,	BE A6 Y4	**	BE A9 Y5	.,	BF A2 Y2	***	BC D3 Y4
"	BE AS LO	**	BE A9 Y6	11	BF A2 Y3	***	BE A3 L4
,,	BE BI L9	.,	BE A9 Y7	"	BF A2 Y4		BC D5 Y1
,,	BE B6 L4	.,	BE A9 Y8	,,	BF A2 Y5	,,	BE A5 L1
"	BE C1 Y9	11	BE A9 Y9	,,		"	BC Do Y2
,,	BF AO Y9	11	BE B3 L0	11	BF A2 Y7 BF A2 Y8	.,	BE A5 L2
"1	BF B0 L9	,,	BE B3 L1 BE B3 L2	11	BF A2 Y9		BC Do Y5
	DF DO LS	11	BE B3 L3	1.9	BF A3 YO	,,	BE A5 L5
1182 8985-04	BE C3 Y5	.,	BE B3 L3	11	BF A3 Y1		BC D5 Y6 BE A5 L6
"	BE C3 Y6		BE B3 L4	**	BF A3 Y2	11	BC D7 Y6
		.,	BE B3 L6	**	BF A3 Y3	,,	BE A7 Lo
1182 8985-29	BE A3 YO	,,	BE B3 1.7	**	BF A3 Y4	11	BC D7 Y7
"	BE A3 Y1	11	BE B3 L8	***	BF A4 YO	**	BE A7 L7
.,	BE A3 Y2	11	BE B3 L9	.,	BF A4 Y1	**	BC D7 Y8
**	BE A3 Y3	.,	BE B4 1.0	,,	BF A4 Y2	*1	
11	BE A3 Y4	.,	BE B4 L1	11	BF A4 Y3	**	BE A7 L8 BC D7 Y9
*1	BE A3 Y5	10	BE B4 1.2	***	BF A4 Y4	*1	1
"	BE A3 Y6		BE B4 L3		BF B2 L0	11	BC D9 Y6
",	BE A3 Y7		BE B4 L4		BF B2 L1	"	BE A9 Lo
		·					

ASSEMBLY #	LOCATION						
1188 1067	BC D9 Y7	1188 1067	BF A2 L1	1188 1067	BD D4 Y1	1188 1067	BF A4 L6
11	BD A9 L7	"	BD D2 Y2	,,	BF A4 L1		
••	BD DO YU	11	BF A2 L2	**	BD D4 Y2	1190 0768	BE B1 LO
**	BF AO LO	**	BD D2 Y3	"	BF A4 L2	**	BE B1 L2
"	BD D0 Y1	**	BF A2 L3	,,	BD D4 Y5		
**	BF AO L1	••	BD D2 Y4	17	BF A4 L5	1191 8299	BE A4 A2
**	BD D2 Y1	••	BF A2 L4	11	BD D4 Y6	"	BE AS A7

Instructions for Modification Kit J

To add I/O-4 and MEM-6, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1180 1883-04	AE D9 Y8	1182 4448	AB C3 A7	1182 8985-29	AE D4 LO	1182 8985-29	AF C4 Y4
				"	AE D8 L5	,,	AF D4 LO
1180 1883-17	AB C2 L9	1182 8985-29	AE C3 Y9	11	AE D8 L6	"	AF D4 L1
		"	AE C4 YO	"	AE DS L7	11	AF D4 L2
1180 1883-23	AB C2 Y9	**	AE CS Y5	"	AE DS LS	' "	AF D4 L3
		**	AE CB Y6	11	AE DS L9	"	AF D4 L4
1180 1883-29	AA D7 L0*	**	AE C8 Y7	11	AF C4 YO	ļ	
**	AA D7 Y0*	"	AE CB YB	"	AF C4 Y1	1191 8299	AF DO N7
		"	AE C8 Y9		AF C4 Y2		ļ
1193 3462	AE D9 Y9	"	AE D3 L9	., .	AF C4 Y3		<u> </u>
	<u> </u>				1		
			<u> </u>				<u> </u>
1180 1883-04	BF AO L9	1182 8985-29	BE A5 Y7	1182 8985-29	BF AO Y2	1189 8985-29	BF B0 L2
			BE A5 Y8	"	BF AO Y3	"	BF BO L3
1180 1883-29	BE A6 L9	"	BE A5 Y9	"	BF AO Y4	"	BF BO L4
		11	BE B5 L5	"	BF A4 Y5	**	BF B4 L5
1193 3462	BF AO L5	11	BE B5 L6	",	BF A4 Y6	11	BF B4 L6
		**	BE B5 L7	"	BF A4 Y7	"	RF B4 L7
1182 8985-04	BC D3 Y9	"	BE B5 L8	"	BF A4 Y8	"	BF B4 L8
		11	BE B5 L9	,,	BF A4 Y9	"	BF B4 L9
1182 8985-29	BE A5 Y5	"	BF AO YO	"	BF BO LO		<u> </u>
11	BE A5 Y6	**	BF AO Y1		BF BO L1	1191 8299	BF A1 A2*

B 5220.51 5.5-13

August 24, 1967

Instructions for Modification Kit K*

To add MEM-7, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	AB D1 N7	1182 8985-29	AC A4 Y2	1182 8985-29	AC D9 L4	1182 8985-29	AE C9 L0
		"	AC A9 YO	"	AD A4 Y5	"	AE C9 L1
1180 1883-04	AB D3 Y5	11	AC A9 Y1	**	AD A4 Y6	1 ,,	AE C9 1.2
**	AB D3 Y7	.,	AC A9 Y2	**	AD A4 Y7	,,	AE C9 L3
11	AD A2 L3	"	AC A9 Y3	,,	AD A4 Y8	"	AE C9 L4
			AC A9 Y4	-,,	AD A4 Y9		AF B4 Y5
1180 1883-16	AB D3 Y8	,,	AC B4 L1	**	AD B4 L5	1	AF B4 Y6
		.,	AC B4 L2	11	AD B4 L6	.,	AF B4 Y7
1180 1883-17	AB D2 L6		AC B4 Y1	11	AD B4 L7	11	AF B4 Y8
11	AB D2 L7	11	AC B4 Y2	11	AD B4 L8	11	AF B4 Y9
	AB D2 L8	**	AC B9 LO	"	AD B4 L9	"	AF C4 L5
"	AB D2 YO	**	AC B9 L1	,,	AD B4 Y5	"	AF C4 L6
		11	AC B9 L2	"	AD B4 Y6	"	AF C4 L7
1180 1883-23	AB D2 Y6	11	AC B9 L3	**	AD B4 Y7	,,	AF C4 L8
**	AB D2 Y7	**	AC B9 L4	**	AD B4 Y8	**	AF C4 L9
**	AB D2 Y8		AC B9 Y0	**	AD B4 Y9		
		11	AC B9 Y1	**	AD C4 L5	1188 1067	
1180 1883-29	AA D7 L1	11	AC B9 Y2	**	AD C4 L6	11	AC D8 Y9
	AA D7 L2	*1	AC B9 Y3	**	AD C4 L7	11	AE A8 L9
"	AA D7 Y1	11	AC B9 Y4	**	AD C4 L8	17	AC D9 YO
,,	AA D7 Y2	+1	AC C4 L1	**	AD C4 L9	11	AE A9 LO
"	AB D2 Y2	**	AC C4 L2	1.9	AD C4 Y5	1+	AD D4 Y4
**	AB D2 Y3	11	AC C4 Y1	**	AD C4 Y6	"	AF A4 L4
		11	AC C4 Y2		AD C4 Y7		AD D4 Y5
1115 7377	AB D4 A2	**	AC C9 LO	**	AD C4 Y8		AF A4 L5
		11	AC C9 L1	**	AD C4 Y9		
1193 3462	AB D4 L5	**	AC C9 L2	11	AD D4 L5	1190 0768	AE D1 L2
11	AB D4 Y5	11	AC C9 L3	**	AD D4 L6	11	AE D1 L4
	.	11	AC C9 L4	11	AD D4 L7	"	AE D1 YO
1182 4448	AB D1 A7	**	AC C9 YO	11	AD D4 L8	"	AE D1 Y2
**	AB D2 A2	11	AC C9 Y1	**	AD D4 L9	**	AE D1 Y4
11	AB D3 N2	**	AC C9 Y2	**	AE B4 Y1	*1	AE D1 Y5
11	AB D3 A2		AC C9 Y3	***	AE B4 Y2		
1182 8985-04	AB D2 Y4	**	AC C9 Y4	19	AE B9 YO	1191 8299	AD A3 A2
	 	**	AC D4 L1	11	AE B9 Y1		
1182 8985-19	AB D2 Y1	**	AC D4 L2	**	AE B9 Y2		
· · · · · · · · · · · · · · · · · · ·	ļ	11	AC D9 LO	11	AE B9 Y3		
1182 8985-29	AA C5 L8	11	AC D9 L1	11	AE B9 Y4		
	AA C6 Y8	11	AC D9 L2	14	AE C4 L1		
"	AC A4 Y1	1.	AC D9 L3	11	AE C4 12		

Remove ground jumpers:

AE DO E3 Z2 to AE C2 Z7 Z1 \checkmark AC B1 H8 Z2 to AC B2 Z7 Z1

				ACCEPANY #	LOCATION	ASSEMBLY #	LOCATION
ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	 		+
1178 4147		1182 8985-29		1182 8985-29	BE C5 L1	1182 8985-29	BF B4 Y1
11	BE B2 N7	**	BE B5 Y2	"	BE C5 L2	11	BF B4 Y2
11	BE B6 N7	**	BE B5 Y3	- 11	BE C5 L3	"	BF B4 Y3
*1	BE B7 N2		BE B5 Y4		BE C5 L4	11	BF B4 Y4
**	BE C2 A2	11	BE B7 ¥5		BE C7 L5	"	BF C2 L0
0	BE C2 A7		BE B7 Y6		BE C7 L6	· · · · · · · · · · · · · · · · · · ·	BF C2 L1
11	BE C4 N7	"	BE B7 Y7	"	BE C7 L7	.,	BF C2 L2
	BE C6 A7	"	BE B7 Y8		BE C7 L8	 	BF C2 L3
***	BE C7 A2		BE B7 Y9	**	BE C7 L9	· · · · · · · · · · · · · · · · · · ·	BF C2 L4
10	BF B1 N2		BE B8 YO	"	BE C8 L0	***	BF C2 L5
11	BF B1 N7		BE B8 Y1	''	BE C8 L1	11	BF C2 L6
	BF C1 A2	"	BE B8 Y2	"	BE C8 L2	**	BF C2 L7
11	BF Cl A7	"	BE B8 Y3	"	BE C8 L3	"	BF C2 L8
	<u> </u>	"	BE B8 Y4	"	BE C8 L4	 "	BF C3 L0
1193 3462	BE B1 Y9		BE B8 Y5	"	BE C8 L5	<u>"</u>	BF C3 L1
11	BE B6 Y4	"	BE B8 Y6	11	BE C8 L6	."	BF C3 L2
11	BE C1 L9	"	BE B8 Y7	<u>"</u>	BE C8 L7	"	BF C3 L3
	BE C6 L4	"	BE B8 Y8	"	BE C8 L8	"	BF C3 L4
**	BF BO Y9	"	BE B8 Y9	"	BE C8 L9	"	BF C4 L0
	BF CO L9		BE B9 Y5	"	BE C9 L5	''	BF C4 L1
		"	BE B9 Y6	"	BE C9 L6	"	BF C4 L2
1182 8985-04	BE C3 Y7	,,	BE B9 Y7	"	BE C9 L7	"	BF C4 L3
11	BE C3 Y8	"	BE B9 Y8	"	BE C9 L8	11	BF C4 L4
		",	BE B9 Y9	11	BE C9 L9	"	BF C2 L9
1182 8985-29	BE B3 Y0	••	BE C3 LO	"	BF B2 Y0	1190 0768	BE B1 L4
11	BE B3 Y1	"	BE C3 L1	''	BF B2 Y1	<u> </u>	
"	BE B3 Y2	"	BE C3 L2	11	BF B2 Y2	1191 8299	BE A4 A7
**	BE B3 Y3	"	BE C3 L3	**	BF B2 Y3	"	BE A9 A2
11	BE B3 Y4	"	BE C3 L4	11	BF B2 Y4		
"	BE B3 Y	, " ,	BE C3 L5		BF B2 Y5		
,,	BE B3 Y6	"	BE C3 L6		BF B2 Y6		
 	BE B3 Y7		BE C3 L7	"	BF B2 Y7		
,,	BE B3 Y8	1	BE C3 L8	"	BF B2 Y8		
"	BE B3 Y	T	BE C3 L9	"	BF B2 Y9		-
	BE B4 Y		BE C4 LO	11	BF B3 Y0		
••	BE B4 Y		BE C4 L1	"	BF B3 Y1	<u> </u>	
	BE B4 Y		BE C4 L2	,,	BF B3 Y2		
· · · · · · · · · · · · · · · · · · ·	BE B4 Y		BE C4 L3		BF B3 Y3		
11	BE B4 Y		BE C4 L4		BF B3 Y4	<u> </u>	
<u>;;</u>	BE B5 Y		BE C5 L0		BF B4 Y0		



B 5220.51 5.5-15 September 1, 1966

Instructions for Modification Kit L

To add I/O-4 and MEM-7, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1180 1883-17	AB D2 L9	1182 8985-29	AE C4 Y2	1182 8985-29	AE D9 L2	1182 8985-29	AF D4 L7
		11	AE C9 Y0	11	AE D9 L3	**	AF D4 L8
1180 1883-23	AB D2 Y9	31	AE C9 Y1	"	AE D9 L4	**	AF D4 L9
		11	AE C9 Y2	11	AF C4 Y5		1
1180 1883-29	AA D7 L3*	11	AE C9 Y3	"	AF C4 Y6		
.,	AA D7 Y3*	**	AE C9 Y4	++	AF C4 Y7		
		11	AE D4 L1	**	AF C4 Y8		
1182 4448	AB D3 A7		AE D4 L2	17	AF C4 Y9		
		11	AE D9 L0	.,	AF D4 L5		
1182 8985-29	AE C4 Y1	**	AE D9 L1	**	AF D4 L6		
1182 8985-04	BE C3 Y9*	1182 8985-29	BE C5 L8	1182 8985-29	BF B4 Y8	1182 8985-29	BF C4 L8
			BE C5 L9	.,	BF B4 Y9	**	BF C4 L9
1182 8985-29	BE B5 Y5	,,	BF BO YO	"	BF CO LO		
- 11	BE B5 Y6		BF BO Y1	.,	BF CO L1	1191 8299	BF A1 A7*
"	BE B5 Y7		BF B0 Y2		BF CO L2		
"	BE B5 Y8		BF B0 Y3	*1	BF C0 1.3		
11	BE B5 Y9	1:	BF B0 Y4	t)	BF CO L4		
	BE C5 L5	11	BF B4 Y5	"	BF C4 L5		
	BE C5 L6	·	BF B4 Y6		BF C4 L6		
"	BE C5 L7	11	BF B4 Y7	**	BF C4 L7		

Instructions for Modification Kit M*

To add I/0-4, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	AE C2 N2	1180 1883-29	AA D5 L2*	1182 8985-29	AE C6 Y4	1182 8985-29	AE D7 L6
**	AE C4 N7		AA D5 L5*	**	AE C6 Y5	11	AE D7 L7
**	AE C5 N2	11	AA D5 L8*		AE C6 Y6	.,	AE D7 L8
11	AE D2 A2	.,	AA D5 Y2*	11	AE C6 Y7	,,	AE D7 L9
***	AE D4 A7	**	AA D5 Y5*	**	AE C6 Y8	,,	AF C1 YO
11	AE D5 A2	**	AA D5 Y8*	**	AE C6 Y9	11	AF Cl Yl
11	AF CO N2	>1	AA D6 L1*	,,	AE C7 YO	"	AF C1 Y2
11	AF CO N7	11	AA D6 L4*	**	AE C7 Y1	11	AF C1 Y3
11	AF DO A2	11	AA D6 Y1*	11	AE C7 Y2	11	AF C1 Y4
11	AF DO A7	11	AA D6 Y4*	11	AE C7 Y3	11	AF C1 Y5
			↓	"	AE C7 Y4	**	AF Cl Y6
1180 1883-04	AA A4 L2	1193 3462	AE Cl Y9	**	AE C7 Y5	**	AF CL Y7
*1	AA A4 L6	,,	AE C4 Y4		AE C7 Y6	.,	AF CL Y8
**	AA A4 L7	11	AE C9 Y9	"	AE C7 Y7	11	AF CL Y9
***	AE D9 Y5	"	AE D1 L9	**	AE C7 Y8	**	AF C2 YO
,,	AE D9 Y6	*1	AE D1 Y9	**	AE C7 Y9	**	AF C2 Y1
**	AE D9 Y7	11	AE D4 L4	••	AE D2 L7	**	AF C2 Y2
		**	AE D8 YO	"	AE D2 L8	••	AF C2 Y3
1180 1883-17	AA A9 L4	**	AE D9 L9	**	AE D2 L9	"	AF C2 Y4
**	AA B9 L4			*1	AE D3 L0	11	AF C2 Y5
"	AA C9 L4	1182 4448	AB AO A2	**	AE D3 L1	, 11	AF C2 Y6
11	AA D9 L4		AB A3 A7	,,	AE D3 L2	**	AF C2 Y7
11	AB A2 L9	1	AB B0 A2	,,	AE D3 L3	**	AF C2 Y8
	1.12 1.12	11	AB CO A2	11	AE D3 L4	**	AF C2 Y9
1180 1883-23	AA A6 Y8	.,	AB DO A2	.,	AE D3 L5	**	AF C3 YO
"	AA A6 Y9	T			AE D3 L6	**	AF C3 Y1
**	1	1182 8985-16	AA C4 L3	.,	AE D5 L5	**	AF C3 Y2
11	AA A7 Y1	1			AE D5 L6	"	AF C3 Y3
*1	1	1182 8985-29	AE C2 Y7	"	AE D5 L7	"	AF C3 Y4
	AA A7 Y3		AE C2 Y8		AE D5 L8	,,	AF D1 L0
.,	AA A7 Y4		AE C2 Y9		AE D5 L9		AF D1 L1
***	AA A7 Y5	1	AE C3 YO		AE D6 L0	.,	AF D1 L2
.,	AA A9 Y4		AE C3 YI	.,	AE D6 L1	"	AF D1 L3
"	AA B9 Y4		AE C3 Y2	.,	AE D6 L2	**	AF D1 L4
***	AA C9 Y4		AE C3 Y3	.,	AE D6 L3	.,	AF D1 L5
***	AA D9 Y4		AE C3 Y4	.,	AE D6 L4	11	AF D1 L6
	AB A2 Y9	Ī	AE C3 Y5	.,	AE D6 L5	**	AF D1 L7
	1	11	AE C3 Y6	**	AE D6 L6	**	AF D1 L8
1180 1883-29	AA AG TO	,,	AE C5 Y5		AE D6 L7	11	AF D1 L9
"	AA A7 LC		AE C5 Y6		AE D6 L8		AF D2 L0
***	AA A7 L1		AE C5 Y7	••	AE D6 L9		AF D2 L1
11	AA A7 L2		AE C5 Y8	"	AE D7 L0		AF D2 L2
**	AA A7 L3		AE C5 Y9	11	AE D7 L1	"	AF D2 L3
.,	AA A7 L4		AE C6 YO		AE D7 L2	"	AF D2 L4
,,	AA A7 L		AC C6 Y1		AE D7 L3	T	AF D2 L5
	AA A7 L		AE C6 Y2	 	AE D7 L4	1	AF D2 L6
**	AA A7 L7		AE C6 Y3		AE D7 L5	1	AF D2 L7

В 5220.51		5.5-17
September	1,	1966

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1182 8985-29		1182 8985-29	11	1188 1067	AD D1 Y2	1191 8299	AE D8 N7
"	AF D2 L9	**	AF D3 L3	"	AF A1 L2	"	AE D9 N2
11	AF D3 LO	11	AF D3 L4	1190 0768	AA Cl Y5	11	AF DO N2
**	AF D3 L1						
1178 4147	BC D4 N2*	1182 8985-29	BA C5 Y9	1182 8985-29	BB CO YO	1182 8985-29	BC C5 1,6
		11	BA D5 L5	" '	BB CO Y1	**	BC C5 L7
1180 1883-04	BA A8 L4	.,	BA D5 L6	''	BB CO Y2	"	BC C5 L8
**	BB D0 Y9*	*1	BA D5 L7	"	BB C0 Y3	**	BC C5 L9
**	BC A8 L4	"	BA D5 L8	11	BB C0 Y4	**	BD AO YO
			BA D5 L9	"	BB C4 L5	"	BD AO Y1
1180 1883-25	BA D6 L3	**	BB AO YO	"	BB C4 L6	11	BD AO Y2
	1	,,	BB AO Y1	.,	BB C4 L7	**	BD AO Y3
1180 1883-29	BA D6 Y9	11	BB A0 Y2	"	BB C4 L8	"	BD AO Y4
11	BC D6 Y9	"	BB AO Y3	"	BB C4 L9	••	BD A4 Y5
		"	BB AO Y4	11	BB C4 Y5	**	BD A4 Y6
1182 8985-04	BA D3 Y5*	"	BB A4 Y5	"	BB C4 Y6	,,	BD A4 Y7
**	BA D3 Y6*	**	BB A4 Y6		BB C4 Y7	**	BD A4 Y8
11	BA D3 Y8*	"	BB A4 Y7	11	BB C4 Y8	"	BD A4 Y9
"	BC D3 Y5*	"	BB A4 Y8	11	BB C4 Y9	**	BD BO LO
11	BC D3 Y6*	**	BB A4 Y9	11	BB DO LO	11	BD BO L1
		"	вв во го	11	BB DO L1	**	BD BO 1.2
1182 8985-29	BA A5 Y5	11	BB B0 L1	11	BB D0 L2	**	BD B0 L3
**	BA A5 Y6	"	BB B0 L2	11	BB DO L3	11	BD BO L4
11	BA A5 Y7	"	BB B0 L3	,,	BB DO L4	**	BD BO YO
11	BA A5 Y8	,,	BB B0 L4	11	BB D4 L5	11	BD BO Y1
	BA A5 Y9	"	BB B 0 Y0	,,	BB D4 L6	**	BD B0 Y2
11	BA B5 L5	""	BB BO Y1	*1	BB D4 L7	11	BD B0 Y3
***	BA B5 L6	**	BB B0 Y2	**	BB D4 L8	*1	BD B0 Y4
**	BA B5 L7	"	BB BO Y3	**	BB D4 L9	11	BD B4 L5
11	BA B5 L8	"	BB B0 Y4	** .	BC A5 Y5	11	BD B4 L6
**	BA B5 L9	"	BB B4 L5	11	BC A5 Y6	11	BD B4 L7
,,	BA B5 Y5	,,	BB B4 L6	**	BC A5 Y7	**	BD B4 L8
***	BA B5 Y6	"	BB B4 L7	,,	BC A5 Y8	**	BD B4 L9
••	BA B5 Y7	,,	BB B4 L8	.,	BC A5 Y9	**	BD B4 Y5
11	BA B5 Y8	11	BB B4 L9	11	BC B5 L5	"	BD B4 Y6
11	BA B5 Y9	11	BB B4 Y5	"	BC B5 L6	*11	BD B4 Y7
11	BA C5 L5	***	BB B4 Y6		BC B5 L7	,,	BD B4 Y8
11	BA C5 L6	11	BB B4 Y7	"	BC B5 L8	11	BD B4 Y9
	BA C5 L7	"	BB B4 Y8	,,	BC B5 L9	11	BD CO LO
	BA C5 L8	**	BB B4 Y9	"	BC B5 Y5	**	BD CO L1
	BA C5 L9		BB CO LO	"	BC B5 Y6	"	BD CO L2
	BA C5 Y5	**	BB CO L1	"	BC B5 Y7	11	BD CO L3
	BA C5 Y6	.,	BB CO L2	**	BC B5 Y8	7.3	BD CO L4
	BA C5 Y7	**	BB CO L3	"	BC B5 Y9	**	BD C4 L5
*1	BA C5 Y8		BB C0 L4	11	BC C5 L5	"	BD C4 L6

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1182 8985-29	BD C4 L7	1188 1067	BB D4 Y7	1188 1067	BD DO Y3	1190 0768	BE C1 Y2
"	BD C4 L8	11	BD A4 L7	11	BF AO L3	11	BE C1 Y4
11	BD C4 L9	**	BB D4 Y8	11	BD D4 Y7	"	BE CL Y5
		*1	BD A4 L8	**	BF A4 L7		
1188 1067	BA D5 Y7	**	BC D5 Y7	11	BD D4 Y8	1191 8299	BA A8 A7*
11	BC A5 L7	*1	BE A5 L7	**	BF A4 L8	"	BA A9 A2+
,,	BA D5 Y8	**	BC D5 Y8			"	BB D1 N7*
**	BC A5 L8	11	BE A5 L8	1190 0768	BE C1 LO	"	BC A8 A7*
11	BB D0 Y2	11	BC D5 Y9	11	BE C1 L2	**	BC A9 A2*
11	BD AO L2	11	BE A5 L9	11	BE C1 L4		
"	BB D0 Y3	"	BD D0 Y2	11	BE C1 L5		
11	BD AO L3	**	BF AO L2	**	BE C1 YO		
1180 1883-17	DA D6 L2	1180 1883-29	DA D4 Y3	1180 1883-29	DB D3 L6	1183 2698-04	DB D0 Y5
**	DA D6 L3	ę 1	DA D4 Y5	,,	DB D3 L7	11	DB D2 L0
1	DA D6 L4	11	DA D4 Y8	"	DB D4 L5		DB D1 Y9
**	DA D6 Y1	**	DA D4 Y9	**	DB D4 L6		DB D3 L9
11	DA D6 Y4	"	DA D5 L2	11	DB D4 L7	,,	DA D2 L4
**	DA D7 L2	11	DA D9 L6	,,	DC A3 L8	,,	DA D3 LO
**	DA D7 L4	11	DA D9 L7	,,	DC A4 L7		DA D4 YO
"	DA D7 Y1	11	DA D9 L8	11	DC A5 L6	**	DA D9 Y9
		,,	DA D9 L9	"	DC C3 L9		
1180 1883-20	DB D1 Y2	**	DA D9 Y7	11	DC D2 L3	1183 3829	DA D2 A7
**	DB D4 L8	11	DA D9 Y8	11	DC D2 Y3	,,	DA D3 N7
**	DC C4 L9	11	DB DO LO	"	DC D3 L2	11	DA D5 A7
		,	DB DO L1	"	DC D3 Y2		DA D5 N2
1180 1883-25	DA D5 LO	31	DB DO L3	"	DC D4 L1	"	DA D5 N7
"	DB D1 Y1	11	DB DO L6	11	DC D4 Y1	"	DA D6 A7
		11	DB D0 Y6		DC D5 L0	"	DA D6 N7
1180 1883-29	DA D1 L6	"	DB DO Y8	11	DC D5 L4	"	DA D7 N7
"	DA D1 L7	''	DB D1 L5	"	DC D5 Y0	"	DA D7 A7
**	DA D1 L9		DB D1 L6	"	DC D5 Y4	"	DB DO N2
**	DA D2 L2	"	DB D1 L7	ļ		<u>"</u>	DB D2 N2
11	DA D2 L3		DB D1 L8		DA D2 Y9	"	DB D4 A2
11	DA D2 Y5	''	DB D1 L9		DA D4 L9	ļ	+
11	DA D3 L2	"	DB D1 Y6	"	1	1183 2698-02	DA D5 L1
**	DA D3 L3		DB D1 Y7	" .	DA D7 Y3		-
"	DA D3 L5		DB D1 Y8	"	DB DO Y7		-
11	DA D3 L9		DB D2 L1	,,	DB D3 L8		-
**	DA D3 YO		DB D2 L2		 		-
"	DA D3 Y3		DB D2 L4	1182 8985-29	DC C3 Y3		-
"	DA D3 Y4		DB D3 L4	"	DC C4 Y8	 	+
11	DA D4 Y2	"	DB D3 L5		+	 	+
	↓	_	-		-	 	-
			#		-		+
	<u> </u>			<u> </u>	<u> I </u>	<u> </u>	_1

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	EA C9 N7	1180 1883-29	EC D1 L8	1180 1883-29	ED D3 L3	1182 8985-29	EE A6 Y3
		"	EC D1 L9	**	ED D3 L4	.,	EE A6 Y8
1180 1883-02	EC D6 Y3	11	EC D2 Y1	,,	ED D3 L5	,,	EE A7 L3
		,,	EC D2 Y2		ED D3 L6	"	EE A7 Y7
1180 1883-04	EB D2 L4	**	EC D2 Y3	,,	ED D3 L7	11	EE A8 L2
11	EB D2 Y4	**	EC D2 Y4	"	ED D3 Y3	"	EE A8 L6
11	ED D3 Y1	**	EC D3 L0	**	ED D3 Y4	***	EE A8 Y1
		н	EC D3 L1	11	ED D4 L5	***	EE A9 L5
1180 1883-17	EA D8 Y1	,,	EC D3 L2			11	EE A9 L9
"	EC D7 YO	"	EC D3 L3	1193 3462	EC D4 L0	. 11	EE A9 YO
.,	EC D7 Y1	**	EC D3 Y6	"	EC D4 Y5	"	EE A9 Y4
**	EC D7 Y2	"	EC D3 Y7	.,	EC D6 L4		EE A9 Y9
11	EC D7 Y3	**	EC D3 Y8	,,	EC D9 L0	"	EE B2 L3
11	EC D7 Y4	11	EC D3 Y9	"	EC D9 Y0	••	EE B2 Y3
11	EC D7 Y5	**	EC D4 L1	111	ED D3 L9	**	EE B3 L3
11	EC D7 Y6		EC D4 L2	.,	ED D3 Y9	11	EE B3 L8
	EC D7 Y7	**	EC D4 L3			11	EE B3 Y2
		11		1182 4448	EA C6 N7	**	EE B3 Y6
1180 1883-23	EB D1 L6	11	EC D4 L4	.,	EA D7 N2	**	EE B4 L7
"	EB CO YO	.,	EC D4 Y6			**	EE B4 Y5
",	EB CO Y2	.,	11	1182 8985-04	EA C9 Y1	"	EE B4 Y9
•	120 00 12	11	EC D4 Y8			11	EE B5 L1
1180 1883-25	EA C5 Y9	"	11	1182 8985-20	EB CO L7	11	EE B5 Y4
"	EB CO Y1	,,	EC D5 L6	1102 0000 20		**	EE B6 LO
	1	,,		1182 8985-23	EA C9 Y3	11	EE B6 L4
1180 1883-28	EA DS YO	'''	EC D5 L8	"	EB CO L4	11	EE B6 L8
"	EB D1 L8	"	1	1182 8985-25	EB CO L9	**	EE B6 Y3
	D DI DO	**	EC D9 L1			11	EE B6 Y8
1180 1883-29	EA D7 Y7	",		1182 8985-29	EA D8 Y2	11	EE B7 L7
"	EB D1 L7	**	EC D9 L3	,,	EA D8 Y3	11	EE B7 Y7
11	EB D1 L9	**	EC D9 L4		EA D8 Y4	**	EE B8 L1
,,	EB D1 Y9	11	EC D9 L5	,,	EB D4 L7	٠,	EE B8 Y1
.,	EB D2 L0	"	EC D9 L6	11	EB D4 Y6	,,	EE B9 LO
**	EB D2 L1	"	EC D9 L7		EB D4 Y7	1.1	EE B9 1.4
+1	EB D2 L2	11	EC D9 L8		EE A2 L3	11	EE B9 L9
.,	EB D2 L3	"	ED D1 L5	11	EE A2 Y3	11	EE B9 YO
**	EB D2 YO	11	ED D1 L6	.,	EE A3 L3	71	EE B9 Y4
*1	EB D2 Y1	''	ED D1 L7	11	EE A3 L8	.,	EE B9 Y9
11	EB D2 Y2	",	ED D1 L8	**	EE A3 Y2		EF AO Y8
	EB D2 Y3	11	ED D2 L3	11	EE A3 Y6	"	EF BO L8
11	EB D2 Y6	11	ED D2 L4	11	EE A4 L7	"	EF BO Y8
11	EB D2 Y7	.,	ED D2 L5	11	EE A4 Y5	.,	EF B1 L8
,,	EB D2 Y8	''	ED D2 L6	11	EE A4 Y9	11	EF B1 Y3
TI .	EB D2 Y9	11	ED D2 L7	11	EE A5 L1	1182 8985 -35	EA C9 Y2
	EB D3 YO	**	ED D2 L8		EE A5 Y4	"	EA C9 Y4
,,	EC D1 L6	.,	ED D2 L9	11	EE A6 LO	**	EB CO L3
.,	EC D1 L/	 	ED D3 L0		EE A6 L4		EB CO L5

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1182 8985-35	EB CO L6	1183 2698-04	EC D4 L9	1183 3829	EC D7 A2	1184 4370	EC D3 N2
11	EB CO L8	"	EC D5 L5	y y	EC D7 A7		EC D5 A2
	1	.,	EC D9 L9	"	EC D8 A2	"	EC D5 N7
1183 2698-04	EB D2 L5	"	ED D2 Y4	"	ED DO A2		I
"	EB D2 Y5	**	ED D3 L8	"	ED D2 N7	1188 1067	EA D6 Y4
"	EB D3 Y2		ED D3 YO	11	ED D4 A2	,,	EC A6 L4
,,	EC D2 L4					**	EB DO Y8
**	1	1183 3829	EC D6 A7	1184 4370	EC D2 A7	"	ED AO L8

Remove the following ground jumpers:

FROM PIN	Z LEVEL	TO PIN	Z LEVEL	FROM PIN	Z LEVEL	TO PIN	Z LEVEL
DC B6 X3	Z 2	DC B6 Z4	Z1	DB D1 F6	Z2	DB C1 Z6	Z1
DC A6 U3	Z2	DC A6 Z0	Z1	DB D0 D2	Z2	DB C1 Z9	Z1
DC B6 T8	Z2	DC B6 Z8	Z1	EE D2 X3	Z1	EE C4 Z8	Z1
DC C3 V1	22	DC C3 Z9	Z1	EC D0 D8	Z 2	EC C2 Z8	Z1
DC D6 H2	Z2	DC C5 Z9	Z1	EE A2 D3	Z1	EE A3 Z5	Z1
DC C4 V6	Z2	DC C4 Z8	Z1	EE A2 K3	Z1	EE A2 Z9	Z1
DA D1 E7	Z2	DA C2 Z1	Z1	EE A2 S3	Z1	EE A3 ZO	Z 1
DD A3 F5	Z 2	DD A3 Z5	Z1	EE A2 X3	Z1	EE A3 Z6	Z1
DC B9 H8	Z 2	DC B9 Z7	Z1	EE B2 D3	Z1	EE B4 Z4	Z1
DB D4 D6	Z2	DB C4 Z6	Z1	EE B2 K3	Z1	EE B4 Z5	zı
DB D4 F6	Z2	DB C4 Z5	, Z1	EE B2 S3	Z1	EE B2 ZO	Z1
DB D1 D8	Z2	DB C1 Z8	Z1	EE B2 X3	Zl	EE B2 Z1	Z1
DB D4 D5	Z2	DB C4 Z4	Z1	EE C2 D3	Z1	EE B3 Z1	Z1
				EB A3 E1	Z1	EB A3 Z1	Z1

Instructions for Modification Kit N*

To Add DFC #2, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	DC C6 N2	1180 1883-25	DB B4 L9	1182 8985-29	DC C5 Y1	1182 8985-29	DC C7 Y1
*	DC C6 N7	,,	DB C4 L9	**	DC C5 Y2	**	DC C7 Y2
**	DD AO A7			**	DC C5 Y3	11	DC C7 Y3
		1180 1883-29	DB A1 Y3*	11	DC C5 Y4		
1180 1883-02	DC D1 Y8	11	DB B1 Y3*	**	DC C5 Y5	1183 3829	DC D6 A7
	1	"	DB C1 Y3*	11	DC C5 Y6		
1180 1883-04	DC C6 L2	"	DC D6 L1	**	DC C5 Y7	1190 0768	DC D1 YO
**	DD AO L2		DC D6 12	11	DC C5 Y8	"	DC D1 Y1
**	DD AO L3		DC D6 L3	11	DC C6 L3		
		"	DC D6 L4	11	DC C6 L5		
1180 1883-17	DA A6 Y2			11	DC C6 L6		
**	DA B6 Y2	1193 3462	DC C5 Y9	"	DC C6 L7		
19	DA C6 Y2	11	DC C6 L4		DC C6 L8		
				,,	DC C6 L9		
1180 1883-25	DB A4 L9	1182 8985-04	DD AO L4	11	DC C7 Y0		

Install cable 18-2:

Part Number

From D & D

To CC

1188 3444

DD K8

DC DO N7

Remove the following ground jumpers:

DD AO H9 Z2

to

DD A0 Z3 Z1

B 5220,51 5.5-21 September 1, 1966

Instructions for Modification Kit P

To add I/O-4 and DFC #2, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1180 1883-17	DA D6 Y2	1180 1883-25	DB D4 L9	1180 1883-29	DB D1 Y3*

Instructions for Modification Kit R*

To add PTR #1, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	DD A2 A7	1180 1883-20	DB C1 L2	1180 1883-29	DA B4 Y4	1182 8985-29	DD A1 L7
**	DD A4 A7*			"	DA B4 Y6	11	DD Al L8
**	DD A4 N7*	1180 1883-29	DA A1 L8	"	DA C1 L8	11	DD A1 L9
		11	DA A2 L0	11	DA C2 LO	**	DD A2 LO
1180 1883-04	DD A4 L3	"	DA A3 L4	**	DA C3 L4	**	DD A2 L1
			DA A3 Y1	**	DA C3 Y1	11	DD A2 L2
1180 1883-17	DA A7 LO	11	DA A4 Y4		DA C4 Y4	**	DD A2 L3
	DA B7 L0	11	DA A4 Y6	11	DA C4 Y6		<u> </u>
**	DA C7 LO	,,	DA B1 L8				
		11	DA B2 LO	1182 8985-04	DD A4 L4		
1180 1883-20	DB A1 L2	.,	DA B3 L4				
ti	DB B1 L2	.,	DA B3 Y1	1182 8985-29	DD A1 L6		

Install cable 22:

Part Number

From D & D

To CC

1192 5062

DD K2

DC DO A7

Remove the following ground jumpers:

DD A4 C5 Z2

to

DD A4 Z8 Z1

DD A4 D7 Z2

to

DD A4 Z9 Z1

Instructions for Modification Kit S

To add I/O-4 and PTR #1, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1180 1883-17	DA D7 LO	1180 1883-29	DA D1 L8	1180 1883-29	DA D3 L4	1180 1883-29	DA D4 Y4
1180 1883-20	DB D1 1.2	**	DA D2 LO	"	DA D3 Y1	"	DA D4 Y6

Instructions for Modification Kit T*

To add PTR #2, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	DD BO N7*	1180 1883-20	DC B8 Y7	1180 1883-29	DB B1 Y4*	1182 8985-29	DD B1 Y7
"	DD B2 N2*			11	DB CO L2*	**	DD B1 Y8
**	DD B3 N7*	1180 1883-25	DB A2 L3		DB CO Y9*	11	DR R2 Y8
		"	DB B2 L3		DB C1 L3*		DD B2 Y9
1180 1883-04	DD B3 L7	***	DB C2 L3	11	DB C1 Y4*	**	DD B3 Y3
				**	DC B 9 L7	11	DD B3 Y4
1180 1883-17	DA A6 Y3	1180 1883-29	DB AO 1.2*	11	DC B9 L8		
"	DA B6 Y3		DB AO Y9*		L	1183 2698-04	DD B2 Y5*
11	DA C6 Y3	.,	DB A1 L3*	1182 8985-04	DD B3 L5*		1
	1	,,	DB A1 Y4*	11	DD B3 L6*	1183 3829	DC B9 N2*
1180 1883-20	DA A9 L5	**	DB B0 L2*				_
"	DA B9 L5	**	DB BO Y9*	1182 8985-29	DC B9 Y7		
	DA C9 L5	I	DB B1 L3*	,,	DD B1 Y2		1

Install cable 11:

Part Number

From D & D

To CC

1188 3436

DD J8

DC AO N7

Remove the following ground jumpers:

DD B3 R9 Z2

to

DD B3 Z9 Z1

DD B3 W5 Z2

to

DD B3 Z5 Z1

To add I/O-4 and PTR #2, install the following pluggables:

Instructions for Modification Kit U

DA D9 L5 1180 1883-29

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
	DA DC 1/2	1100 1002 05	DD D2 13	1190 1993 20	DB DO V9*	1180 1883-29	DB D1 V4

DB DO L2*

Instructions for Modification Kit V*

To add PTP #1, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	DD B2 A2	1180 1883-29	DB AO Y9*	1180 1883-29	DC B9 L6	1182 8985-29	DD B1 1.2
		11	DB A1 Y4*			**	OD B1 L3
1180 1883-17	DA A7 Y2	"	DB BO Y9*	1182 8985-29	DD BO L1	"	DD B1 L6
11	DA B7 Y2	11	DB B1 Y4*	11	DD BO L2	"	DD B1 L7
	DA C7 Y2	**	DB CO Y9*		DD BO L3	**	OD B2 L5
		"	DB C1 Y4*	**	DD BO L4	**	DD B2 L6
1180 1883-20	DA A9 Y5	"	DC B8 L8			**	DD B2 L7
	DA B9 Y5	,,	DC B8 L9	1182 8985-29	DD B1 LO	11	DD B2 L8
**	DA C9 Y5	"	DC B9 L5	**	DD B1 L1		

Install cable 21:

Part Number

From D & D

To CC

1188 3451

DD J6

DC BO A7

B 5220.51

5.5-23

August 24, 1967

Instructions for Modification Kit W

To add I/O-4 and PTP #1, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1180 1883-17	DA D7 Y2	1180 1883-20	DA D9 Y5	1180 1883-29	DB DO Y9*	1180 1883-29	DB D1 Y4*

Instructions for Modification X*

To add PTP #2, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	DD BO N7*	1180 1883-29	DB B1 L3*	1182 8985-29	DC B9 Y8	1182 8985-29	DD B2 Y6
. "	DD B2 N2*	**	DB B1 Y3*	63	DD BO YO		DD B2 Y7
	DD B3 N7*	11	DB CO L2*	.,	DD BO Y1		DD B3 Y1
			DB C1 L3*	.,	DD BO Y2	.,	DD B3 Y2
1180 1883-17	DA A7 A4	11	DB C1 Y3*	11	DD BO Y3		
r1	DA B7 Y4	11	DC B8 Y8	**	DD BO Y4	1183 2698-04	DD B2 Y5
	DA C7 Y4	**	DC B8 Y9	**	DD B1 YO		DE 10
		11	DC B9 Y5	**	DD B1 Y1	1183 3829	DC B9 N2
1180 1883-29	DB A0 L2*	11	DC B9 Y6	**	DD B1 Y3		
**	DB A1 1.3*				DD B1 Y4		
**	DB A1 Y3*	1182 8985-04	DD B3 L5*	11	DD B1 Y5		†
,,	DB B0 L2*	11	DD B3 L6*	**	DD B1 Y6		1

Install cable 11:

Part Number

From D & D

To CC

1188 3436

DD J8

DC AO N7

Remove the following ground jumpers:

DD B3 W5 Z2

to

DD B3 Z5 Z1

DD B3 R9 Z2

to

DD B3 Z9 Z1

Instructions for Modification Y

To add I/O-4 and PTP #2, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1180 1883-17	DA D7 Y4	1180 1883-29	DB DO L2*	1180 1883-29	DB D1 L3*	1180 1883-29	DB D1 Y3*

✓Instructions for Modification Kit AA*.

To add TTU-K, install the following pluggables:

ASSEMBLY NO.	LOCATION	ASSEMBLY NO.	LOCATION	ASSEMBLY NO.	LOCATION	ASSEMBLY NO.	LOCATIO
1178 4147	EE C2 A7	1180 1883-29	EC 83 Y5	1180 1883-29	ED C3 LO	1182 8985-29	EE C7 L
"	EE C4 A2	II II	EC B4 L5	1182 8985-04	EF C2 L6	U	EE C7 L
	EE C5 A7	п		1182 8985-29			EE CB L
	EE C7 A2	"	EC B6 L0	U	EE C2 L1	11	EE CB L
	EE CB A7		EC 89 Y1	11	EE C2 L2	"	EE CB L
11	EF CO A2	п	EC 89 Y5	"	EE C3 L0	ti .	EE CB L
	EF C2 A2	n	EC C2 L0	11	EE C3 L1	"	EE C9 L
	EF C3 A7		EC C2 YO	11	EE C3 L2	"	EE C9 L
180 1883-04			EC C3 L4	0	EE C3 L5	"	EE C9 L
"	EF C2 L7	T 0	EC C3 Y5	11	EE C3 L6	"	EE C9 L
11	EF C2 L8	"	EC C4 L5	"	EE C3 L7	"	EE C9 L
0	EF C4 LO	1)	EC C4 Y5	"	EE C3 L9	·	EE C9 L
11	EF C4 L1	11	EC C6 L0	" .	EE C4 L5	" "	EF CO L
11	EF C4 L2	"	EC C9 Y1	"	EE C4 L6		EF CO L
1180 1883-17	EC AT YE	"	EC C9 Y5	"	EE C4 L8	н	EF CO L
H	EC 87 Y8		ED AO Y9		EE C4 L9		EE C1 L
· II	EC C7 Y8	H	ED A1 YO	"	EE C5 LO	1193 3462	EE CS L
1180 1883-29	EC A2 LO	11	ED A2 L1		EE C5 L2		EE CO L
11	EC A2 YO		ED A2 Y5	"	EE C5 L3	↓	EF C2 L
ri .	EC A3 L4		ED A3 LO		EE C5 L4		1 62 6
11	EC A3 Y5	"	ED 80 L9		EE C6 L1		-
11	EC A4 L5	"	ED B1 YO		EE C6 L2	 	
0	EC A4 Y5	"	ED B2 L1		EE C6 L3		+
п	EC AS YS	11	ED 82 Y5	<u> </u>	EE CO LO		+
11	EC A9 Y	"	ED B3 L0		_		+
"	EC A9 Y	, n	ED CO LS		EE C6 L7		+
11	EC B2 LC	"	ED C1 YO		EE C7 L5		+
11	EC 82 Y		ED C2 L1		EE C7 L0		+
11	EC B3 L4	. "	ED C2 Y5		15 6, 50	<u> </u>	

Install cable 12-9:

Part Number

From D & D

To CC

1192 5039

DE M1

EE CO A2

Remove the following ground jumper:

EF C2 C0 Z2 to EF C1 Z9 Z1

✓Instructions for Modification Kit AB*.

To add TTU-L, install the following pluggables:

ASSEMBLY NO.	LOCATION						
1170 4147	FF C3 A2	1180 1883-17	EC AB Y7	1183 3829	EC AB A7	1184 6532	EE C1 L7
	EF C4 A7		EC 88 Y7	, "	EC BB A7		
			EC CB Y7	n	EC CB A7		

B 5220.51

5.5-25

September 1, 1966

Install cable 12-10:

 Part Number
 From D & D
 To CC

 1192 5005
 DE M2
 EE CO A7

Remove the following ground jumpers:

EF C3 C0 EF B3 Z8 $\mathbf{Z}\mathbf{1}$ EE C2 S1 $\mathbf{Z}\mathbf{1}$ to EE B2 Z2 Z1Z2to EE C2 Z8 EE C2 X1 EE B2 Z3 EE C2 KO $\mathbf{Z}\mathbf{1}$ Z1to Z1Z1to EE C2 Z9 EE C2 K2 EE B2 Z8 z_1 $\mathbf{Z}\mathbf{1}$ z_1 to EE C2 SO z_1 to EE C2 X0 $\mathbf{Z}\mathbf{1}$ EE C2 Z0 $\mathbf{Z}\mathbf{1}$ EE C2 S2 $\mathbf{Z}\mathbf{1}$ to EE B2 Z9 Z1to EE B3 Z9 EE C2 X2 EE B3 Z0 z_1 $\mathbf{Z}\mathbf{1}$ z_1 to EE C2 K1 $\mathbf{Z}\mathbf{1}$ to

Instructions for Modification Kit AC*

To add TTU-M, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	EE C2 N7	1180 1883-29	EC B2 L1	1180 1883-29	ED C1 Y1	1182 8985-29	EE C5 Y2
**	EE C4 N2	1,	EC B2 Y1	11	ED C2 L2	"	EE C5 Y3
7.0	EE C5 N7	"	EC B3 L5		ED C2 Y6	"	EE C6 YO
"	EE C7 N2	.,	ЕС ВЗ У6	**	ED C3 L1	11	EE C6 Y1
11	EE C8 N7	"	EC B4 L6			"	EE C6 Y2
**	EF CO N2	**	EC B4 Y6	1193 3462	EE C5 YO	••	EE C6 Y5
**	EF C2 N2	11	EC B6 L1	.,	EE C9 Y5	.,	EE C6 Y6
11	EF C3 N7	11	EC B9 Y2	**	EE D6 L9	**	EE C6 Y7
		"	EC B9 Y6	T.*	EF C2 Y9	**	EE C6 Y9
1180 1883-04	EF C2 Y5	11	EC C2 L1	**	EE C1 Y9	**	EE C7 Y5
11	EF C2 Y7	,,	EC C2 Y1			11	EE C7 Y6
11	EF C2 Y8	11	EC C3 L5	1182 8985-04	EF C2 Y6	11	EE C7 Y8
**	EF C4 YO	11	EC C3 Y6			н	EE C7 Y9
11	EF C4 Y1	11	EC C4 L6	1182 8985-29	EE C2 YO	11	EE C8 YO
**	EF C4 Y2	11	EC C4 Y6	••	EE C2 Y1	11	EE C8 Y2
		11	EC C6 L1		EE C2 Y2	11	EE C8 Y3
1180 1883-17	EC A8 Y8	11	EC C9 Y2	11	EE C2 Y4	*1	EE C8 Y4
14	EC B8 Y8	11	EC C9 Y6		EE C3 YO	11	EE C9 Y1
11	EC C8 Y8	11	ED A1 LO	11	EE C3 Y1	••	EE C9 Y2
		"	ED Al Yl	**	EE C3 Y3	••	EE C9 Y3
1180 1883-29	EC A2 L1	11	ED A2 L2	11	EE C3 Y4	**	EE C9 Y6
**	EC A2 Y1	"	ED A2 Y6	11	EE C3 Y5	••	EE C9 Y7
11	EC A3 L5	11	ED A3 L1	11	EE C3 Y7	**	EE C9 Y8
11	EC A3 Y6	11	ED B1 LO	11	EE C3 Y8	+1	EF CO Y5
**	EC A4 L6	**	ED B1 Y1	11	EE C3 Y9	11	EF CO Y6
11	EC A4 YE	"	ED B2 L2	u .	EE C4 Y6	"	EF CO Y7
11	EC A5 Y6	11	ED B2 Y6	**	EE Ç4 Y7	**	
***	EC A9 Y2	*1	ED B3 1.1	11	EE C4 Y8	1184 6532	EE Cl Y2
**	EC A9 Y6	**	ED C1 L0	,,	EE C5 Y1		

Install cable 12-11:

 Part Number
 From D & D
 To CC

 1188 3576
 DE M3
 EE CO N2

Remove the following ground jumper:

EF C2 RO Z2 to EF C1 Z8 Z1

Instructions for Modification Kit AD*

To add TTU-N, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	EF C3 N2	1180 1883-17	EC A8 Y9	1180 1883-17	EC C8 Y9	1184 6532	EE Cl Y7
"	EF C4 N7	11	EC B8 Y9		l		L

Install cable 12-12:

Part Number

From D & D

To CC

1192 5013

DE M4

EE CO N7

Remove the following ground jumper:

EF C3 R0 Z2 to EF B3 Z9 Z1

Instructions for Modification Kit AE*

To add TTU-P, install the following pluggables:

add TTU-P	, insta	11 the fol	llowing	pluggable	es :		
ASSEMBLY #	LOCATION						
1178 4147	EE D2 A7	1180 1883-29	EC B2 Y2	1180 1883-29	ED C2 Y7	1182 8985-29	EE D6 L5
"	EE D4 A2	**	EC B3 L6	11	ED C3 L2	11	EE D6 L6
11	EE D5 A7	**	EC B3 Y7			***	EE D6 L7
11	EE D7 A2	11	EC B4 L7	1193 3462	EE D3 L4	**	EE D6 Y4
11	EE D8 A7		EC B4 Y7	11	EE D9 L5	"	EE D7 L5
11	EF DO A2		EC B6 L2	**	EE D2 L9	"	EE D7 L6
11	EF D2 A2		EC B9 Y3			"	EE D7 L8
11	EF D3 A7		EC B9 Y7	1182 8985-04	EF D2 L6	**	EE D7 L9
		11	EC C2 L2			**	EE D8 LO
1180 1883-04	EF D2 L5	11	EC C2 Y2	1182 8985-29	EE D2 L0	''	EE D8 L2
.,	EF D2 L7	**	EC C3 L6	"	EE D2 L1	- ''	EE D8 L3
**	EF D2 L8	11	EC C3 Y7	11	EE D2 L2	"	EE D8 L4
**	EF D4 L0	**	EC C4 L7	11	EE D3 L0	"	EE D9 L1
**	EF D4 L1	11	EC C4 Y7	11	EE D3 L1	<u>"</u>	EE D9 L2
"	EF D4 L2	11	EC C6 L2	11	EE D3 L2	11	EE D9 L3
		,,	EC C9 Y3	**	EE D3 L5	"	EE D9 L6
1180 1883-17	EC A7 Y9	,,	EC C9 Y7	"	EE D3 L6	"	EE D9 L7
"	EC B7 Y9		ED Al Ll	"	EE D3 L7		EE D9 L8
"	EC C7 Y9	"	ED A1 Y2	"	EE D3 L9	"	EF DO L5
			ED A2 Y1		EE D4 L5	"	EF DO L6
1180 1883-29	EC A2 L2	"	ED A2 Y7	11	EE D4 L6		EF DO L7
11	EC A2 Y2	-11	ED A3 12	"	EE D4 L8		
t1	EC A3 L6		ED B1 L1	.,	EE D4 L9	1183 3829	EC A8 N2
,,	EC A3 Y7	.,	ED B1 Y2	"	EE D5 L0	**	EC B8 N2
**	EC A4 L7	,,	ED B2 Y1	"	EE D5 L2	"	EC C8 N2
••	EC A4 Y7	, ,,	ED B2 Y7	"	EE D5 L3	ļ	+
,,	EC A5 Y7	,,, .,	ED B3 L2		EE D5 L4	1184 6532	EE D1 L2
.,	EC A9 Y	.,	ED C1 L1	"	EE D6 L1	<u> </u>	-
11	EC A9 Y	"	ED C1 Y2	"	EE D6 L2	<u> </u>	#
**	EC B2 L2	2 "	ED C2 Y1		EE D6 L3	<u> </u>	



B 5220.51 5.5-27 September 1, 1966

Install cable 12-13:

Part Number

From D & D

To CC

1188 3550

DE M5

EE DO A2

Remove the following ground jumpers:

EE D2 EE D2	KO DO	Z1 Z1	to to to	EE EE	C3	Z1 Z2	Z1 Z1	EE EE	D2 D2	S1 D2	Z1 Z1	to to	EE C3 EE C3 EE C4	Z8 Z9	Z1 Z1
									_						
EE D2	D1	z_1	to	$\mathbf{E}\mathbf{E}$	C3	Z6	z1	EE	D2	S2	z_1	to	EE C4	Z7	Z1

Instructions for Modification Kit AF*

To add TTU-R, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
178 4147	EF D3 A2	1180 1883-17	EC A8 Y5	1180 1883-17	EC C8 Y5	1184 6532	EE D1 L7
.,	EF D4 A7	11	EC B8 Y5				

Install cable 12-14:

Part Number

From D & D

To CC

1188 3477

DE M6

EE DO A7

Remove the following ground jumper:

EF D3 CO Z2 to

EF Cl Z5 Z1

Instructions for Modification Kit AG*

To add TTU-S, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ACCRIPTION II			
	1		LOCATION	ASSEMBLY #	1	ASSEMBLY #	LOCATION
1178 4147		1180 1883-29	EC B2 L3	1180 1883-29	1	1182 8985-29	EE D6 Y1
<u>"</u>	EE D4 N2		EC B2 Y3	11	ED C2 Y8	''	EE D6 Y2
	EE D5 N7		EC B3 L7	"	ED C3 L3	11	EE D6 Y5
"	EE D7 N2	**	EC B3 Y8	_		11	EE D6 Y6
	EE D8 N7		EC B4 L8	1193 3462	EE D1 Y9		EE D6 Y7
**	EE DO N2	"	EC B4 Y8	"	EE D5 YO	11	EE D6 Y5
11	EF D2 N2	"	EC B6 L3	**	EE D9 Y5	**	EE D7 Y5
	EF D3 N7	"	EC B9 Y4	11	EF D2 Y9	**	EE D7 Y6
		"	EC B9 Y8			11	EE D7 Y8
1180 1883-04	EF D2 Y5	11	EC C2 L3	1182 8985-04	EF D2 Y6	11	EE D7 Y9
"	EF D2 Y7	11	EC C2 Y3			"1	EE D8 YO
	EF D2 Y8	"	EC C3 L7	1182 8985-29	EE D2 YO	11	EE D8 Y2
	EF D4 YO	**	EC C3 Y8	**	EE D2 Y1	**	EE D8 Y3
. 11	EF D4 Y1	.,	EC C4 L8	••	EE D2 Y2	••	EE D8 Y4
"	EF D4 Y2	**	EC C4 Y8	**	EE D2 Y4	"	EE D9 Y1
		.,	EC C6 L3	**	EE D3 YO	11	EE D9 Y2
1180 1883-17	EC A8 Y6	**	EC C9 Y4	**	EE D3 Y1	11	EE D9 Y3
"	EC B8 Y6	••	EC C9 Y8	**	EE D3 Y3	11	EE D9 Y6
••	EC C8 Y6	*1	ED A1 L2	11	EE D3 Y4	**	EE D9 Y7
		"	ED A1 Y3	11	EE D3 Y5	11	EE D9 Y8
1180 1883-29	EC A2 L3	**	ED A2 Y2	,,	EE D3 Y7	"	EF DO Y5
••	EC A2 Y3	**	ED A2 Y8	**	EE D3 Y8	**	EF DO Y6
		**	ED A3 L3	11	EE D3 Y9	**	EF DO Y7
1180 1883-29	EC A3 L7	11	ED B1 L2	11	EE D4 Y6		
11	EC A3 Y8		ED B1 Y3	**	EE D4 Y7	1184 6532	EE D1 Y2
",	EC A4 L8	1	ED B2 Y2	,,	EE D4 Y8		
"	EC A4 Y8		ED B2 Y8	11	EE D5 Y1		
.,	EC A5 Y8		ED B3 L3	**	EE D5 Y2		
**	EC A9 Y4	1	ED C1 L2	" .	EE D5 Y3		
.,	EC A9 Y8	1	ED C1 Y3	11	EE D6 Y0		
L	H DC AV TO	<u> </u>	11-4 01 10	<u> </u>	22 00 10		₩

Install cable 12-15:

Part Number

From D & D

To CC

1188 3568

DE M7

EE DO N2

Remove the following ground jumper:

EF D2 R0 Z2

to

EF C1 Z6 Z1

Instructions for Modification Kit AH*

To add TTU-T, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	EF D3 N2	1180 1883-17	EC A6 Y9	1180 1883-17	EC C6 Y9	1184 6532	EE D1 Y7
"	EF D4 N7	"	EC B6 Y9				

FIELD ENGINEERING TECHNICAL MANUAL —

B5220.51 5.5-29 September 1, 1966

Install cable 12-16:

Part Number

From D & D

To CC

1188 3493

DE M8

EE DO N7

Remove the following ground jumper:

EF D3 R0 Z2

to

EF Cl Z4 Z1

Instructions for Modification Kit AK

To add I/O-4 and TTU-K, install the following pluggables:

ASSEMBLY #	LOCATION						
1180 1883-17	EC D7 Y8	1180 1883-29	EC D6 L0	1182 8985-29	EE C2 L3	1182 8985-29	EE C7 L7
		"	EC D9 Y1	••	EE C3 L3	"	EE C8 L1
1180 1883-29	EC D2 L0	**	ED C4 YO	**	EE C3 L8		EE C9 L0
**	EC D2 Y5	**	ED DO L5	**	EE C4 L7	**	EE C9 L4
11	EC D3 L4	11	ED D1 L9	''	EE C5 L1	11	EE C9 L9
**	EC D4 L5	**	ED D2 YO	"	EE C6 L0		EF CO L8
11	EC D4 YO	11	ED D3 L1	11	EE C6 L4		
**	EC D5 YO	11	ED D3 Y5	,,	EE C6 L8		

Instructions for Modification Kit AL

To add I/0-4 and TTU-L, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1180 1883-17	EC D8 Y7	1183 3829	EC D8 A7

Remove the following ground jumpers:

EE C2 K3 Z1 to EE B3 Z2 Z1 EE C2 S3 Z1 to EE B3 Z5 Z1

EE C2 X3 Z1 to EE B3 Z6 Z1

Instructions for Modification Kit AM

To add I/O-4 and TTU-M, install the following pluggables:

ASSEMBLY #	LOCATION						
1180 1883-17	EC D8 Y8	1180 1883-29	EC D6 L1	1182 8985-29	EE C2 Y3	1182 8985-29	EE C7 Y7
		***	EC D9 Y2	11	EE C3 Y2	"	EE C8 Y1
1180 1883-29	EC D2 L1	**	ED C4 Y1	11	EE C3 Y6		EE C9 Y0
ti	EC D2 Y6	11	ED DO L6		EE C4 Y5	11	EE C9 Y4
"	EC D3 L5	11	ED D2 LO	.,	EE C4 Y9	11	EE C9 Y9
**	EC D4 L6	,,	ED D2 Y1	11	EE C5 Y4	**	EF CO Y8
"	EC D4 Y1	**	ED D3 L2	11	EE C6 Y3		
11	EC D5 Y1	**	ED D3 Y6		EE C6 Y8		

Instructions for Modification Kit AN

To add I/O-4 and TTU-N, install the following pluggable:

ASSEMBLY #	LOCATION
1180 1883-17	EC D8 Y9

Instructions for Modification Kit AP

To add I/O-4 and TTU-P, install the following pluggables:

ASSEMBLY #	LOCATION						
1180 1883-17	EC D7 Y9	1180 1883-29	EC D6 L2	1182 8985-29	EE D2 L3	1182 8985-29	EE D7 L7
		11	EC D9 Y3	11	EE D3 L3	**	EE D8 L1
1180 1883-29	EC D2 L2	,,	ED C4 Y2	11	EE D3 L8	"	EE D9 L0
11	EC D2 Y7	"	ED DO L7	11	EE D4 L7	,,	EE D9 L4
**	EC D3 L6	••	ED D2 L1	11	EE D5 L1	,,	EE D9 L9
. +1	EC D4 L7	••	ED D2 Y2	"	EE D6 L0		EF DO L8
**	EC D4 Y2	**	ED D3 Y1	**	EE D6 L4		
11	EC D5 Y2	11	ED D3 Y7	"	EE D6 L8	1183 3829	EC D8 N2

Remove the following ground jumpers:

EE D2 D3 Z1 to EE B3 Z7 Z1 EE D2 K3 Z1 to EE B3 Z8 Z1 EE D2 S3 Z1 to EE C4 Z9 Z1

Instructions for Modification Kit AR

To add I/O-4 and TTU-R, install the following pluggable:

ASSEMBLY #	LOCATION
1180 1883-17	EC D8 Y5

Instructions for Modification Kit AS

To add I/O-4 and TTU-S, install the following pluggables:

ASSEMBLY #	LOCATION						
1180 1883-17	EC D8 Y6	1180 1883-29	EC D6 L3	1182 8985-29	EE D2 Y3	1182 8985-29	EE D7 Y7
		**	EC D9 Y4	.,	EE D3 Y2		EE D8 Y1
1180 1883-29	EC D2 L3	**	ED C4 Y3	11	EE D3 Y6	**	EE D9 Y0
	EC D2 Y8	14	ED DO L8	.,	EE D4 Y5	"	EE D9 Y4
**	EC D3 L7	11	ED D2 L2	11	EE D4 Y9	11	EE D9 Y9
"	EC D4 L8	11	ED D2 Y3	` ,,	EE D5 Y4	.,	EF DO Y8
*1	EC D4 Y3	.,	ED D3 Y2	.,	EE D6 Y3		
11	EC D5 Y3	••	ED D3 Y8	"	EE D6 Y8		L

Instructions for Modification Kit AT

To add I/O-4 and TTU-T, install the following pluggable:

ASSEMBLY #	LOCATION		
1180 1883-17	EC D6 Y4		

B 5220.51 5.5-31 August 24, 1967

MODIFICATION INSTRUCTIONS - DRUM

Instructions for Modification Kit A.

To add DRUM #1, install the following pluggables:

ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
1178 4147	DC B5 N2	1180 1883-29	DA B2 L1	1180 1883-29	DB B1 Y5	1193 3462	DC B7 Y0
"	DC B6 A2	**	DA B3 L1	**	DB CO L5		
11	DD A4 A7*	••	DA B3 Y2	**	DB C1 L4	1182 8985-29	DC B4 Y3
		"	DA B4 Y1	11	DB Cl Y5	**	DC B4 Y4
1180 1883-04	DD A4 L1		DA B4 Y7	**	DC B2 Y0	11	DC B4 Y5
1100 1300 51	1		DA B9 Y6	11	DC B2 Y1	**	DC B4 Y6
1180 1883-17	DA A6 L1	11	DA C1 L5	FI .	DC B2 Y2	. 11	DC B4 Y7
1100 1000-11	DA B6 L1	11	DA C2 L1	**	DC B2 Y4	11	DC B4 Y8
***	DA C6 L1	**	DA C3 L1	+1	DC B3 Y0	**	DC B6 Y0
	DI 00 DI	**	DA C3 Y2	.,	DC B3 Y2	11	DC B6 Y1
1180 1883-29	DA Al L5		DA C4 Y1	11	DC B3 Y4	**	DC B6 Y2
"	DA A2 L1	11	DA C4 Y7	.,	DC B4 YU		
,,	DA A3 L1	1,	DA C9 Y6	**	DC B4 Y1	1183 3829	DC B2 N7
11	DA A3 Y2	.,	DB AO L5	••	DC B6 Y5	,,	DC B3 N7
**	DA A4 Y1	,,	DB A1 L4	1.0	DC B6 Y6	.,	DC B6 A7
**	DA A4 Y7	.,	DB A1 Y5				
"	DA A9 Y6	,,	DB BU L5	1193 3462	DC_B3_Y1		
н	DA B1 L5	1	DB B1 L4		DC B7 L0		

Install cable 23-1:

Part Number From D & D To CC

1188 3568

DD J5

DC BO A2

Remove the following ground jumpers:

DD A4 D7 Z2 to DD A4 Z9 Z1 DD A4 C5 Z2 to DD A4 Z8 Z1

✓Instructions for Modification Kit I.

To add DRUM #2, install the following pluggables:

							ľ ·
ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION	ASSEMBLY #	LOCATION
	DC B5 A2	1180 1883-29	DC B2 L2	1193 3462	DC B3 L1	1182 8985-29	DC B4 L8
	DD A4 N7*	11	DC B2 L4			**	DC B5 L6
	DD	**	DC B3 LO	1182 8985-04	DD A4 Y3*		DC B5 L7
1180 1883-17	DA A6 Y0	O.	DC B3 L2			11	DC B5 L8
	DA BO YO			1182 8985-29	DC B4 L3		
	DA C6 YO		DC B4 L0	.,	DC B4 I.4	1183 3829	DC B2 A7
**	DA CO TO	11	DC B4 L1	***	DC B4 L5		DC B3 A7
1180 1883-29	DC B2 L0		DC B6 Y7	11	DC B4 L6		
	DC B2 L1		DC B6 Y8	.,	DC B4 L7		

NOTE: Those pluggables that have asterisks (*) are shared by other units and may be installed already.

√Changes or additions since last issue

✓Install cable 23-2:

Part Number

From D & D

To CC

1188 3600

DD J7

DC BO N2

✓Remove the following ground jumper:

DD A4 S7 Z2 to DD A3 Z9 Z1

Instructions for Modification Kit Q.

To add DRUM #1 and I/O-4, install the following pluggables:

ASSEMBLY #	LOCATION						
1180 1883-17	DA D6 L1	1180 1883-29	DA D3 Y2	1180 1883-29	DB D1 L4	1182 8985-29	DC B4 Y9
		**	DA D4 Y1	11	DB D1 Y5	**	DC B5 Y5
1180 1883-29	DA D1 L5	**	DA D4 Y7	11	DC B2 Y3	**	DC B6 Y3
"	DA D2 L1		DA D9 Y6	11	DC B3 Y3		
. ,,	DA D3 L1	+1	DB DO L5	**	DC B4 Y2		

Instructions for Modification Kit Z.

To add DRUM #2 and I/O-4, add the following pluggables:

ASSEMBLY #	LOCATION						
1180 1883-17	DA D6 Y0	1180 1883-29	DC B3 L3	1182 8985-29	DC B4 L9	1182 8985-29	DC B5 L9
		11	DC B4 L2	••	DC B5 L5		
1180 1883-29	DC B2 L3		I				



B 5220.51 6.1-1
March 16, 1964

SECTION 6

CIRCUIT ANALYSIS

Refer to Section 6 of the B 5370 Power Supply Technical Manual for a description of the packages used in the Central Control Unit.

B 5220.51

7.1-1

March 16, 1964

SECTION 7

FUNCTIONAL DESCRIPTION

7.1 INTRODUCTION

GENERAL DESCRIPTION

The communication link and control center of a B5000 system is the Central Control Unit. This unit is divided into several logical sections which are as follows:

- 1. System Control
- 2. Interrupt Control
- 3. Memory Exchange
- 4. Input/Output Exchange
- 5. Miscellaneous Logic and Hardware

The System Control section of the Central Control Unit contains the logical circuitry for controlling LOAD, System Clock, Processor A (PA), Processor B (PB), and Processor 2. The Master Clock oscillator and Clock Drivers are also located in System Control.

The Clock Pulses are sent through the system to provide Clock Pulses for the units.

The only way an operator can start the System Clock is through the LOAD button on the Master Console. This logic clears the system and starts the Master Clock Pulses for the system.

The Interrupt Control section of Central Control provides logics to handle various unit Interrupts in a sequential priority-controlled arrangement. The center of Interrupt Control is the Interrupt Address Register.

When the Central Processor or I/O Control Unit develops a need for Interrupt action, the level is transmitted to the Central Control Unit and the Interrupt priority gates. These gates are so arranged as to permit the highest priority Interrupt to set a reference address into the Interrupt Address Register.

At the end of the execution of each syllable, Processor 1 interrogates the Interrupt Address Register. If the register is set to any number, Processor 1 will immediately execute the necessary steps to handle this Interrupt. If more than one Interrupt level is present, the Interrupts will be handled one at a time sequentially, on a priority scale until all Interrupts are processed. Once all Interrupts are handled by Processor 1, it signals the Processor Control section to return Processor 1 back to normal data processing.

The Memory Exchange provides linkage for information and control between a Memory Module and either a Processor or an I/O Control Unit. This type of exchange is referred to as "crosspoint connection" because of its ability to connect any one of 8 Memory Modules to any computer, or any one of the 4 channels within the I/O α

Control Unit. The Memory Exchange also contains logic to establish priority and prevent multiple access of any connected unit. For example; one unit connected erroneously to two other units.

The Input/Output Exchange (referred to as I/O Exchange) is similar to the Memory Exchange except that its purpose is to provide a path for information and control signals between the I/O Control Unit and the peripheral equipment.

The Miscellaneous Logic and Hardware section of Central Control includes the following:

- 1. The Central Control Display and Control Panel.
- 2. Cable Interlocks and System Ready Logics (SNRD).
- 3. Incandescent Drivers.
- 4. I/O Designation.
- 5. Real Time Clock.

March 16, 1964

7.2 CLOCK CONTROL

GENERAL DESCRIPTION

The Clock Control involves the starting and transmitting of pulses to the system.

Clock Blocking Oscillator & Line Driver Package (DRBL)

Figure 7.2-1 illustrates the System Clock which is controlled by the Central Control unit. A l megacycle Master Oscillator which is running all the time that power is ON, drives four packages located in the Central Control unit. Each of these packages contain a Clock Blocking Oscillator and a Line Driver. The outputs of these drivers transmit pulses to local drivers in the system. Twisted-pair Clock cables of equal length radiate from the packages to the Local Clock Drivers throughout the system.

The Master Oscillator (CLSA) produces a square wave output which is an input to the DRBL. Each of these DRBL packages is controlled through an enabling input (Inhibit IN) by the state of a logical Clock Blocking Oscillator Switch (XX) CBOS.

Generally, the DRBLs are ON if either one of the Clock Control flip-flops (CL1F, CL2F) is on.

When operating, the DRBL supplies the essential clock streams for the Local Clock Drivers in each unit. The enabling input (Inhibit IN) to the DRBL is connected to switch (XX) CBOS. When (XX) CBOS is ON, its output is false, and the DRBL is inhibited (outputs always false). The (XX) CBOS is ON when its input is true.

(XX) CBOS SWITCH H (PACBOS, PBCBOS, CMCBOS, InCBOS)

-I- CLIF • CL2F

Conversely, the (XX) CBOS will be OFF and the DRBL will be operating if either the CL1F or CL2F flip-flop is ON.

When operating, the Master Clock Pulse (MCLP-I(n) DRBL supplies the basic clock streams to the Local Clock Drivers in the J/O Control Units. The operation of the MnMCLP DRBL is analogous to that of the MCLP I(n).

The other two DRBL packages, PAMCLP and PBMCLP, each drive up to 13 to 16 Clock cables to the respective Processor units, designated PA and PB.

The PAMCLP and PBMCLP DRBLs are controlled respectively by the PACBOS and PBCBOS switches. Two conditions can turn ON the PACBOS to inhibit the PANCLP DRBL:

PACBOS SWITCH H

-I- + CLIF • CL2F

+ CLIF • PAIMCL

The first AND gate consists of the Clock Control condition. The PAIMCL term in the second AND gate is an Inhibit Master Clock signal, normally false, from Processor A.

PAIMCL becomes true when certain test conditions in the Processor are satisfied. For example, PAIMCL can become true at a selected J Register count and establish a dynamic HALT in that state by inhibiting clock pulses to the Processor. Such a HALTED condition can be overridden by setting the CLIF flip-flop (normally OFF) which always turns OFF the PACBOS switch. It will be seen that CLIF is the single pulse control flip-flop.

The PBMCLP DRBL is controlled analogously.

START CLOCK LOGIC

Depression Of A Start Clock Button

Several pushbuttons throughout the system can act as Start Clock buttons. The Start Clock button expected to be used the most is located on the Central Control Display Panel. Each Memory Unit and each Processor Unit Display Panel also has such a pushbutton.

The Start Clock buttons are normally open, so the lines coming from them are true in negative logic. The various Start Clock lines are bussed together along with a simple filter which is effective against contact bounce. The resultant signal can be referred to as SCLL (Start Clock Level), normally true.

SCLS SWITCH H

-I- + (XX) SCLL • LOYS

+ CLEAR

When any Start Clock Button is depressed, (XX) SCLL goes false. SCLS will go true, and SCMM (Multi) will go true.

With the Start Clock Multivibrator (SCMM) true and $\overline{\text{MOSP}}$ true, the synchronizer is primed. As soon as $\overline{\text{MOSP}}$ goes false, SCLY will go true for 1 microsecond.


Setting The CL1F Flip-Flop

When SCLY and MOSP are true, the CLIF Flip-flop is set at the next pulse from the Clock Oscillator:

CL1F FLIP-FLOP 7

-S- SCLY • CLIF • MOSP

The unclocked set input is used.



B 5220.51 7.2-5

March 16, 1964

First Clock Pulse

The DRBLs are enabled when the CLIF Flip-flop is ON and CLIF is false. The leading edge of the first oscillator pulse occurring when the CLIF Flip-flop is ON, is transformed into a System Clock pulse.

The first clock pulse always resets the CLIF Flip-flop. The gate into its clocked reset input can either be left open or connected to a true level such as CLIF. For Single Pulse Mode, refer to Figure 7.2-2.




FIGURE 7.2-2 START CLOCK TIMING - SINGLE PULSE MODE

If the Clock Mode switch (a three-position toggle switch on the Central Control Display Panel) is in either the normal or the double-pulse position, then it is NOT in the single-pulse position, and the term NOT SP MODE is true. When both CLIF and NOT SP MODE are true, the CL2F Flip-flop is set.

CL2F FLIP-FLOP 7

-JCL- CL1F • NOT SP MODE

Second Clock Pulse

Because the CL2F Flip-flop normally enables the DRBLs, the second System Clock pulse is created only if the CL2F Flip-flop was set by the first clock pulse.

If the Clock Mode switch is in the double-uplse position, then the term NOT NORM MODE is true and the CL2F Flip-flop is reset.

CL2F FLIP-FLOP 7

-KCL- + NOT NORM MODE + PGDL + LOAS

It is in this way that the double-pulse facility is incorporated.

Printed in U.S.A.

Subsequent Clock Pulses

Pulses from the DRBLs are sent throughout the system as long as the CL2F Flip-flop remains set (except when external signals act to inhibit the DRBLs).

To stop the stream of System Clock pulses, the CL2F Flip-flop can be reset 3 ways as follows:

CL2F FLIP-FLOP 7

-KCL- + NOT NORM MODE + PGDL + LOAS

1. NOT NORM MODE

Manually setting the Clock Mode switch to either the single-pulse or the double-pulse position makes this term true.

2. PGDL

This term is true at the beginning of a Power OFF sequence. Its function is to cause an immediate, neat STOP to system operation.

3. LOAS

This term is true at the beginning of an initial LOAD operation (described later) prior to activation of the MASTER CLEAR bus. Like PGDL, the function of LOAS is to cause an immediate STOP to any system operation.

LOAD Operation

Refer back to Figure 2.4-1 which illustrates the following elements or logical levels which are important in beginning an initial LOAD cycle. The normal states are the unactivated states.

- 1. LOAS LOAD activate switch. Normally ON.
- 2. LOAY DM C LOAD activate delay circuit; nominal 10 ms holdover. Normally OFF.
- 3. LOBL Level from LOAD button; normally true.
- 4. LOFF LOAD Flip-flop, defines initial LOAD cycle. Normally OFF.
- 5. LORS LOAD relay switch; when ON, operates the MASTER CLEAR relay. Normally OFF.
- 6. LOYS Inverter for LOAD activate delay circuit; normally OFF.
- 7. HIMS From HALT Immediate Switch, normally true, which indicates that the HALT button has NOT been depressed.

The switches referred to in the following text are simply used as buffers. The CLEAR SENSE signal is obtained from a divider which senses the state of the MASTER CLEAR bus. This bus is normally NOT activated.

B 5220.51 7.2-7

March 16, 1964

- 1. CLIS Inverter for buffering the CLEAR SENSE line. Normally OFF.
- 2. CLLS Inverter for CLLS switch output. It produces logical signal CLEAR. Normally ON (CLEAR false).

Depression of LOAD Button

There are 2 normally-open LOAD buttons in the system. One is on the Operators Console, the other is on the Central Control Display Panel. They are connected in parallel and returned to ground so that the depression of either one of them makes the LOAD Button Level (LOBL) appear false in a negative logic sense. A contact-bounce filter is connected to the line.

When a LOAD button is depressed, the $\overline{\text{LOBL}}$ input to the LOAS switch is false, and the LOAS switch will turn OFF unless Processor 1 in the system is operating.

LOAS SWITCH H

-I- + LOBL

+ PAlF • PABUSL • HIMS

+ PBlL • PBBUSL • HIMS

The system is presumably BUSY if the Processor 1 is operating, in which case the LOAD order should be ignored. A LOAD cycle will be initiated only if the LOAS switch is turned OFF. If Processor 1 is operating, then it is necessary to depress the HALT button before starting a LOAD operation.

System Clear

When the Master Clear relay is operated, all flip-flops in the system receive a CLEAR signal through their manual control inputs.

Before beginning a LOAD operation, it is desirable to clear the system in order to insure an inactive system status. Because there is no CLEAR button on the Console, the LOAD button has a <u>logical</u> capability of operating the Master Clear relay. When LOAS is true, the <u>LOAS</u> switch is turned ON.

LORS SWITCH H

-I- LOAS

The LORS switch provides a ground return for the coil of the Master Clear relay. The relay will operate within a few milliseconds, and it will remain in operation as long as the LOAD button is held down. The logical signal CLEAR will also be true at this time.

LOAD Activate Delay (Holdover)

The LOAY holdover circuit receives an input when LOAS and CLEAR are true.

LOAY DM J

-I- LOAD • CLEAR

The output signal LOAY is inverted by the LOYS switch to produce the level $\overline{\text{LOYS}}$ which is now false.

At the input to the SCLS switch, $\overline{\text{LOYS}}$ makes the AND gate $\overline{\text{LOYS}}$ • $\overline{\text{SCLL}}$ false, just as $\overline{\text{SCLL}}$ did when a Start Clock button was depressed. However, the true signal CLEAR, preceding the false signal $\overline{\text{LOYS}}$, holds the SCLS switch in its normally ON state.

Release of LOAD Button

The states described above are maintained until the LOAD button is released. When it is released, LOBL is true, and the following actions ensue:

- 1. The LOAS switch turns ON, making LOAS false.
- 2. The LOAY DM enters its holdover period.
- 3. The LORS switch turns OFF.
- 4. The Master Clear relay releases.
- 5. CLEAR becomes false.

Before the LOAY DM times out, there should be a period when both CLEAR and LOYS are false. Such a condition turns OFF the SCLS switch.

SCLS SWITCH H

-I- + SCLL • LOYS

+ CLEAR

Consequently, the CLIF and then the CL2F Flip-flops are set, and clock pulses are delivered to the system.

Setting the LOFF Flip-Flop

The LOFF Flip-flop is set by the first System Clock pulse after the LOAD button is released.

LOFF FLIP-FLOP 7

-JCL- LOAY • CL2F

Note that the LOAY DM delay period must overlap the first clock pulse.

B 5220,51		7,2-9
September	1,	1966

The LOFF Flip-flop being ON starts the initial LOAD cycle and subsequently defines this cycle. The LOFF Flip-flop is reset after the error-free read-in of the starting program.

√Delayed Clock Pulse

A delayed clock is produced in Central Control to set the Crosspoint flip-flops between normal clock pulses.

In Figure 7.2-3, the output of the DRDC (Local Clock Driver), in the A Rack of Central Control, is delayed .5 usec by a DRSB (Strobe Driver). This driver feeds the input to a MUFW (Multi, Type W) which controls the width of the delayed clock pulse. A VB (Variable Bias) package gives the delayed clock a -.5 false level. Adjustment of the delayed clock is covered in Section 3.5.




FIGURE 7.2-3 DELAYED CLOCK PULSE

√Changes or additions since last issue.

March 16, 1964

7.3 - 1

PROCESSOR A, PROCESSOR B, and PROCESSOR 2 CONTROL

INTRODUCTION

Two Processors can be placed on the B 5000 System and are labeled PA or PB by the physical position of plugging into Central Control.

Figure 7.3-1 illustrates logical circuitry for the Processors. Either one of these Processors can be designated Pl or P2 by a toggle switch which is located on the Central Control Display Panel in the Display and Distribution cabinet. Therefore, PA or PB refer to a physical Processor, and Pl or P2 refer to a functional Processor.

Pl can only be initiated upon completion of a successful LOAD operation and P2 can only be initiated by an Initiate P2 operator from P1.

P2 Control performs the following functions:

- The necessary means of halting P2 when told to do so.
- Indications that P2 is halted.
- The P2 busy logics. 3.
- Control when an Interrupt occurs in P2.

If Pl must halt, the P2, HP2F Flip-flop is turned ON and signals P2. P2 may not be able to halt as soon as it is told to do so, therefore, an indication of when it does halt is necessary for Pl.

If P2 comes up with an Interrupt condition during an operation, P1 must handle the Interrupt, but not until AFTER P2 has completed its HOUSEKEEPING.

If P2 is busy and an Initiate P2 operator comes up in P1, an Interrupt must be set to signal Pl.

PA and PB Control

A Processor which is plugged into the PA location of Central Control can be designated as Pl or P2. This is accomplished by a toggle switch in the Display & Distribution cabinet which produces one of two levels, PALL or PBLL, depending on the position of the switch.

If the switch is in the PBIL position, the PBIL line is true and indicates that PB is Pl. At the same time the line PAIL would be false, thus indicating that PA is not Pl, and therefore must be in P2. PAIL and PBIL are sent to their respective Processors as well as Central Control to designate which Processor is Pl.

Each Processor is initiated by a term CAAPKD or CBAPKD although the logic originating the initiation may be under different circumstances.

Pl may ONLY be initiated upon the successful completion of a LOAD operation.

CAAPKD is TRUE (assuming that PA is designated Pl) when; LOFF, PAIL and one (1) of the four (μ) I/O finished Interrupts flip-flop is set ON (indicating LOAD completed) and PA is available.

If PB was designated Pl (PBLL TRUE), then the line PALL would be false and PA, now being P2, could not be initiated by a LOAD operation.

The level PAAVLL from PA is false if the Processor which holds PAAVLS OFF is available thus making its output PAAVLS, true, and indicating its availability.

Assuming that PA is designated P2, then it can be initiated by an Initiate P2 operator in Pl. This is accomplished in the following manner: BPMCIL, which is a level from PB (P1), is held false. This holds $\overline{\text{CMIS}}$ OFF, and the output $\overline{\text{CMIS}}$ (Commence I/O Switch Not) is true. At the same time a level PBCMTL permits CMTF (Commence Timing Flip-flop) to be clocked ON. These two levels along with PAAVLS, $\overline{\text{LOFF}}$ (Load Not), $\overline{\text{P2BF}}$ (P2 NOT BUSY) and PB1L, will permit APKD-A to be true and initiate P2 (PA). CMTF is clocked OFF at the next pulse which permits PAAPKD true for l μ s.

Whenever P2 is initiated, Central Control must remember that such a signal was sent to P2. This is accomplished by P2BF (P2 Busy Flip-flop) and is turned ON with the same signal (APKD-A or B) which initiates P2. The APKD lines used to set P2BF are ANDED with a term which says the other Processor is P1 thus insuring against setting P2BF following a LOAD operation.

P2BF may ordinarily be reset by two different types of conditions:


- 1. After P2 has Halted following a HALT signal from P1. HP2F and Pk2AB (Pk is No. 2, available and not busy) K = A or B.
- 2. After P2 has halted following an Interrupt within P2. PkINT and Pk2AB.

The HALT P2 Flip-flop (HP2F) is turned ON whenever it is necessary for P1 to cause P2 to stop processing. P1 will send a signal PkHP2L to set HP2F = 1, which in turn signals P2 (via HP2S-k) to stop processing.

Although P2 has been told to HALT, it cannot do so immediately. It must complete the syllable it is executing and then store its registers in preparation for examination by P1. This HOUSEKEEPING may take from 20 to 300 μ s. P1 will idle during this time and wait for P2 to signal that it has stopped.

The signal for P2 to HALT and the signal that P2 has stopped comes from two switches, CAHP2S and CBHP2S. If PBlL is true, CAHP2S signals P2 to HALT and CBHP2S will signal P1 that P2 has stopped. To make CAHP2S true, the logic basically is HP2F = 1 and PAlL false. This will then tell PA (P2) to HALT.

The logic necessary to tell PB (P1) that P2 has stopped is HP2F = 1 and P2BF = 0. P2BF is reset (= 0) when P2 becomes NOT busy and HP2F = 1.



HP2F can be reset by an initiate P2 operator in P1.

When an Interrupt condition occurs in P2, the level PkINT will be true. This primes P2BF for being reset as soon as P2 goes NOT busy. The Interrupt condition also gates itself (P2) to do its own HOUSEKEEPING.

7.3-5

After completing the HOUSEKEEPING, P2 will go NOT busy (PkBUSS True) which will make the level Pk2AB true and permit P2BF to be reset. As soon as P2BF goes OFF, the P2 Interrupt will take its place in line of priority if other Interrupts exist.

P2 will then idle until again initiated from P1.

HALT P2 and P2 BUSY Logic

The P2 BUSY Flip-flop (P2BF) is turned ON at the time PA activates PB, or PB activates PA, depending upon which one is controlling Processor 1.

Ordinarily, P2BF will be turned OFF when ANY P2 Interrupt occurs. When P2 completes its program a COMMUNICATION OPERATOR Interrupt occurs causing either PA INT or PB INT term to be true.

The HALT P2 Flip-flop (HP2F) is turned ON when it is necessary for P1 to cause P2 to stop processing. Located in the Interrupt section is a Real-Time-Clock. The length of time ordinarily required by P2 to complete a program is contained in the Operations Log of the Master Control Program.

Pl can compare the elapsed time of the P2 program currently running (by means of the Real-Time-Clock) with the maximum time requirements as indicated by the Master Control Program.

If P2 exceeds the maximum time, P1 may HALT P2 by turning HP2F ON. HP2F will remain ON until P1 again activates P2. It is necessary for HP2F to remain ON at least until P2 reaches the end of its syllable. This permits P1 to continue processing during the time P2 is completing its syllable. This time may be considerable during some character mode syllables. At the completion of the syllable, P2 will store its registers and become NOT busy. There will be no Interrupt. P2BF will be clocked OFF as soon as the NOT Busy line from P2 becomes true.

The switch P2BS, used in the P2 BUSY Interrupt Flip-flop gate, may indicate three (3) BUSY conditions. P2BS will be true if:

- 1. P2BF is ON, or
- 2. P2 is BUSY (PAIL and PB BUSY or PBIL and PA BUSY), or
- 3. P2 is NOT available (PAIL and PB not available or PBIL and PA not available.

7.4 I/O SELECTION

INTRODUCTION

In order for an I/O Control Unit to be initiated, it must receive an Initiate I/O Level (PA or PB CMIL) from the controlling Processor (Pl) and the Commence Timing Level (PA or PB CMTL).

Operation of I/O Selection

Refer to Figure 7.4-1 for the logical circuitry of the I/O Selection.

The Initiate I/O Level from Pl sets $\overline{\text{CMIS}}$ switch false and the Commence Timing Level turns ON the CMTF in Central Control which together provide a Starting Level to the I/O. The Processor l does not control the selection of the I/O to be initiated.

Selection of the I/O to be initiated is determined in Central Control. The lowest numbered I/O that is available and NOT BUSY will be selected when an Initiate Level is received from the controlling Processor.

If all I/O Units are NOT BUSY, I/O-1 will receive the Initiate Level. If I/O-1 is not available and I/O-2 is BUSY, then I/O-3 will receive the Initiate Level. If all I/O Units are BUSY when the Initiate Level is received, an I/O BUSY Interrupt will be set by the Initiate Level.

During an operating program, the I/O Unit receiving the Initiate Level will request Memory Cell 0008 in MEM-O to obtain the Address location of the I/O Descriptor. Coincident with the Initiate Level to the I/O, a BUSY Flip-flop (ADnF) will be set in Central Control. When the I/O has completed the execution of its descriptor, an I/O Finished Interrupt will be SET. The BUSY Flip-flop will be RESET at this time.

There are four (4) BUSY switches; IIBS, I2BS, I3BS and I4BS.

If any one of the following conditions exist, IIBS will be true, and I/O-1 will be BUSY.

- 1. If I/O-l is NOT available.
- 2. If the I/O-1 BUSY Flip-flop (ADIF) is ON.
- 3. If the I/O-1 Finished Interrupt (CCIO8F) is ON.

If any one of the following conditions exist, I2BS will be true, and I/O-2 will be BUSY.

- 1. If I/O-2 is NOT available.
- 2. If the I/O-2 BUSY Flip-flop (AD2F) is ON.

- 3. If the I/O-2 Finished Interrupt (CCIO9F) is ON.
- L. If I/O-1 is NOT BUSY.
 - a. If I/O-1 is BUSY, then I2BS may indicate a NOT BUSY condition for I/O-2 depending upon the remaining terms of the I2BS equation.

I3BS and I4BS are logically similar to I2BS except for the additional InBS terms.

In the case of ILABS, it may only indicate a NOT BUSY condition if the other three (3) BUSY switches are true.

The four (4) AVAILABLE switches (InAVLS) generally indicate the physical availability of the I/O Control Units.

IlaVIS will be true to indicate I/O-l is available if the term $\overline{\text{IlREMF}}$ is held false by a line from I/O-l. If the line from I/O-l is true or not present, the IlaVIS switch will be false to indicate the non-availability of the unit. IlaVIS will also be driven false during a LOAD operation if an error is sensed in the D Register of I/O-l.

I2AVLS, I3AVLS and I4AVLS are similar to I1AVLS and are used with I/0-2, I/0-3 and I/0-4 Control Units respectively.

In order for the controlling Processor (Pl) to initiate I/O-l, the switch ADNS-l must be made true for a duration of l μs . The Initiate I/O operator from Pl will provide a level, PkCMIL, to cause the switch CMIS to be false. During the execution of the Initiate I/O operator from Pl, a l μs initiate level (PkCMTL) will be provided by Pl. PkCMTL will turn ON the CMTF Flip-flop for a single microsecond. CMTF gates itself OFF.


ADNS-1 will be true during the microsecond that CMTF is ON. Therefore, to initiate I/O-1, it is necessary that I/O-1 is NOT BUSY (IIBS false); that there is an Initiate I/O operator level ($\overline{\text{CMIS}}$ false); and that the Initiate Flip-flop (CMTF) is ON.

If at the time the CMTF is turned ON, I/O-1 is BUSY and I/O-2 is NOT BUSY, I/O-2 will receive the Initiate Level via ADNS-2.

The other I/O Control Units are initiated in the same manner. The ADNS-n switches also gate the I/O BUSY Flip-flops in Central Control (ADnF). ADlF will be turned ON at the time I/O-l is initiated. The BUSY switch IIBS will indicate I/O-l is BUSY during the time ADlF is ON. The finished level from I/O-l will turn ON the Finished Interrupt Flip-flop for I/O-l (CCIO8F). ADlF will be turned OFF l μs later.

The I/O will appear to be BUSY until the finished Interrupt CCIO8F has been turned OFF. The following paragraphs explain the reason for causing the I/O to be BUSY until the Interrupt has been cleared.

At the time the I/O completes its operation, it WRITES a result descriptor in an appropriate cell in Memory (001 μ thru 0017) and signals that it is FINISHED by setting an appropriate Finished Interrupt. Pl must be prevented from initiating this I/O again until the Result Descriptor has been sampled. If Pl were permitted to initiate the I/O as soon as the I/O was finished, the I/O might WRITE another Result Descriptor into the appropriate cell in Memory and destroy a previously written descriptor that had not been sampled by Pl.



FIELD ENGINEERING TECHNICAL MANUAL-

B 5220.51 7.4-5
March 16, 1964

To LOAD the Master Control Program (MCP) into the first 512 words of Memory, a different method of I/O selection is used other than the one previously described.

With the system idle, the LOAD button on the Operators Console is pressed. The Clock and the LOAD Flip-flop (LOFF) is turned ON. No ADnFs will be ON, therefore, CMTF will be turned ON.

CMIS will be gated false by LOFF to prevent a normal I/O Initiate. The lowest numbered I/O Control Unit will receive a 1 μ s gate from a LOTS switch. If I/O-1 is available, it will receive a 1 μ s level from LOTS-1.

If I/O-1 is NOT available, but I/O-2 is available, then I/O-2 will receive a 1 μs level from LOTS-2.

The gating to LOTS-3 and LOTS-4 is similar.

At the same time that the selected I/O is initiated; the corresponding ADnF (BUSY Flip-flop) is turned ON to prevent further LOADS from taking place. CMTF is inhibited.

The I/O receiving the initiate LOAD will begin reading a program from either Drum l or Cards, depending upon the position of either the LOAD from Drum or LOAD from Cards switch on the Operators Console. The program will be READ into consecutive Memory locations beginning with cell 0016.

Upon completion of the LOAD operation, the I/O will set its finished Interrupt. The LOAD Flip-flop (LOFF), BUSY Flip-flop (ADnF) and the Interrupt Bit (CCTnnF) will be turned OFF with the next Clock Pulse.

Pl will be initiated at this time by PAAPKD or PBHPKD depending upon which Processor is Pl.

B 5220.51

7.5-1

March 16, 1964

7.5 INTERRUPT CONTROL

INTRODUCTION

An Interrupt system furnishes a means for continuous automatic recognition of exception conditions which otherwise would have to be checked programmatically at intervals.

The Interrupt system is capable of automatically responding or recognizing External (not in the program) EXCEPTION signals and Processor dependent EXCEPTION signals which are those generated by the program itself.

It is now apparent that two distinct areas are necessary for recognizing these basic types of Interrupts; one for External Interrupts and one for Internal Interrupts.

The External Interrupts are temporarily stored in flip-flops in Central Control. Internal, or Processor dependent Interrupts are temporarily stored in flip-flops in the Processor itself.

The presence of Interrupt conditions existing is recognized by the Central Control which returns a signal to Pl.

Pl, at each SECL time, interrogates to see if this Interrupt signal exists. If an Interrupt does exist, Pl will prepare itself to handle this EXCEPTION condition by storing its registers etc.

Associated with each possible Interrupt is an Address unique to the Interrupt, to which the Processor may branch to the Master Control Program for the purpose of determining the nature of the Interrupt.

It is possible to have a second Processor which may have Interrupts generated within itself, as with Pl. Unlike Pl, P2 CANNOT handle its own Interrupt conditions. Again, Pl must handle these conditions.

There are now three (3) areas of Interrupt origin. The need is now evident for an Interrupt Priority system because of the different areas in which Interrupts occur, and because they are asynchronous to one another.

With the exception of Pl Memory Parity Error Interrupt and Pl Invalid Address Interrupt, the External Interrupts have higher priority than Processor Interrupts. All P2 Interrupts have the next priority and Pl Interrupts are generally of the lowest priority.

There are three (3) general classifications of Interrupts:

- 1. External
- 2. Processor 2.
- 3. Processor 1.

Table 7.5-1 lists the Interrupts in priority sequence, with their Address location and designation. Also, this list shows the Memory Address location with the derivation of the base figures for Address location.

TABLE 7.5-1 INTERRUPTS AND ADDRESS LOCATIONS

OCTAL ADDRESS	DECIMAL ADDRESS	UNIT	NO.	FUNCTION	SYLLABLE DEPENDENT
60	48	Pk	IO1F	P1 MEMORY PARITY ERROR	
61	49	Pk	I02F	P1 INVALID ADDRESS	
22	18	СС	103F	TIME INTERVAL	
23	19	СС	I04F	I/O BUSY	
24	20	CC	I05F	KEYBOARD REQUEST	
25	21	CC	I06F	PRINTER #1 FINISHED	
26	22	CC	107F	PRINTER #2 FINISHED	
27	23	СС	I08F	I/O-1 FINISHED	
30	24	СС	109F	I/O-2 FINISHED	
31	25	CC	110F	I/O-3 FINISHED	
32	26	СС	IllF	T/O-4 FINISHED	
33	27	СС	I12F	P2 BUSY	
34	28	CC	I13F	INQUIRY REQUEST	
35	29	СС	I14F	SPECIAL INTERRUPT 1	
36	30	СС	I15F	SPECIAL INTERRUPT 2	
37	31	СС	116F	SPECIAL INTERRUPT 3	
40	32	Pk	I01F	P2 MEMORY PARITY ERROR	
41	33	Pk	102F	P2 INVALID ADDRESS	
42	34	Pk	I03F	P2 STACK OVERFLOW	
44	Å 36	Pk	1 I05F	COMMUNICATION OPERATOR	P2
45	_Ω 37	Pk	2 I06F	PROGRAM RELEASE OPERATOR	P2
46	38	Pk	4 I07F	CONTINUITY BIT	P2
47	E 39	Pk	8 108F	PRESENCE BIT (I/O STATUS BIT)	P2
50	S 40	Pk		FLAG BIT	P2
51	≝ 41	Pk		INVALID INDEX	P2
52	E 42	Pk		EXPONENT UNDERFLOW	P2
53	발 4 3	Pk		EXPONENT OVERFLOW	P2
54	44	Pk		INTEGER OVERFLOW	P2
55	45	Pk		DIVIDE BY ZERO	P2
62	50	Pk	103F	P1 STACK OVERFLOW	
64	52	Pk	1 105F	COMMUNICATIONS OPERATOR	P1
65	_ω 53	Pk	2 I06F	PROGRAM RELEASE OPERATOR	P1
66	54	Pk	4 IO7F	CONTINUITY BIT	P1
67	₽ 55	Pk	8 108F	PRESENCE BIT (I/O STATUS BIT)	Pl
70	වි 56	Pk		FLAG BIT	Pl
71	質 57	Pk		INVALID INDEX	Pl
72	58 ش	Pk		EXPONENT UNDERFLOW	P1
73	පූ 59	Pk		EXPONENT OVERFLOW	P1
74	€ 60	Pk		INTEGER OVERFLOW	P1
75	61	Pk		DIVIDE BY ZERO	Pl

NOTE: OTHER LOCATIONS USED:

I/O RESULT DESCRIPTORS $12 \Rightarrow 15$ INITIATE - WORD 8 CONTROL STATE MARK STACK 7

B FIELD ENGINEERING TECHNICAL MANUAL

B 5220.51 7.5-3

March 16, 1964

Figure 7.5-1 is a Block Diagram which can be used for reference throughout this section. This figure shows the External Interrupt Register at the top of the Central Control box. These are CCnnF flip-flops which are listed in Table 7.5-1. The other two boxes are Processor A and Processor B.

The syllable dependent Interrupts in the Processors set PkIO5F, PkIO6F, PkIO7F and PkIO8F Flip-flops. These are set to binary numbers by the Processor and are added to the Base Interrupt Address location of the unit.

The Processor non-syllable dependent Interrupts are:

1. M	lemory	Parity	Error	PkI01F
------	--------	--------	-------	--------

2. Invalid Address PkIO2F

3. Stack Overflow PkIO3F

4. Not assigned PkIO4F

Pk = Processor A or B (whichever one is designated as Pl).

These are high-priority Interrupts and each is a separate flip-flop in the Processor.

When Processor 1 processes Interrupts, it could have an error. Therefore, non-syllable Interrupts in Pl are of the highest priority.

The lines from the external flip-flops enter the priority logics and the encoder logics. These Interrupts will then set IAR5 Flip-flop, which is Address 16, plus the encoded numbers. PALL and PBLL determine the base location for the Processors. Any Processor Interrupt will always set IAR6 Flip-flop, which is Address 32.

If PklL is true, the Processor is Pl and IAR5F is set. This advances the Base Address to 48. The set of IAR5F and IAR6F is under control of the priority logics, although for simplicity, this is not shown. The Interrupt Address Sync Set (IASS) level is the gating level to set the IAR numbers into the C Register of Pl.

INTERRUPTS

There are forty (40) Interrupts that may occur if a maximum system configuration is used. Of these 40, twelve (12) are considered to be EXTERNAL Interrupts. For example, Non-Processor Interrupts.

Of the remaining twenty-eight (28) Interrupts, fourteen (14) are caused by PA and are caused by PB.

There are twelve (12) flip-flops associated with the 12 External Interrupts. Each flip-flop defines a single Interrupt condition. There are two (2) low-priority unused flip-flops, CCI15F and CCI16F, which can be used for future expansion.

B 5220.51

7.5-5

March 16, 1964

Eight (8) flip-flops are used by the Processor to define the 14 Processor Interrupts. 4 Of the 8 flip-flops define only four (4) conditions (PkIO1F thru PkIO4F). The remaining 4 flip-flops PkIO7F thru PkIO8F may define any one of ten (10) Interrupt conditions, depending upon the binary value of the bits. Only 1 of the 10 Interrupt conditions may be defined by these 4 bits at any time.

It is unlikely but possible for there to be twenty-two (22) individual Interrupt conditions occurring simultaneously. It is necessary for Pl to examine only one (1) Interrupt at a time. Furthermore, it is necessary that the Interrupt to be examined by Pl be of the highest priority.

Generally, there are three (3) levels of priority to be established as follows:

- 1. Pl Memory Parity Error Interrupt and Pl Invalid Address Interrupt are of the Highest priority and exceed the priority of the External Interrupts.
- 2. All P2 Interrupts are of lower priority than the External Interrupts, but of higher priority than most Pl Interrupts.
- 3. Pl Interrupts are generally of the lowest priority.

An Interrupt is sensed by the Interrupt priority logic. The priority logic gates the Interrupt Register to set an Address into the Register corresponding to the highest priority Interrupt occurring at a single Clock time. At the following Clock time, an Interrupt of high priority may cause the Interrupt Register to be set to a new Address. Even though the lower priority Address is destroyed by the new Address, the lower priority Interrupt still exists. An Interrupt Bit is reset at the time Pl takes the Address from the Interrupt Address Register.

The following example may be useful:

Suppose I/O-1 and I/O-2 are controlling Tape Units and Pl is running a program. When I/O-2 finishes, an Interrupt Bit (CCIO9F) will be set. The Clock time following the setting of CCIO9F will set the Interrupt Address Register to 24. Pl senses the Address in the Register and begins to store its Registers (A, B, G, etc.). Before Pl has completed the storing of its Registers, I/O-1 finishes. The Address in the Interrupt Address Register will be changed to 23. Both CCIO8F and CCIO9F will be ON, but only the Address corresponding to the highest priority Interrupt will be in the Interrupt Address Register.

As soon as Pl completes the storage of its Registers, the Interrupt Register Sync Flip-flop is turned ON for a single microsecond. At the Clock time that the Sync Flip-flop is reset, the Address in the Interrupt Address Register is sent to the Processor. With the Interrupt Address Register equaling 23 and the Sync Flip-flop ON, CCIO8F is reset. The Interrupt Address Register is cleared at this time.

With the next Clock Pulse, the Register will be set to 24. The 24 will remain in the Interrupt Address Register until Pl takes it, or, an Interrupt of higher priority occurs. At the time CCIO8F is reset, the Il BUSY switch (IlBS) will be restored to a NOT BUSY condition.

The highest priority External Interrupt which is the Time Interval Interrupt (CCIO3F) will be turned ON every time the Real Time Clock overflows. The Real Time Clock is a standard 6 bit binary counter. It counts once per cycle of 60 cycle AC or roughly every 16 2/3 ms. Once every 1.07 seconds the counter will overflow to set CCIO3F. This Interrupt is used to time programs etc.

The synchronizer TMOY provides a l μs level for each cycle of the 60 cycle AC. The reset terms for the Interrupts will be discussed later.

CCIO μ F will be turned ON if all the I/Os are BUSY and the controlling Pl is initiating an I/O. The CMIS and CMTF terms will be true during the Initiate I/O operator.

CCIO5F will be turned ON if a keyboard entry from SPO is ready to be READ. The asynchronous level provided by the Supervisory Printer is defined by a switch and synchronizer.

CCIO6F will be turned ON at the end of Printer #1 print cycle to signal that the Print Buffer is empty. Cross-coupled Holdover switches are used to define a single Clock time at the END of the print cycle and prevents Printer #1 Interrupts from occurring at other times when the buffer is also empty.

The initial states of the various levels are as follows:

- 1. 22PCYL is false (Print cycle NOT in progress).
- 2. 22PCYS is true.
- 3. 22PCYL is true.
- 4. 22PCFS is false.
- 5. CCIO6F is OFF.

When Power is applied to the system, the CLEAR term will be made true to reset the cross-coupled Holdover switch so that 22PCFS is false and 22PCFS is true. The gate to turn CCIO6F ON will have 22PCFS false and 22PCYS true. All that is required to set the Interrupt is the switching of the cross-coupled switches. When the Print Cycle Level 22PCYL becomes true at the end of a Print cycle, the switches change state and turn CCIO6F ON. The cross-coupled switches will remain in the SWITCHED state until the CCIO6F has been cleared by Pl.

CCIO7F operates exactly as CCIO6F except that it is used with Printer #2. The prefix 26 (26PCYL) implies Printer Unit Driver 26, whereas, the preceding Printer #1 Interrupt terms were numbered 22 (22PCYL). The reset terms for CCIO6F and CCIO7F are inherently different.

The I/O Finished Interrupt flip-flops (CCIO8F thru CCIllF) are essentially identical. Only one Finished Interrupt flip-flop (CCIO8F) will be described.

CCIO8F is turned ON at the time I/O-l provides a Finished Level (IIFINL). The Finished Level may turn the flip-flop ON providing the I/O is BUSY (AD1F ON) and the unit is available (ON LINE). AD1F will be reset following the turn ON of CCIO8F. The BUSY status of I/O-l is still maintained by the gating to I1BS.

CCIl2F will be turned ON if Pl executes an activate P2 operator AND P2 is BUSY. The terms CMIS and CMTF will be true during the Activate P2 operator.

CCII3F will be turned ON if an Inquiry Interrupt occurs. The Interrupt Level from the Inquiry Unit is synchronized by means of the synchronizer IS6Y. CCII5F and CCII6F are undefined at this time.

The reset logic for preceding flip-flops is uncomplicated if two (2) details are kept in mind.

- l. To reset an Interrupt flip-flop, the controlling Pl must be TAKING the Interrupt Address from the Interrupt Address Register. This occurs only at the Clock time when the flip-flop IASF is ON. IASF is ON for only l $\mu s.$
- 2. The reset gating to an Interrupt flip-flop contains terms that correspond to the Address that that particular flip-flop can set into the Interrupt Address Register. For example; the reset terms for CCIO3F will be true only at the time the Interrupt Address Register is equal to 18, and the Sync Flip-flop (IASF) is ON.

The switch CCINTS combines terms common to the reset logic used with External Interrupts. The Sync Flip-flop (IASF) will be ON, IA6F will be OFF, and IA5F will be ON.

The 32 bit of Register IA6F is always OFF during External Interrupts and the 16 bit (IA5F) is always ON. Hence, these are common terms for Addresses 18 thru 31.

The IOOS switch combines other terms common to four (4) of the Interrupt flip-flop Addresses. The output of the switch says IASF • $\overline{\text{IA6F}}$ • $\overline{\text{IA5F}}$ • $\overline{\text{IA4F}}$ • $\overline{\text{IA3F}}$. This will be true for Interrupt Addresses 16, 17, 18 and 19. 16 and 17 are unused.

The IOLS switch combines terms common to Interrupt Addresses 20, 21, 22 and 23. The output of the switch says IASF \bullet IASF \bullet IASF.

The IO8S switch combines terms common to Interrupt Addresses 24, 25, 26 and 27. The output of the switch says IASF \bullet IA5F \bullet IA5F \bullet IA4F \bullet IA3F.

The Il2S switch combines terms common to Interrupt Addresses 28, 29, 30 and 31. The output of the switch says IASF \bullet IA5F \bullet IA5F \bullet IA3F.

The switches INOS thru IN3S define the four (μ) possible states of the 1 bit and 2 bit of the Register.

Examining the reset gate at CCIO3F, the terms IOOs and IN2S are required. These can easily be decoded to the following equation: IASF • $\overline{\text{IA6F}}$ • IA5F • $\overline{\text{IA1F}}$ • $\overline{\text{IA1F}}$ which is equal to the Interrupt Address 18. The reset logic for any one of the remaining Interrupts may be decoded similarly.

Processor Interrupts differ from the External Interrupts in that the flip-flop storage of the Processor Interrupt condition is located in the Processor rather than in Central Control.

The four (4) flip-flops PkIOIF thru PkIO4F, hold Interrupt conditions that are not directly associated with Program Control. These 4 conditions are the result of conditions occurring in the Memory in use by the Processor.

The remaining 4 flip-flops, PkIO5F thru PkIO8F may hold any UNE of ten (10) Interrupts occurring during the course of Program Execution.

The Interrupt Addresses that correspond to the various Interrupts may be separated into three (3) groups.

- 1. The External Interrupt group may contain Addresses between the numbers 16 and 31.
- 2. P2 Interrupts may contain Addresses between the numbers of 32 and 47.
- 3. Pl Interrupts may contain Addresses between the numbers of 48 and 63.

It will be observed that the PkIO5F thru PkIO8F Interrupt Bits are coded to represent numbers higher than the number 3. These four bits are a separate μ Bit Register weighted in the Common Binary form.

The IO5F bit will be the "l" bit; IO6F, the "2" bit; IO7F, the " μ " bit; and IO8F, the " μ " bit.

The Communication Operator Interrupt will turn ON the IOTF bit to represent a value of a 32 bit ON and the 16 bit OFF in the Interrupt Address. Combining the four bits, IO5F thru IO8F with the 32 bit ON and the 16 bit OFF, results in an Interrupt Address of 36. The Address gating of the Syllable Interrupts can be simply determined by adding the "weighted" value of the four bits to the two high order bits of the Processor Interrupt Address.

The Pl Syllable Interrupts are added to form the Interrupt Address in the same manner. The Pl Interrupt Address has both the 32 and the 16 bits ON.

INTERRUPT PRIORITY

PA and PB Interrupt priority is similar. Only the PA priority is considered here.

In order for PA to SET an Address into the Interrupt Register, it is necessary for the term PA to IAR to be true. This term may be true under any one of the following conditions:

- 1. PA has SET one of its Interrupt bits.
 - a. PA is P2.
 - b. P2 is idle (Registers have been stored).
 - c. There is no External Interrupt (higher priority).
 - d. Neither of the two high priority Pl Interrupts are true.

NOTE

The above conditions encompass all P2 Interrupt priority conditions if PA is P2.

- 2. PA has SET an Interrupt.
 - a. PA is Pl.
 - b. There is no External Interrupt.
 - c. There is no PB Interrupt.

NOTE

This gate covers all LOW priority Interrupts.

- 3. PA has SET an Interrupt.
 - a. PA is Pl.
 - b. There are no External Interrupts.
 - c. The P2 BUSY Flip-flop is ON.

NOTE

This gate covers the time during which a PB Interrupt may have occurred, but PB has not completed storage of its Registers.

- 4. PA has SET an Interrupt.
 - a. PA is Pl.
 - b. The PA Interrupt is the high priority Memory Parity Error Interrupt.
- 5. PA has SET an Interrupt.
 - a. PA is Pl.
 - b. The PA Interrupt is the high Priority Memory Invalid Address Interrupt.

External Interrupt priority is simply an arrangement of switches gating other switches to SET an Address into the Interrupt Address Register.

Sl9S switch is false if there is an I/O BUSY Interrupt and no Time Interval Interrupt. The Time Interval Interrupt is the highest priority Interrupt and inhibits a false level from any of the other SnnS switches.

The S31S switch may only be false if there are no higher priority External Interrupts. It is apparent that only one of the SnnS switches may be false even though many Interrupts may be present at the same time. Only the Interrupt of highest priority will cause its corresponding switch to be false.

IEIS (Inhibit External Interrupt Switch) is used to inhibit setting of the Interrupt Address Register with an External Interrupt Address if Pl has a Memory Parity Error or has requested an Invalid Address from Memory.

LOFF prevents the Interrupt at the completion of LOAD from disturbing Pl.

IASS is used only to limit the number of true gates into the Interrupt Address Register Flip-flop at any one time. The eight (8) Set Interrupt Address Bit Switches SOIS, SOIS thru SO4S, SO4S are used to set the Interrupt Address Register according to the highest priority Interrupt.

INTERRUPT ADDRESS REGISTER

The Interrupt Address Register is a six bit Register used by Processor Pl to obtain a Memory Location. The Memory location held in the Interrupt Register will correspond to the highest priority Interrupt that was ON at the preceding Clock period. There is a l μs delay from the time the Interrupt is SET to the time the Interrupt Register may be set. The Address appearing in the Register is transferred to Pl when requested by Pl. The Address is used by Pl to obtain a BRANCH into the Master Control Program for the purpose of determining the nature of the Interrupt condition.

Pl becomes aware of an Interrupt by sensing a NOT EQUAL TO ZERO condition in the Interrupt Register. If no Interrupts are present, the Register is cleared. When Pl finds the Interrupt Register NOT EQUAL TO ZERO, it stores its Registers.

In order for Pl to transfer the Address from the Interrupt Register, a l μs level (PkIASL) is necessary. This level permits the Sync Flip-flop, IASF, in Central Control to turn ON for l μs . The Interrupt Register is cleared at the Clock time IASF is ON. A new Interrupt Address may appear in the Register with the next Clock Pulse.

The 32 bit flip-flop IA6F will be turned ON any time PA or PB Interrupt occurs. However, it will be turned OFF if an External Interrupt occurs, providing a Pl Interrupt of higher priority is not present.

The 16 bit flip-flop IA5F will be turned ON for Pl Interrupts, and OFF for P2 Interrupts. IA5F will also be turned ON for all External Interrupts providing a Pl Interrupt of higher priority is not present.

The 8 bit flip-flop IALF will be turned ON with the PkIO8F of either Processor Syllable Interrupt providing a higher priority Interrupt is not present.

If both Processors had identical Syllable Interrupts, the P2 Interrupt would take precedence (determined by PA and PB priority drivers).

External Interrupts requiring the 8 bit in the Address, turn IALF ON by means of the SOLS, providing a Pl Interrupt of higher priority is not present.

The Addresses of 0024 and above, require SO4S. IA4F will be turned OFF if a Processor Syllable Interrupt has its 8 bit OFF; if the Processor Interrupt is NOT a Syllable Interrupt; or an External Interrupt requires the 8 bit to be OFF.

The 4 bit flip-flop, IA3F, is gated in the same way as IA4F, except that the 4 bit of Syllable Interrupts is used. External Interrupts requiring a 4 bit in Interrupt Address turn IA3F ON, and those requiring the 4 bit OFF turn it OFF.



B 5220.51 7.5-11
March 16, 1964

The 2 bit flip-flop, IA3F, carries terms similar to those used with IA3F and IA4F, plus a few others to make sure the bit is set properly in cases of Non-Syllable Interrupts. These should be immediately apparent.

The 1 bit flip-flop IALF, is similar to the 2 bit. The difference being that the 1 bit is required for Syllable Interrupt Addresses 33 and 35, or, 49 and 51.

The 2 bit is required for Syllable Interrupt Addresses 34 and 35, or, 50 and 51.

The IASS switch clears all bits of the Register when IASF is true.

B 5220.51

7.6-1

March 16, 1964

7.6 MEMORY EXCHANGE

INTRODUCTION

The Memory Exchange Unit contains all information and control lines to each Memory Unit. Some of these lines originate within the Memory Exchange, while some of them are amplified and passed on from the Requesting Unit to Memory. In most cases, the signal from the Requesting Unit will not have the same mnemonic as the signal from the Central Control to Memory Unit.

Refer to Figure 7.6-1 for a Block Diagram of the Memory Exchange.

MEMORY INTERCOMMUNICATION LINES

Central Control to Memory

C(N)AOOS	Memory START level. 1 μs pulse, initiates to Memory cycle when true.
C(N)WOOD	Memory WRITE level. 1 μs pulse. When true, this signal ANDED with AOOS results in a WRITE Memory cycle. When false, this signal ANDED with AOOS results in a READ Memory cycle.
CLOCK PULSE CLOCK GROUND	This standard Clock signal is generated in Central Control and transmitted to Memory via a standard length twisted-pair cable to a Local Clock Driver in Memory.
C(N) AOIS thru C(N) AI2S	Memory ADDRESS information, 12 bits, 1 μs pulse. These lines when true set one-sided Address information from Central Control into the Memory Address Register MAR-1 thru MAR-12. The lines are ANDED with AOOS.
C(N)WOlS thru C(N)W48S	Memory WRITE information, 48 bits, 1 μs pulse. These lines when true set one-sided Central Control WRITE information into the Memory Information Register MIR-1 thru MIR- 48 .

Memory to Central Control

C(N) ROIS thru C(N)R48S	Memory READ information, 48 bits, 5 μs pulse during WRITE, 3 μs pulse during READ. These lines set single ended READ information into the I/O "W" Register.
M(N)MPEF	Memory Parity Error, 2 µs. This line, when true at MT4, indicates a READ Parity Error. M(N)MPEF (Memory Module N) is set at T3, and checked in Central Control at T4.




FIGURE 7.6-1 CENTRAL CONTROL MEMORY EXCHANGES

FIELD ENGINEERING TECHNICAL MANUAL

B 5220.51 7.6-3
March 16, 1964

M(N)MT2F	Memory Timing Level 2, 1 μs pulse. This line provides the Central Control Unit with a Memory Timing indication. (N = 0 thru 7; MO thru M7).
м(n) МТЦГ	Memory Timing Level 4, 1 μs pulse. This line provides the Central Control Unit with a Memory Timing indication. (N = 0 thru 7; MO thru M7.)
M(N)MNAL	Memory Not Available Level. When true, this level indicates to Central Control that the Memory is not available (Local or POWER

I/O Intercommunication Lines

The Intercommunication lines from I/O through Central Control to Memory are illustrated in Figure 7.6-2.

The signal lines between I/O and Central Control are as follows:

UP). (N = 0 thru 7; MO thru M7.)

DOIF thru D15F	"D" Register bits are used to locate the Address area in Memory.
D13F thru D15F D13F thru D15F	"D" Register bits are used by Central Control to Address correct Memory Module Unit.
I(N)MANF	Memory Access needed. Originating level to Central Control which indicates I/O Unit Memory request. (N - 1 thru 4; Il thru I4.)
C(K)MAED	Memory Address Error. A non-existent Memory Module is Addressed. (K = A or B; DPA or DPB.)
C(K)MPED	Memory Parity Error. A Parity Error existed during Memory Access cycle. (K = A or B; DPA or DPB.)
C(K)MTOD	Memory Time O. Indicates start of Memory cycle and releases of Requesting Unit during Memory WRITE operations. (K = A or B; DPA or DPB.)
M(N)MT2F	Memory Time 2. A 1 μs pulse which indicates READ information is in MIR. (N = 0 thru 7; MO thru M7.)
I(N)MWRD	Memory WRITE Driver. A level from I/O to Central Control where it becomes WOOD to Memory (N = 1 thru 4 ; Il thru 14 .)
C(N)ROIS thru R48S	Information READ signals from Central Control to I/O. Initiated by IOIF thru I48F. (N = 0 thru 7; CO thru C7.)




FIGURE 7.6-2 I/O INTERCOMMUNICATION LINES

FIELD ENGINEERING TECHNICAL MANUAL.

B 5220.51

7.6-5

March 16, 1964

C(N)WOLS thru C(N)W48S Information WRITE signals from Central Control to Memory. Initiated by WOIF thru W48F from I/O to Central Control. (N = 0 thru 7; CO thru C7.

In the I/O Control Unit, the "W" Register is the buffer Register for the incoming or outgoing information words between the Memory Unit and a peripheral unit.

Many peripheral units require the information in serial sequence. For example, character by character. Therefore, it requires time to LOAD the "W" Register from a peripheral unit.

Once LOADED, the information is shifted to Memory during the character to character time of the peripheral unit. A Memory ACCESS requires approximately 6 to 18 μs , depending on the priority of the request. This time is adequate for the information from the "W" Register to be successfully shifted to Memory before additional information pulses from the peripheral unit are received.

The "D" Register in the I/O Control Unit contains the Descriptor Word for any operation. In this Register, the control portion of the I/O Descriptor remains during the peripheral cycle.

The Memory Module designation is found in D13, 14 and 15 position in this Register. This is gated to Central Control where it is used to select the crosspoint flipflop. The "D" Register positions, D1 thru D12, store the Base Address location within a Memory Module area. As each word is written into Memory, D1 thru D12 is counted by one to Address the next word location in Memory.

Processor Intercommunication Lines

The Communication Lines and Processor Signal Channels are illustrated in Figure 7.6-3.

Since the source of information in the Processor is quite involved, an understanding of the Processor flow is necessary to ascertain the communication necessary between the Processor and Memory through Central Control.

A Memory request is started in the Processor by the setting of the "E" Register to a significant digit. This Register has three functions:

- 1. To initiate a Memory Cycle.
- 2. To select the proper Processor Information Register.
- 3. To select the proper Processor Address Register.

The "E" Register is a Mod 16 Register which is set directly by the Program Operators being processed. The Address and Information Register designation is determined by the Program Syllable itself which will set the "E" Register as one of its functions.

Basically, the "E" Register is divided into the following four functions:

- 1. The "l" bit controls Processor selection of information Registers, "A" or "B". If the "l" bit is OFF, "A" Register is accessed; if ON, "B" Register is accessed.
- 2. The "2" bit, if ON, and the "4" bit if OFF, use the "S" Register for Addressing a Memory cell.
- 3. The "4" bit, if ON, uses the "M" Register for Addressing a Memory cell.
- 4. Any number less than "8" in the "E" Register calls for a READ Information from Memory to Processor. Any number greater than "8" calls for a WRITE Operation from Processor to Memory.
- 5. A setting of 16 indicates a Memory Fetch cycle (which can be executed separately) to LOAD the "P" Register with information Addressed by the "C" Register.

By following the simplified gating in Figure 7.6-3, a better understanding of the purpose of the "E" Register can be ascertained.

Once the "E" Register gates the proper Registers, the information and control lines leave the Processor where they signal Central Control to initiate a Memory cycle.

The signal lines between the Processor and Central Control are as follows:

DOIS thru Dh8S READ information lines between Central Control and Processor.

MOIS thru MI2S ADDRESS lines between Processor and Central Control. These lines become AOIS thru AI2S between Central Control and Memory.

M13D thru M15D Module selection lines between Processor and Central Control.


C(N)MT2S Memory time 2. From Memory through Central Control to indicate Memory READ cycle is complete. In Processor, this becomes MRAF or MROF.

C(N)MTOD Memory time O. From Central Control to indicate Memory ACCESS started, and Memory WRITE Information obtained. In Processor, this level becomes MWOF.

CROSSPOINT LOGIC

For a detailed illustration of Crosspoint Logic refer to Figure 7.6-4.

This is the Memory Request Control section of Central Control. There are a maximum of eight (8) Memory Modules within a system and a maximum of six (6) Requesting Units in a system. The Memory Request priority system has previously been discussed (APAS, APBS and ARnS).



B 5220.51

March 16, 1964

7.6-9

The Crosspoint Logic is a 6 x 8 switching Matrix. With the 8 Memory Modules numbered across the top from 0 to 7, and the 6 Requesting Units listed vertically along the side of the Matrix, there are 48 possible combinations of Memory Module and Requesting Unit connections. PA may request access to any one of the 8 Memory Modules, PB may also request access to any one of the 8 Memories, and so on.

It is important that only one Requesting Unit at a time gain access to a Memory. There are 48 interlock flip-flops corresponding to the 48 different connections that may be made. The flip-flop MOPAXF will be turned ON if PA requests, and is granted access to Memory Module zero. The flip-flop M3I4XF will be turned ON if I/O-4 requests, and is granted access to Memory Module 3, and so on.

When one of the Crosspoint flip-flops is turned ON, a number of significant things happen. Sixty (60) Address and Information lines from the Requesting Unit are gated into the Memory Module designated by the Crosspoint flip-flop. The setting of all other Crosspoint flip-flops associated with the particular Memory are inhibited. Forty-eight (μ 8) Information lines from the Memory Module are gated to the Requesting Unit. A Memory cycle begins within the Memory. The Memory cycle takes approximately 6 μ s. However, the Requesting Unit may be released from Memory Control before 6 μ s has elapsed.

The idle state of a Memory Module is considered to be Memory Time O. The Memory Clock counts from O to 1 when it is started. The counts continue 2, 3, 4, 5, and then O, which is the idle state again. Memory Times O, 2, 4 and 5 are made available for various control purposes. Memory Times O and 2 are available to the Requesting Units.

In order for PA to be connected to MEM-O (Memory Module Zero), the Crosspoint flip-flop MOPAXF must be turned ON. PA Addresses a Memory Module by means of the three (3) high order bits 13, 14, and 15 of the Address Register in use. MOPAXF then has as part of its gating the 3 bits PA13, PA14 and PA15 equal to zero. APAS will be true providing PB is P2 and has not been inhibited by requesting the same Memory.

MOTORS will be true if there is no I/O request for MEM-O. Any Memory request for MEM-O by an I/O will inhibit either of the Processor requests for MEM-O. MOXFOS will be true any time the Memory is idle. The Memory is BUSY any time that one of the 6 Crosspoint flip-flops are ON. PAMATE (Memory Access Inhibit Level) will be true unless one of the first 512 Memory locations (0000 thru 0511) in MEM-O is to be Addressed while the Processor is in the NORMAL state. The first 512 Memory locations are reserved for essential parts of the Master Control Program.

The following conditions must exist for MOPAXF to be turned ON:

- 1. PA requests MO.
- 2. PB as P2 does not inhibit the request.
- 3. There is no I/O request present.

- 4. The Memory is idle and available.
- 5. PA is in CONTROL state or not prepared to Address 0000 thru 0511 if in NORMAL state.

The gating for MOPBXF and all Memory and Processor combinations is similar to the gating of MOPAXF.

The Crosspoint gating for the I/O Memory combinations is the same as that described for the PA MEM-O connection. The following conditions must be true for I/O-l to gain access to MEM-O:

- 1. The high order Memory Address bits 13, 14 and 15 of I/O-1 must be equal to zero.
- 2. I/O-l must indicate its request by turning ON its Request flip-flop IlMANF (Memory Access Needed Flip-flop).
- 3. The "Admit" term ARIS must be true (no priority conflict etc.).
- 4. The Memory must be idle and available.

Inspection of any one of the other I/O Memory Crosspoint flip-flop gates will point out the similarity of the terms. All of the Crosspoint flip-flops are reset at Memory Time 4.

It will be observed that there is no Memory Access Inhibit term used in the I/O Memory Crosspoint gates. The I/O must use locations within the first 512 locations of the MEM-O to WRITE Descriptors as well as Writing into these locations at other times. However, the I/O may not Address these locations in the case of Memory "fold-over". For example, Addressing consecutive locations above 32,767 during a Memory operation. This is a situation handled by the I/O.

MOXFOS is true throughout the complete Memory cycle from O Time through 4 Time. Any MEM-O Crosspoint flip-flop can hold the switch true. MOXFOS will be false throughout the Memory cycle, then true at all other times unless the Memory is not available.


MOMTUS will be true at Memory Time 4 unless the Memory is not available. MOMTUS is used to clear the Crosspoint flip-flops.


 $\overline{\text{MOIORS}}$ is used to inhibit the setting of Processor Crosspoint flip-flops if any I/O request for MEM-O exists at the time of the Processor request.

COAOOS provides a starting level to Memory. This switch will be true at Memory Time O only. This time is during the 1 μs between the setting of a Crosspoint flip-flop and the setting of MOMCYF (MEM-O Memory Cycle Flip-flop).

The Driver COWOOD provides Memory with a WRITE or NOT WRITE level. The WRITE or NOT WRITE level from the Requesting Unit furnishes the input to the Driver.

Moses Man Down Continue - X roll. MCYF-0 MCYF-1 MCYF-2 KCL KCL KCL MOXFOS M1XFOS **M2XFOS M3XF0S** MOXFOS M1XFOS M2XFOS M3XF0S PAXF-0 PAXF-1 PAXF-2 PAM13D PAXF - 0 PAM13D PAM13D PAM13D PAXF-1 PAXF-2 PAM14D PAM14D PAM14D PAM14D PAM15D T4 T4 PAM15D PAM15D ___T4 PAM15D APAS APAS APAS APAS MOIORS MIIORS M2IORS MSIORS PAMAIL PAMAIL PAMAIL PAMAIL MOXFOS M1XFOS M2XF0S M3 XFOS PBXF-0 PBXF-1 PBXF-2 PBM13D PBM13D PBM13D PBXF-0 PBM13D PBXF-1 PBXF-2 PBM14D PBM14D PBM14D PBM14D PBM15D _T4 , T4 PBM15D PBM15D PBM15D T4 APBS APBS A PBS APS MOIORS MIIORS M3IORS PBMAIL MZIORS PBMAIL PBMAIL PBMAIL MOXFOS I1XF-0 M1XF0S I1XF-1 M2XF0S I1XF-2 M3XF0S I1XF-0 I1D13F I1XF-1 I1D13F I1XF-2 _I1D13F I1D14F o'T4 K I1D14F I1D14F I1D15F I1D14F ___T4 T4 I 1D15F I1D15F I1D15F _I1MANF __I1MANF __I1MANF IlMANE AR15 _AR1S AR1 S AR15 MOXFOS M1XF0S M2XFOS M3XF05 I2XF-0 I2XF-1 I2XF-2 I2XF-0 12D13F I2XF-1 I2XF-3 12D13F 12D14F I2D13F I2D13F I2D14F I2D14F I2D15F I2D14F T4 <u>T4</u> T4 12D15F I2D15F I2D15F _I2MANF IZMANF _I2MANF __I2MANF AR2S AR2S AR2S AR2S I3XF-0 MOXFOS M1XFOS I3XF-1 M2XF0S I3XF-2 M3XF0S I3XF-0 I3XF-1 I3D13F 13D13F 13D14F I3XF-3 I3D13F ___I3D13F I3D14F _____I3D14F ___T4 T4 ____T4 I3D15F _____I3D15F I3D15F I3D15F __I3MANF __I3MANF __I3MANF __I3MANF AR3 S AR3 S AR3 S AR3 S I4XF-0 MOXFOS M1XFOS **I4XF-1** M2XF0S I4XF-2 **M3XFOS** 14D13F 14D14F I4XF-0 I4XF-1 I4D13F I4XF-3 I4D13F I4D13F I4D14F <u> 14014F</u> __I4D14F T4 I4D15F I4D15F I4D15F __I4MANF 14MANF 14MANF 14MANF AR4S AR4S AR4S AR4S MOXFOS M1XFOS **M2XFOS M3XF0S** I2XF-0 [2XF-1 I2XF-2 MOXFOS SW. M1XFOS M2XFOS M3XFOS I1XF-1 I1XF-0 I1XF-2 XFOS-0 XFOS-1 XFOS-2 PBXF-0 PBXF-1 PBXF-2 PAXF-0 MOXFOS SW M1XFOS SW. M2XFOS SW. M3XFOS SW. PAXF-1 PAXF-2 MIMNAL MZMNAL MOMNAL XFOS-1 XFOS-3





FIELD ENGINEERING TECHNICAL MANUAL B 5220.51 7.6-13 March 16, 1964

COAOIS thru COAIS are Memory Address switches driven by the Address lines from the Requesting Unit. The appropriate Crosspoint flip-flop gates these lines by means of a switch. If PA is granted Memory Access, the lower order Address bits Ol thru 12 will be gated to the Memory through these switches.

COWOLS thru COW48S are Memory WRITE Information switches driven by the 48 Information lines from the Requesting Unit. The appropriate Crosspoint flip-flop gates these lines by means of two (2) Drivers.

The Crosspoint Logic for MEM-1 thru MEM-7 is similar to that described for MEM-0.

The Memory READ Exchange requires the same Crosspoint flip-flop gating as does the Memory WRITE Exchange. The information from Memory is gated through the COlS or ROLS switches, depending upon the type of Requesting Unit. CADOLS thru CADOLS are the Memory READ Information switches for information transfer to PA. Memory Information from any of the eight Memory Modules is gated through these switches when the appropriate Crosspoint flip-flop is ON.

Memory Times O and 2 are supplied to the Requesting Unit by the Driver MTOD and the switch MT2S. These levels are required for WRITE and READ timing. Parity Error Information is gated through Central Control to the Requesting Unit during Memory READ only. This information may be sampled at Memory Time 4.

The MAED Drivers are used to detect non-available Memory Modules. PA, for example, may determine the available Memory size by Addressing each of the Memory Modules. Modules not available will permit CAMAED to be true when Addressed. If Memory 3 is not available, M3MNAL will be connected to an open line. By Addressing MEM-3, PA will cause CAMAED to be true. If MEM-3 is available, M3MNAL will be grounded (false) within the Memory Module.

MEMORY REQUEST CONFLICT LEVELS

The Memory Module Address Conflicts are determined by comparison.

There are six (6) possible combinations of Memory Module Address Conflicts as illustrated in the Primary Logic of Figure 7.6-5. These are between I/0-1 and I/0-2; I/0-1 and I/0-3; I/0-1 and I/0-4; I/0-2 and I/0-3; I/0-2 and I/0-4; and I/0-3 and I/0-4.

The Conflicts are detected by Cl2S, Cl3S, Cl4S, C23S, C24S and C34S respectively.

The gating to Cl2S compares three (3) high order Memory Module Address bits Dl3, Dl4 and Dl5 of I/O-l and I/O-2. If any bit in the I/O-l Address is different than the corresponding bit of the I/O-2 Address, Cl2S will be false, indicating NO Conflict. If the Addresses are identical, there will be no true gate at the input to Cl2S. Hence, Cl2S will be true.

The five (5) other CnnS switches operate in the same manner.

ADMIT I/O REQUEST LOGIC

Refer to Figure 7.6-5 for Memory Request Conflict Levels.

The ARnS switches provide ADMIT levels (normally true) for the Crosspoint flip-flop gates. ARlS (Admit I/O-1 Request Switch) will permit Memory Access by I/O-1 if ARlS is true, and an I/O-1 request exists. ARlS will be false if any one of its 3 input OR gates is true. There are three (3) ways in which a Memory request by I/O-1 may be inhibited. Note that only OTHER I/O Control Units may inhibit I/O-1. Processors may not inhibit a Memory request of an I/O Unit. It should be apparent that the Memory requests considered here are simultaneous requests for the same Memory Module.

Any one of the following ARIS input conditions can inhibit an I/O-1 Memory Module request:

- 1. I/0-2 is requesting.
 - a. There is a Memory Module Address Conflict.
 - b. I/0-2 has priority over I/0-1.
- 2. I/0-3 is requesting.
 - a. There is a Memory Module Address Conflict.
 - b. I/0-3 has priority over I/0-1.
- 3. I/0-4 is requesting.
 - a. There is a Memory Module Conflict.
 - b. I/0-4 has priority over I/0-1.

The gating to AR2S, AR3S and AR4S is similar.


ADMIT PROCESSOR REQUEST LOGIC (APAS & APBS)

The terms APAS and APBS are used in the Memory Crosspoint Control section. For example, in the gating to the Crosspoint flip-flops.

APAS SAYS: admit Processor A Memory request unless Processor B is requesting the same Memory Module and Processor A is Processor 1.

APBS is identical to APAS except that Processor B as Processor 1 is considered. The gating to APAS is a complete comparison of PA and PB Memory Module Addresses and the term PALL (PA is Pl).

If PA and PB Memory Module Addresses are identical and PA is Pl, APAS will be false. APAS will then inhibit the setting of the Crosspoint flip-flop that the request would normally set.





B 5220.51 7.6-17

March 16, 1964

The reason the APAS and APBS terms are required is as follows: It is necessary that Processor 2 has Memory Module priority over Processor 1 under certain circumstances. This is immediately following the Initiate P2 operation. In order for P2 to begin any processing, it must first be started. It is started by the controlling Processor (P1).

In order for Pl to start P2, Pl stores an Address in cell 0008 of MEM-0 and then executes an initiate operator. The information in cell 0008 is the Address that P2 will use to locate the top of the stack to begin its program. The Initiate operator from Pl causes P2 to request MEM-0.

If P2 is temporarily inhibited from gaining access to MEM-0 by I/O requests in progress, P1 may execute an Initiate I/O operator.

Now, if P2 does not have Memory priority over P1, P1 will store another Address in cell 0008. If this were to happen, the word in cell 0008 which was intended for P2 would be destroyed by the storage of a new word intended for an I/O. Hence, by the time P2 finally was allowed access to cell 0008, the Address received by P2 would be incorrect.

MEMORY WRITE EXCHANGE

The Memory WRITE Exchange contains the necessary switches, drivers and gating for routing information from Requesting Units to the Memory Modules for the purpose of WRITING information in a particular Memory Module. Refer to Figure 7.6-6.

The primary control for the correct routing is the Crosspoint flip-flops. Each Crosspoint flip-flop will gate a double driver in the WRITE Exchange which will gate 48 Information lines from its associated Requesting Unit to 48 Information switches. Forty-eight Information switches are associated with each Memory Module and, as before, these switches drive 48 lines of information to the desired Memory Module. These switches are COWOIS thru COW48S for MEM-0, CIWOIS thru CIW48S for MEM-1, and so on. Each information switch has a six-legged OR gate input which will be corresponding bit information from the 6 Requesting Units.


MEMORY READ EXCHANGE


Figure 7.6-7 is a logical illustration of the READ EXCHANGE.


The Memory READ Exchange is a means of sending information from any Memory Module to any Requesting Unit. The Crosspoint flip-flops are the primary control for gating the information from the Memory Module to the Requesting Unit. Each Crosspoint flip-flop will gate a double driver in the READ Exchange which in turn will gate 48 Information switches. The Information switches to PA are labeled CnDOlS thru CnD48S. The switches to the I/O Control Units are labeled CnROLS thru CnR48S. Each READ Information switch has an eight-legged OR gate input which contains the corresponding bit information from 8 Memory Modules.

ADDRESS SWITCHING

Figure 7.6-8 illustrates the Address switching section which provides for routing of the actual cell location desired to a particular Memory Module. The low order 12 bits (O1 thru 12) of the Addressing Register in the Requesting Unit are gated to the desired Memory Module. The primary control is the Crosspoint flip-flop which drives a switch whose output gates 12 Address lines to 12 Address Switches CnAOlS thru CnAl2S. The Address switches are driven by a six-legged OR gate. Each leg of this gate contains a corresponding Address bit from 6 Requesting Units.







March 16, 1964

INPUT/OUTPUT EXCHANGE

TIELD ENGINEERING TECHNICAL MANUAL -

INTRODUCTION

The Input/Output (I/O) Exchange section of Central Control permits communication between any one of the four (4) I/O Units and any one of the thirty (30) peripheral units. This section is comprised of a repetitious diode matrix. The Output Drivers are driven directly by the I/O Registers Decoding Matrix.

Unit BUSY and Conflict Detection is established before the I/O Control Unit is permitted to designate access to the Peripheral Units.

A simplified layout of the I/O Exchange is illustrated in Figure 7.7-1.

The I/O Exchange Unit provides two distinct channels for each unit which are referred to as follows:

- Input Channels For information from Peripheral Unit to Memory.
- 2. Output Channels For information from Memory to a Peripheral Unit.

NOTE

In this section, the word TAPE will refer to Magnetic Tape Units. Paper Tape Units will carry the words PAPER TAPE.

I/O PRIORITY DETERMINATION

There are three (3) levels of I/O priority considered in this section. The levels of priority are dictated by the information transfer rates of the Peripheral Units under control of the individual I/O Control Units. Figure 7.7-2 along with the following text will explain this determination.

Listed below are the three (3) priority levels.

- 1. I/O Control Units designating Tape Transport Units.
- 2. I/O Control Units designating Drum Units.
- 3. I/O Control Units designating any other Peripheral Units.

In cases of simultaneous Memory requests by the I/O Control Unit(s) designating similar types of Peripheral Units, the lower number designation of the I/O will be granted access. For example:

If I/O-1 and I/O-3 make simultaneous requests for MEM-1, and both I/O Control Units are controlling Tapes, I/O-I will be admitted and I/O-3 will be inhibited. The I/O Peripheral Unit designation bits D41 thru D45 and D16 are used in the determination of the priority levels.

There are twelve (12) priority levels developed by comparison of the 3 BASIC priority levels. Six (6) of the 12 are merely inversions. For example:

The $\overline{P21S}$ switch indicates the priority of I/O-2 is not greater than I/O-1. P21S indicates the priority of I/O-2 is greater than I/O-1. However, the actual priority is determined by the gates at the input of $\overline{P21S}$ only.

There are eight (8) Tape and Drum levels developed for use in the priority determination. These are TITS, TIDS, TETS, TEDS, TE

To analyze the priority determination between I/O-1 and I/O-2, it may be more readily discerned by considering the priority of I/O-1 over I/O-2.

P21S (priority of switch 2 is greater than switch 1) will be true if the gate to $\overline{P21S}$ is true. Therefore, the priority of I/O-2 will be greater than the priority I/O-1 if I/O-2 is designated and one of the following conditions exist:

- 1. I/O-2 is controlling Tape and I/O-1 is NOT controlling Tape.
 - a. IITS is the term used for I/O-1 is NOT controlling Tape.
- 2. I/O-2 is controlling Drum 1 and I/O-1 is NOT controlling a Tape or a Drum.
 - a. IIDS is the term used for I/O-l is NOT controlling a Tape or a Drum.
- 3. I/O-2 is controlling Drum 2 and I/O-1 is NOT controlling a Tape or a Drum.


From the preceding three conditions, several details should be observed. All of the basic three levels of priority mentioned initially should be satisfied.


- 1. If both I/O Control Units are controlling Tape, I/O-1 will be granted Memory access priority because the IITS and IIDS switches will be false, thus, P2lS will be false. If P2lS is false, its input is true. Then P2lS is true, indicating that the priority of I/O-1 is greater than the priority of I/O-2.
- 2. If I/O-2 is controlling Tape and I/O-1 is controlling a Drum, then P2IS will be true to indicate I/O-2 has priority. P2IS will be true because I2Dh1D and T1TS terms are true.
- 3. If I/O-1 is controlling a Drum and I/O-2 is also controlling a Drum, then P2IS will be true because there is no true gate into P2IS.

Note that the gates to $\overline{P21S}$, $\overline{P31S}$, $\overline{P32S}$, $\overline{P42S}$ and $\overline{P43S}$ are all similar. Therefore, the priority determination is made on the same basis for all of these switches. However, the priority determination between I/O-1 and I/O-4 is different. The reason the logic is different in this case is to provide more balanced loading of the Drivers D41D thru D45D.

To understand the logic here, it is preferable to consider the priority of I/0-1 over I/0-1 rather than the priority of I/0-1 over I/0-1.

P14S (priority of switch 1 is greater than switch 4) will be true if the gate to $\overline{P14S}$ is true. Therefore, the priority of I/O-1 will be greater than the priority of I/O-4 if I/O-1 is designated and one of the following conditions exist.





B 5220.51

7.7 - 7

March 16, 1964

- 1. I/O-l is controlling a Tape Unit.
- 2. I/O-1 is controlling a Drum 1 and I/O-4 is NOT controlling Tape.
- 3. I/O-l is controlling Drum 2 and I/O-4 is NOT controlling Tape.

The gate to $\overline{P14S}$ will also be true if I/O-4 is NOT controlling a Tape Unit or a Drum (I14D3). This term allows I/O-1 priority in cases where both I/O Control Units are controlling Peripheral Units other than Tapes and Drums.

To review the complete Admit I/O gating: The purpose of the ARnS switches is to furnish Inhibit levels for the Crosspoint flip-flops associated with the I/O Memory Requests. The ARnS levels are ONLY required when there are simultaneous Memory Requests of the same Memory. The levels would be unnecessary if the requesting Memory Units of the I/O Control Units were requesting different Memory Units.

In cases of simultaneous requests for the same Memory, it is then necessary to determine which I/O Requesting Unit needs to be admitted. The need is determined by comparing the relative weights of the Peripheral Unit designations held by the I/O Control Units. The higher priority is assigned to ONE of the Requesting Units and this unit is permitted Memory access.

It may be noted that all four I/O Control Units and both Processors may request access to the same Memory at the same time. As will be seen later, the Processor requests are inhibited directly by any I/O request. Therefore, Processor requests are of the lowest priority. The four I/O requests are then assigned priority according to the peripheral unit designations. There should never be a situation, in the case of I/O requests, where more than TWO I/O Control Units controlling Tape are requesting the same Memory Unit. The scheduling route (a part of the Master Control Program) will prevent this situation from happening. If more than two I/O Control Units are using the same Memory, there is insufficient time between Tape words to execute a Memory cycle.

I/O EXCHANGE INFORMATION & CONTROL LINE LAYOUT

The I/O Exchange is laid out into two distinct sections. One section contains the transfer hardware for Magnetic Tape Control and Information Lines, while the second section contains the hardware for Non-Magnetic Tape Control and Information Lines.

In the I/O Control Unit there are three Registers which buffer the Information and Control Lines from Memory. The output from these lines have each bit gated to, and in some cases, through the I/O Exchange Unit.

Under these conditions, the I/O Control Unit can access through I/O Exchange the maximum of:

16 Tape Transport Units

2 Disk Files

2 Card Readers

- 1 Card Punch
- 2 Drums
- 1 Keyboard
- * 2 Paper Tape Readers
- * 2 Paper Tape Punches
 - 2 Printers
 - 1 Supervisory Printer

The Tape section is repetitious logic repeated 16 times. The Non-Tape section is composed of individual gating which is designed to satisfy only the Peripheral Unit designated. For this reason, the Tape Units can be interchanged in the Display and Distribution Panel. However, the Non-Tape Units can be interchanged where provision is made in I/O Exchange to handle two units. A Printer and a Drum cannot be interchanged, but Printer 1 and Printer 2 can be interchanged.

The various lines are grouped as follows:

- 1. Unit Designation (13 lines) from I/O Control Units to Central Control only.
- 2. Output Information and Control from an I/O.
 - a. Tape Information (7 lines).
 - b. Non-Tape Information (7 lines).
 - c. Control, Tape and Non-Tape (7 lines).
- 3. Input Information and Control to an I/O.
 - a. Tape Information (7 lines).
 - b. Non-Tape Information (7 lines).
 - c. Tape Control (7 lines).
 - d. Non-Tape Control (7 lines).

Tape and Non-Tape Information Lines are separate and operate into and out of different Character Registers. Tape Output Information comes from the WB Register in the I/O and Non-Tape Output Information comes from the OB Register. Tape Information enters the IR Register in the I/O and Non-Tape Information enters the IB Register.

UNIT DESIGNATE DECODER

The primary control for routing or gating the flow of Information and Control Lines between the Peripheral Unit and an I/O, is the Unit Designate Decoder Drivers. There are four groups of drivers, one for each I/O. They are similar, except the

^{*} Paper Tape is limited to 2 Readers and 1 Punch or, 1 Reader and 2 Punches.

gating to these drivers comes from different I/O Control Units as illustrated in Figure 7.7-3.

Each I/O sends 13 lines to the Designate Decoder. Ten of these lines are the O and 1 side of D41F thru D45F. One line is the 1 side of D16F, and the two remaining lines are from Z46D and $\overline{\text{Z46D}}$.

One driver exists for each Peripheral Unit in each of the four groups. In general form they are IkUnnD. The k is the I/O number and nn is the Peripheral Unit designation number.

The Input gating to these drivers is basically the designation bits and the Designate Control Flip-flop D16.

If a Unit Designation Conflict does not exist, an AUNS term will be true and return to the I/O to permit the Dl6F to be set. As soon as Dl6F is set, it will permit one of the Unit Designate Drivers in the Central Control to be true. This will connect the desired Peripheral Unit and I/O together. When a Unit Designate Driver goes true, it will gate the necessary Information and Control Lines between the I/O and Peripheral Unit.

Some of the Peripheral Units communicate in only one direction with information. For example; the Card Punch or Paper Tape Punch would only RECEIVE Information from the I/O: the Card Reader or Paper Tape Reader would only SEND Information to the I/O.

The D2 μ F in the I/O indicates in which direction this information will flow. For a READ or an Input operation, D2 μ F would be ON and a WRITE or Output operation D2 μ F would be OFF. The Unit Designation of these "single direction" units could then be used for another "single direction" unit if the D2 μ bit was ANDED in these Unit Designate Drivers and thus permit more Unit Designates. This is precisely what is done for the Card Reader, Card Punch, Paper Tape Reader and Paper Tape Punch.

The Card Reader and the Card Punch have the same Unit Designation (UlO) except the D24 is ON during the READ and OFF for the WRITE.

To indicate this WRITE OR NOT WRITE status, two drivers in the I/O Z46D and Z46D are sent directly to the Central Control in place of D24F and D16F.

Z46D = D24F D16F

 $\overline{\text{Z}46D}$ = D24F D16F

The Unit Designate Driver in Central Control for Card Reader is UlOD-In and has the Z46D Driver on its Input, while the Unit Designate Driver in Central Control for Card Punch is U42D-In and has the Z46D term on its Input.

INPUT CONTROL INVERTERS


These Inverters are used to invert some of the signal lines to obtain the necessary polarity for operation.


OUTPUT FROM I/O


The Drivers or Switches which transmit information or control to Peripheral Units are driven by four-legged OR gates. Each leg on an OR gate has the corresponding signals from the four I/O Control Units and their associated Unit Designate Drivers.

TAPE INFORMATION OUTPUT

Figure 7.7-4 illustrates the manner in which Tape Information comes from a seven (7) bit Character Register in the I/O, WB1F thru WBPF. Seven (7) switches associated with each Tape Unit transmit the Information to the Unit.







B 5220.51 7.7-15
March 16, 1964

NON-TAPE INFORMATION OUTPUT

Figure 7.7-5 illustrates that all Non-Tape information comes from a seven (7) bit Character Register in the I/O, OBIF thru OBBF and OBRD. All seven bits from OB Register do not go to every Peripheral Unit. The Peripheral Unit and its required information are listed below:

- 1. Printer OBIF thru OBBF and OBPD (7 lines).
- 2. Inquiry OB1F thru OBBF and OBPD (7 lines).
- 3. SPO/KD OBIF thru OBBF (6 lines)




FIGURE 7.7-5 NON-TAPE INFORMATION OUTPUT LOGIC

- 4. Drum OBIF thru OBBF (6 lines).
- 5. Punch OBlF (1 line).
- 6. Paper Tape PBCL, PO2L thru POBL, and POPL (7 lines).

OUTPUT CONTROL LINES

Figure 7.7-6 illustrates the seven (7) Output Control Lines originating in the I/O Channel. They are time shared with all Peripheral Units.

All 7 lines are not needed by all Peripheral Units.

The control functions for various types of peripheral units are 0Red together in the I/O and feed common Drivers. These Drivers are 021D thru 027D.

The Driver Outputs are sent to the I/O Exchange where each line is ANDed with the appropriate Unit Designate Drivers.

Only those types of units requiring a particular control function will be ANDed with a particular control line.


The Output of the AND gate is then ORed with three other AND gates from three remaining I/O Control Units, and then drives a switch or Driver to the Peripheral Units.


The following chart gives the Output Driver and the control function it carries.

			TAPE A	ND NON-TA	PE OUTPUT	CONTROL		
	TAPE	CARD READ	CARD PUNCH	DRUM	SP/KB	PAPER TAPE	PRINTER	INQUIRY
021D 022D 023D 024D	TCP FDL BDL TWL	SCCL CBIL CBHL	SPOL	SWRL DCL-1 DCL-2 DCL-3	ODRL TOPL	PUCP PBNL	PLCL PITL EPRL	ISYL
025D 026D 027D	TRWL TRL TWRP		PUCP PASL DBSL	DCL-4 DCL-5		SPOL		RINL WIRL ILRL

INPUT TO AN I/O

The Drivers or Compressors which transmit information or control to an I/O are driven by OR gates whose inputs vary in number according to the signals from the Peripheral Units. The quantity of packages driving to any one I/O must be duplicated for each I/O on the system.





B 5220.51		7.7-19
March 16,	19	64

TAPE INFORMATION INPUT

Figure 7.7-7 illustrates that seven Information lines leave each MTU and each line drives four two-legged AND gates.




FIGURE 7.7 7 TAPE INFORMATION INPUT LOGIC

Each AND gate will feed one of four I/O Control Units. The other leg of the AND gate is driven by the Unit Designate Driver for the particular I/O communicating with that MTU.

All sixteen AND gates with the same information bit from all MTUs designated by the same I/O Channel are then ORed together and drive a Compressor package.

The purpose of the Compressors is to reduce the width of the Information pulses from the MTU from approximately 2.3 to 0.5 μs .

One Compressor package drives its corresponding flip-flop in the IR Register.

NON-TAPE INFORMATION INPUT

Figure 7.7-8 illustrates six Non-Tape Units capable of sending information into the I/O. These Non-Tape Units and Designations are:

DRUM	04	INQUIRY	16
DRUM	08	PAPER TAPE	18
CARD READER	10	PAPER TAPE	20
CARD READER	14	SP/KB	30

Each of these Units sends six or seven lines of Information and each line drives four two-legged AND gates, similar to Tape Information Input.

The AND gates containing the same Information bit from the different units and same I/O Designation are then ORed together and drive a Driver Package.

This Driver drives its corresponding flip-flop in the IB Register in the I/O.


TAPE INPUT CONTROL LINES

Figure 7.7-9 illustrates seven Control lines from each MTU. These lines are connected through the I/O Exchange to the Designating I/O Channel.

The Control lines are first put through switches in the I/O Exchange for inversion purposes. Each line is then ANDed with an I/O Unit Designate Driver. The AND gate then is fed into a sixteen-legged OR gate (the remaining 15 legs are the same Control function from the remaining MTUs and their Unit Designate Driver).

The OR gate drives a Driver Package whose Output goes to one I/O.

B5220.51 7.7-21 September 1, 1966



✓ TAPE INPUT CONTROL LINES

	IN CONTROL	DIMED
SIGNAL	SWITCH	LINE
TTOL	TTOS	1310
TREL	TRES	132D
TLPL	TLPS	134D
TWRL	TWRS	135D
TWSL	TWSS	- 136D
THDL	THDS	137D
TEFL	TEFS	138D
TSIL		139D
THVL		140D

√Changes or additions since last issue.

Printed in U.S.A.

NON-TAPE INPUT CONTROL LINES

Figure 7.7-10 illustrates the eight lines which are needed to carry all the Control functions from the Non-Tape Peripheral Units to any of the I/O Control Units.

These lines are shared as to the type of Control function for the different types of Peripheral Units. All eight lines are not needed by all of these Non-Tape Peripheral Units.


Some of the Control lines from the Peripheral Units must be inverted; therefore, they are first put through a switch. Each line is then ANDed with an I/O Unit Designate Driver.


The AND's are then assembled into groups, ORed together, and put through a driver.

The chart below gives the Input Driver name and the Control function it carries.

✓ NON-TAPE INPUT CONTROL

	CARD READ	CARD PUNCH	DRUM	SP/KB	PAPER TAPE	PRINTER	DATA COMM
121D	CRL	PURL	DURL	TRDL	PURL	PRRL	ISRL
122D	CCL	PUCL	DWCL			PCYL	ILFL
123D	332	PRAL			PUEL	PLLL	IFAL
124D	CSP	PRBL	DCLP	ICRL +	PINL	PLCP	IRTL
				OCRL			
125D	CREF	PUEF	DWLL		PETL	PPEL	IWRL
126D		PRDL					IRRL
127D	1	PINL			l .	PAML	ł
128D	EOFL	PRCL	1		1	EOPL	





March 16, 1964

7.8 MISCELLANEOUS LOGIC AND HARDWARE

DISPLAY PANEL

The Central Control Maintenance Panel which is located at the top of the "A" Rack in the Display & Distribution Cabinet, contains all the necessary switches and indicators for the Central Control Unit.

All flip-flops in the Central Control have a neon indicator on the Display Panel. These indicators are the familar Switch Light Driver Assembly, and are considered in two groups; the Crosspoint Flip-flops and the Control Flip-flops.

The Crosspoint group has 56 indicators; 8 for the Memory Cycle Flip-flops, and the remaining 48 for the Crosspoint Flip-flops.

The Control group contains 37 indicators which are; 2 Clock Flip-flops, 4 ADnFs, 14 Interrupt Flip-flops, 7 Interrupts Address and Sync Flip-flops, 6 Real Time Flip-flops, and 4 Miscellaneous Control Flip-flops.

The CLEAR or RESET buttons are as follows:

- 1. MASTER CLEAR Clear all flip-flops in the system.
- 2. CROSSPOINT Clears the 56 flip-flops mentioned above.
- 3. CONTROL Clears the 37 flip-flops mentioned above.
- 4. BIT RESET In conjunction with any particular set button on the Central Control Display Panel, that associated flip-flop will be reset to "O".

POWER OFF BUTTON

A Power OFF button will cycle the entire system Power Down except convenience outlets. Three such buttons are located on the system; one on the Operators Console, one on the Power Supply Meter Panel, and the third is located on the Central Control Display Panel.

DC LOCKOUT SWITCH

When placed in the LOCKOUT position, this switch will pick K19 and turn OFF the +20V Supply. Turning OFF +20V forces the Series Regulators in all cabinets to turn OFF (-4.5V, -1.2V and -12V). The DC ON light will also go OFF if LOCKOUT or POWER OFF are activated.

PALL/PBLL SWITCH

The Toggle Switch PALL/PBLL will select whether Processor A or Processor B is designated Pl.

LOAD BUTTON

When depressed, the LOAD button will cause a Card Read or Drum Read depending on the LOAD Select Switch on the Console, and cause the system to START.

HALT BUTTON

When depressed, the HALT button on the Console or D & D will HALT Processor 1 and Processor 2 after completion of the Syllables being executed.

The HIBL level will go false when the HALT button is depressed and cause a false level, HIMD, to the Processors. Also, an incandescent Driver HIND, will send a true level to the HALT light on the Console.

DOUBLE-NORMAL-SINGLE SWITCH

A three position toggle switch, Double-Normal-Single, selects the Mode of Operation for the Clock. Regardless of the Mode of Operation for the Clock, the CLOCK button must be depressed to start the Clock. In SINGLE position, only one pulse will be emitted for every depression of the CLOCK button. When in DOUBLE position, two pulses will be emitted to the system for every depression of the CLOCK button. In NORMAL position, the depression of the CLOCK button will provide a continuous string of pulses to the system.

INHIBIT CCIO3F

The toggle switch marked INHIBIT CCIO3F inhibits a Real Time Interrupt when in the UP position.

CONTROL STATE

The Control Indicators are ON when that corresponding Processor is in the Control State (only Pl can be in the Control State).

NORMAL STATE

The Normal Indicators are ON when that corresponding Processor is in the Normal State. (Both Processors may be in the Normal State.)

HALT INDICATOR

The HALT Indicator will be ON as soon as the HALT button is depressed and will stay ON until the system is cleared or Power is OFF.

CABLE INTERLOCKS

Included in one of the cables from each of the eight (8) Memory Units, each of the I/O Control Units, and two of the Peripheral Units (Drum Units), is a line that is grounded in the particular unit.

FIELD ENGINEERING TECHNICAL MANUAL -

7.8 - 3B 5220.51 March 16, 1964

If the Unit is connected to Central Control, then Central Control is aware of the presence of the Unit by the ground (false) level. If the Unit is not present, or caused to be made not present, the ground will not be on the line. The line will instead be open. An RIA diode stick is connected to the input of each Cable Interlock Switch. With the Interlock line open, the switch will be turned ON to present a false level to the Central Control logic. If the line is grounded, the switch will be true to indicate the presence of the particular Unit.

A System NOT READY Incandescent Driver is used to indicate a PRESENT BUT NOT AVAILABLE status of any of the Interlocked Units and the SPO and Keyboard. The Incandescent Indicator will not indicate a NOT READY condition for units that are not present in the system.

REAL TIME CLOCK

The Real Time Clock is a standard six bit binary counter which counts once per cycle of 60 cycle AC, or roughly, every 16 2/3 ms. Approximately once every 1.07 seconds, the counter will overflow and set an Interrupt and is used to time programs etc. The 60 cycles comes from the Power Supply and goes through two switches in Central Control to increase Rise Time. The switch output goes to a synchronizer which in turn will count the TM1F counter thru TM6F.

I/O DESIGNATION

The I/O Designation is dependent on where it is plugged into the Central Control. It must know which Unit it is (No. 1, 2, 3 or 4) for the Result Descriptor Address.

To determine this, four lines are sent to each I/O. These lines are CD1L, CD1L, CD2L and CD2L. Two of these lines are grounded and two are left floating which will be a true (approximately -3V) due to its termination in the I/O. For I/O-1, the lines CDIL and CD2L will be grounded in Central Control, and CD1L and CD2L will be left open.

 $I/O-O2 = CD1L \overline{CD2L}$

 $I/O-O3 = \overline{CDIL} CD2L$

 $I/O-O_4 = CD1L CD2L$

TNCANDESCENT DRIVERS

Seven Incandescent Drivers located in the Central Control Unit control seven indicators on the Console. The seven indicators and the drivers are listed below:

- SNRD 1. NOT READY

2. MEMORY CHECK - MPID

3. "A" CONTROL - PACOSD

4. "A" NORMAL - PANOSD 5. "B" NORMAL - PBNOSD

6. "B" CONTROL - PBCOSD

7. HALT - HIND

The Memory Check indicator will be ON if there is a Memory Parity Error in either one of the Processors.

B 5220.51 7.9-1

March 16, 1964

7.9 GLOSSARY

MISCELLANEOUS LINES

CLEAR SENSE This line from D & D will be true when the MASTER CLEAR in D & D

is actuated.

CLEAR SENSE - This line will be false for a true input from CLEAR

SENSE in D & D.

EXT INT EXTERNAL INTERRUPT - A true level output indicates that an External

Interrupt exists.

INH PA SYL INHIBIT PROCESSOR A SYLLABLE INTERRUPT - This level is used in priority

gating to set the Interrupt Address Register. When this level is false, there is a Non-Syllable PA Interrupt and this takes priority

over all Processor Syllable Interrupts.

INH PB SYL INHIBIT PROCESSOR B SYLLABLE INTERRUPT - This level is used in the

priority gating to get the Interrupt Address Register into Processor

B. (See preceding definition.)

INITIATE P2 INITIATE PROCESSOR 2 COMMON AND GATE - This level when true will

drive CA AP KD or CB AP KD to initiate Processor 2.

INT 1-4 NO CC INTERRUPT 1-4 COMMON AND GATE - When true, this level indicates

that CCIO3 and CCIO4 are not ON.

INT 1-6 NO CC INTERRUPT 1-6 COMMON ANG GATE - When true, this level indicates

that CCIO3, CCIO4, CCIO5 and CCIO6 are not ON.

INT 7-9 NO CC INTERRUPT 7-9 COMMON AND GATE - When this level is true, it

indicates that CCIO7, CCIO8 and CCIO9 are not ON.

INT 1-12 NO CC INTERRUPT 1-12 COMMON AND GATE - When true, this level indi-

cates that no CC Interrupt Flip-flop is ON from CCIO3 to CCI12.

MOSP MASTER OSCILLATOR OUTPUT - This is O2MOSP level switched.

PA INT NO PROCESSOR A INTERRUPT COMMON AND GATE - When true, this level

indicates that there is no Processor A Interrupt.

PA INT PROCESSOR A INTERRUPT - When true, this level indicates that a

Processor A Interrupt exists. PA INT switched.

PA NON SYL PROCESSOR A NON-SYLLABLE INTERRUPT - If there is one or more Inter-

rupts in the group PAIO1F thru PAIO4F, then PA NON SYL is ON.

PA TO IAR PROCESSOR A INTERRUPT TO INTERRUPT ADDRESS REGISTER DRIVER - When

true, this level indicates that a Processor A Interrupt has priority

to be shifted to the Interrupt Address Register.

1.7-4	
PA LOAD	PROCESSOR A LOAD FLIP-FLOP COMMON AND GATE - This level will initiate Processor A (as Pl) thru CA AP KD following a successful LOAD cycle.
PA 2AB	PROCESSOR A IS P2 - AVAILABLE - NOT BUSY COMMON AND GATE - When true, this level indicates that Processor A is Processor 2. It is AVAILABLE and is NOT BUSY.
PB INT	NO PROCESSOR B INTERRUPT COMMON AND GATE - When true, this level indicates that there is no Processor B Interrupt.
PB INT	PROCESSOR B INTERRUPT - When true, this level indicates that a Processor B Interrupt exists. PB INT switched.
PB NON SYL	PROCESSOR B NON-SYLLABLE INTERRUPT - If there is one or more Interrupts in the group PAIOIF thru PAIOLF, then PB NON SYL is ON.
PB TO IAR	PROCESSOR B INTERRUPT TO INTERRUPT ADDRESS REGISTER DRIVER - When true, this level indicates that a Processor B Interrupt has priority to be shifted to the Interrupt Address Register.
PB LOAD	PROCESSOR B LOAD FLIP-FLOP COMMON AND GATE - This level will initiate Processor B (as Pl) thru CB AP KD following a successful LOAD cycle.
PB INT	NO PROCESSOR B INTERRUPT COMMON AND GATE - When true, this level indicates that there is no Processor B Interrupt.
PB INT	PROCESSOR B INTERRUPT - When true, this level indicates that a Processor B Interrupt exists. PB INT switched.
PB 2AB	PROCESSOR B IS P2 - AVAILABLE - NOT BUSY COMMON AND GATE - When true, this level indicates that Processor B is Processor 2. It is AVAILABLE and is NOT BUSY.
TMO 1, 2, 3	TIMER SYNC & TIMER FLIP-FLOPS 1-2-3 COMMON AND GATE - This is a gate condition of TMOY • TM1F • TM2F • TM3F used in higher counts of the Real Time Clock.
AAB(n)P	RACK A FRAME AB LOCAL CLOCK OUTPUT (n) (n = 1 thru 6) - These are the LOCAL Clock Drivers on A Rack in Central Control.
AD(n)F	ADMIT I/O DESCRIPTOR FLIP-FLOP (n = 1 thru 4; Il thru I4) - These are set by AUnS and reset by the I/O Interrupt. They indicate that I/O Unit is BUSY.
APAS	ADMIT MEMORY ACCESS REQUEST - PROCESSOR A SWITCH - This level is used to give Processor A priority when there is a conflict between Processor A and Processor B.
APBS	ADMIT MEMORY ACCESS REQUEST - PROCESSOR B SWITCH - This level is used to give Processor B priority when there is a conflict between

AR(n)S

ADMIT MEMORY ACCESS REQUEST I/O (n) SWITCH (n = 1 thru ¼; Il thru I¼)

- This level establishes that an I/O Request has been initiated and there is no conflict. Priority has been granted. Therefore, admit this I/O Request.

Processor A and Processor B.

B FIELD ENGINEERING TECHNICAL MANUAL

B 5220.51 7.9-3
March 16, 1964

ADMIT DESCRIPTOR NOW SWITCH - See C(n)ADNS (n = 1 thru 4; Il thru I4). ADNS BLOCKING OSCILLATOR & LINE DRIVER - See PAMCLP - PBMCLP or I(n) MCLP. BOLD-M PROCESSOR NOT BUSY SWITCH - See PA BUSS or PB BUSS. BUSS ADMIT PROCESSOR DRIVER TO PROCESSOR A - Level from Central Control CA AP KD to initiate Processor A. MEMORY READ INFORMATION TO PROCESSOR A BIT (nn) SWITCH - Information CAD(nn)S levels (bits Ol thru 48) from Memory Read Exchange (CC) to Processor Α. HALT PROCESSOR 2 SWITCH TO PROCESSOR A - This level from Central CAHP2S Control HALTS Processor A when operating as Processor 2. INVALID ADDRESS TO PROCESSOR A - This is a system Error which indicates CAMAED that Processor A has designated a Memory Module which is NOT AVAILABLE to the system. MEMORY PARITY ERROR TO PROCESSOR A DRIVER - This level indicates CAMPED that the Memory Module has detected a Parity Error during the Memory cycle and an Interrupt will be set. MEMORY TIME ZERO DRIVER TO PROCESSOR A - This level is from Central CAMTOD Control to Processor A to indicate that Memory has started a cycle. MEMORY TIME TWO SWITCH TO PROCESSOR A - This level from Central CAMT2S Control to Processor A indicates that the Memory Module is through with the Input Unit during the READ cycle, and releases the Input Unit at this time. ADMIT PROCESSOR DRIVER TO PROCESSOR B - Level from Central Control CBAPKD to initiate Processor B. MEMORY READ INFORMATION TO PROCESSOR B - BIT (nn) SWITCH (nn = Ol CBD(nn)S thru 48) - These are the 48 Information lines from the Memory Read Exchange to Processor B. HALT PROCESSOR TWO SWITCH TO PROCESSOR B - This level from Central CBHP2S Control HALTS Processor B when operating as Processor 2. MEMORY ADDRESS ERROR DRIVER TO PROCESSOR B - This is a system CBMAED Error which indicates that Processor B has designated a Memory Module which is NOT AVAILABLE to the system.

CBMTOD MEMORY TIME ZERO DRIVER TO PROCESSOR B - This level from Central Control to Processor B indicates that a Memory cycle has started.

Memory cycle and an Interrupt will be set.

MEMORY PARITY ERROR DRIVER TO PROCESSOR B - This level indicates

that the Memory Module has detected a Parity Error during the

CBMPED

C(n)AOOS

Central Control.

CBMT2S MEMORY TIME TWO SWITCH TO PROCESSOR B - This level from Central Control to Processor B indicates that the Memory Module is through with the Input Unit during the READ cycle and releases the Input Unit at this time. CC INTERRUPT SWITCH (NO CC INTERRUPT) - This level is a common term CCINTS in the reset logics of all of the External Interrupt Flip-flops. CCI(nn)F CC INTERRUPT (nn) FLIP-FLOP (nn = 03 thru 16) - These are the levels from the Central Control Flip-flops. CCMCLP MASTER CLOCK PULSE TO CENTRAL CONTROL - This is the Clock Driver line which furnishes the input for the Local Clock Drivers in Central Control E Rack and A Rack. CLOCK CONTROL 1 FLIP-FLOP (SINGLE PULSE) - Primarily used to control CL1F the Special Mode output of the Master Clock to the system. CL2F CLOCK CONTROL 2 FLIP-FLOP (RUN) - Primarily used to control the normal output of the Master Clock to the system. CENTRAL CONTROL CLOCK BLOCKING OSCILLATOR CONTROL SWITCH - When CMCBOS false, this level will inhibit the Clock Drivers to the Memory Units and Central Control. COMMENCE I/O SWITCH (LEVEL FOR INITIATE PROCESSOR) - When CMTF CMIS is true (1 μs) this level determines whether an I/O or Processor 2 will be initiated. CMIS COMMENCE I/O SWITCH (LEVEL FOR INITIATE I/O) - This level (CMIS switched) is used to set the ${\rm CIO}\mbox{$\mu$}$ Flip-flop if all available ${\rm I/O}$ Channels are BUSY. MEMORY(n) ADDRESS (nn) BIT SWITCH (n = 0 thru 7; MEM-0 thru MEM-7) C(n)A(nn)S(nn = 00 thru 12) (COAOOS thru C7A12S) - These lines transmit the Address requested from Central Control to the Memory Unit specified. MEMORY(n) WRITE DRIVER TO MEMORY (n = 0 thru 7; MEM-0 thru MEM-7) C(n)WOOD - This level signals the Memory Module that the Memory cycle now in progress is a WRITE cycle. C(n)W(nn)SMEMORY (n) WRITE INFORMATION (nn) BIT SWITCH (n = 0 thru 7; MEM-0 thru MEM-7)(nn = 01 thru 48) (COWOIS thru C7W48S) - These switches gated by Il thru I4, PA or PB, carry the Memory WRITE Information (48 bits) from the Central Control Memory WRITE Exchange to the selected Memory Module. I/O (n) ADMIT DESCRIPTOR NOW SWITCH (n = 1 thru 4; Il thru I4) -C(n)ADNS This level is the start signal for the associated I/O Channel.

MEMORY (n) START MEMORY SWITCH (n = 1 thru 7; MEM-1 thru MEM-7) - This is a 1 μs start signal to the selected Memory Module from

FIELD ENGINEERING TECHNICAL MANUAL

C(n) AUNS

B 5220.51 7.9-5
March 16, 1964

	This level when true, indicates to its associated I/O that no conflice exists for the selected Peripheral Unit.
C(n)LOTS	I/O (n) LOAD TIMING SWITCH (START LOAD) (n = 1 thru ¼; Il thru I¼) - In a LOAD operation, this switch level is the START signal for the Associated I/O Channel.
C(n)MAED	I/O (n) MEMORY ADDRESS ERROR DRIVER (n = 1 thru 4; Il thru I4) - This is a system Error which indicates that the associated I/O Unit has designated a Memory Module which is NOT AVAILABLE to the system.
C(n)MPED	I/O (n) MEMORY PARITY DRIVER (n = 1 thru 4; Il thru I4) - This level indicates that the Memory Module has detected a Parity Error during the Memory cycle and an Interrupt will be set.
C(n)MTOD	I/O (n) MEMORY TIME ZERO DRIVER (n = 1 thru μ ; Il thru I μ) - This is a level from Central Control to the selected I/O Unit (n) to indicate that Memory has started a cycle.
C(n)MT2S	I/O (n) MEMORY TIME TWO SWITCH (n = 1 thru 4; Il thru I4) - This level from Central Control to the selected I/O Unit (n) indicates that the Memory is through with the Input Unit during a READ cycle and releases the Input Unit at this time.
C(n)R(nn)S	I/O (n) READ INFORMATION (nn) BIT SWITCH (n = 1 thru 4; Il thru I4) (nn = 01 thru 48) (COROIS thru C7R48S) - These are the 48 Read Information lines from the Central Control Memory Exchange to the selected I/O Unit (n).

I/O (n) ADMIT UNIT DESCRIPTOR SWITCH (n = 1 thru 4; Il thru I4) -

CONFLICT I/O-Ol & I/O-O2 SWITCH - The following six levels are the

Memory Request Conflict levels. These levels are used to resolve

conflicts between I/O Channels for the same Memory Module.

Cl3S CONFLICT I/O-O1 & I/O-O3 SWITCH - See Cl2S.

C14S CONFLICT I/O-O1 & I/O-O4 SWITCH - See C12S.

C23S CONFLICT I/O-02 & I/O-03 SWITCH - See C12S.

C24S CONFLICT I/O-O2 & I/O-O4 SWITCH - See C12S.

C34S CONFLICT I/O-O3 & I/O-O4 SWITCH - See C12S.

DRAS DRUM AVAILABLE SWITCH - See (nn)DRAS.

EAB(n)P RACK E FRAME AB LOCAL CLOCK OUTPUT (n) (n = 1 thru 6) - Local Clock Driver outputs from Rack E.

HIMD HALT IMMEDIATE DRIVER - HALT Immediate level resulting from depressing the HALT button (HIBL) on the Console.

C12S

HIMS HIMS	HALT IMMEDIATE SWITCH (SWITCH FLIP-FLOP) - This is the $\overline{\rm HIBL}$ level switched.
HIND	HALT INDICATOR DRIVER - This level energizes the HALT Indicator on the Console.
HP2F	HALT PROCESSOR 2 FLIP-FLOP - This flip-flop is set by the PAHP2L or PBHP2L level sent by Processor to HALT Processor 2.
IASF	INTERRUPT ADDRESS SYNC FLIP-FLOP - This flip-flop controls the 1 μs level (IASS) to reset the Interrupt Address Register.
IASS	INTERRUPT ADDRESS SYNC SWITCH - This level (TASF switched) resets the Interrupt Address Register before the next Address is entered.
IA(n)F	INTERRUPT ADDRESS (n) REGISTER BIT FLIP-FLOP (n = 1 thru 6) - This Register is used by Processor 1 to obtain a Memory location from a branch to the Interrupt handling routine.
TEIS	INHIBIT EXTERNAL INTERRUPT SWITCH - This level is used to Inhibit setting the Interrupt Address Register with an External Interrupt Address if Pl has a higher priority Interrupt (Parity Error or Invalid Address).
IKCBOS	I/O CLOCK BLOCKING OSCILLATOR CONTROL SWITCH - When false, the line will Inhibit the Master Clock pulses to the I/O Control Unit.
IN(n)S	INTERRUPT ADDRESS BIT (n) SWITCH (n = 0 thru 3) - These levels with IO μ S, IO θ S and II2S levels make up the reset logics of the Interrupt Flip-flops.
IOOS	INTERRUPT ADDRESS EQUAL TO (00 thru 03) SWITCH - This level together with the IN(n)S level make up the reset logics of the Central Control Interrupt Flip-flops.
104S	INTERRUPT ADDRESS EQUAL TO 04 thru 07 SWITCH - See IOOS description.
I08S	INTERRUPT ADDRESS EQUAL TO 08 thru 11 SWITCH - See IOOS description.
Il2S	INTERRUPT ADDRESS EQUAL TO 12 thru 15 SWITCH - See IOOS description.
IS(n)Y	INTERRUPT SYNCHRONIZER (n) (n = 3, 6, 8 & 9; 3 = SPO, 6 = INQUIRY, 8 = SPEC. 2, 9 = SPEC 3) - These synchronizer levels will go true with a true level from a Peripheral Unit to set the associated Interrupt Flip-flops.
I(n)AVLS	I/O (n) AVAILABLE SWITCH (n = 1 thru μ ; Il thru μ) - When true, these levels indicate that the associated I/O Channel is ready for system operation.
I (n) BS	I/O (n) BUSY SWITCH (n = 1 thru 4; Il thru I4) - When true, these levels indicate that the associated I/O Channel is in the process of an Input/Output operation; or, the associated Interrupt Flip-flop is still ON from the completion of an I/O operation.

March 16, 1964



FIELD ENGINEERING TECHNICAL MANUAL _

I(n)CINS I/O (n) CABLE INTERLOCK SWITCH (n = 1 thru 4; Il thru I4) - When true, this level indicates that the I/O Channel is physically connected to the system.

- I(n)DS I/O (n) DESIGNATE DRUM SWITCH - When true, this level indicates that I/O (n) is NOT controlling a Drum. These levels are used in I/O priority resolution logics which are P(nn)S.
- I/O (n) D16 DRIVER (n = 1 thru 4; I1 thru I4) Driver level in I(n)D16D Central Control derived from I(n)Dl6F level from I/O (n).
- I(n)I(nn)DI/O (n) INPUT INFORMATION (nn) DRIVER (n = 1 thru 4; Il thru I4) (nn = Ol thru O7) - Non-Tape Input Information bits to the IB Register in I/O Channel (n).
- NON-TAPE INPUT CONTROL DRIVERS (n = 1 thru 4; Il thru I4) (n = 1 I(n) 2(n) Dthru 8; 21 thru 28; Il21D thru I428D) - These are Non-Tape Input levels to the D Register and control the flip-flops in I/O.
- I(n)FINL I/O (n) FINISHED LEVEL (n = 1 thru 4; Il thru I4) - This level is sent to Central Control when Memory Access is obtained to store the Result Descriptor which indicates that the I/O Channel has completed its operation.
- I(n)Il(n)PI/O (n) TAPE INPUT BIT 1 (n) SWITCH (n = 1 thru 4; Il thru I4) (n = 1 thru 7; Ill thru Il7) IllIlP thru I4Il7P - Input Information bits (n) to the IR Input Buffer in the I/O Channel (n).
- I(n)I3(n)DI/O (n) TAPE INPUT BIT 3 (n) DRIVER (n = 1 thru 4; Il thru I4) (n = I31, I32, I34, I35, I36, I37 & I38) Ill3lD thru ILI38D -Tape Input Control lines to I/O Register and Control Flip-flops in I/O Channel (n).
- I(n)MCLP I/O (n) MASTER CLOCK PULSE (n = 1 thru 4; Il thru I4) - These lines come from Central Control and drive the LOCAL Clock Drivers in the I/O Control Unit.
- I/O (n) DESIGNATE SWITCH (n = 1 thru 4; Il thru I4) When true, I(n)TSthis level indicates that I/O (n) is NOT controlling a Magnetic Tape Unit. These levels are used in I/O priority resolution logics. P(nn)S switches.
- I(n)U(nn)DI/O (n) UNIT DESIGNATE (nn) DRIVER (n = 1 thru 4; Il thru I4) (nn = 01 thru 31, 42, 50 & 52) IlUOlD thru I4U52D.
- LOAS LOAD SWITCH - This is LOBL level switched. It will WRITE a LOAD operation.
- LOAY LOAD DELAY MULTI - This Multivibrator, energized by LOAS, drives the LOYS switch to START the system Clock in a LOAD Operation.

LOFF LOAD FLIP-FLOP - This flip-flop is SET at the beginning of the LOAD cycle.

LOAD RELAY SWITCH (Operates MASTER CLEAR) - This switch driven by LOAS will operate the MASTER CLEAR Relay.

LOYS

LOAD DELAY SWITCH - This level, the switched output, and LOAY start the System Clock during a LOAD operation.

MCMCLP-A3

B3

Control to drive the LOCAL Clock Drivers in the Memory Units.

C3

MASTER CLOCK PULSE TO MEMORY UNITS - These lines come from Central Control to drive the LOCAL Clock Drivers in the Memory Units.

MKSCLL START CLOCK LEVEL FROM MEMORY UNITS - This level comes from the START Clock button on each Memory Module. It STARTS the system Clock.

MPID MEMORY PARITY ERROR INDICATOR DRIVER - This driver will light the Memory Parity Error Indicator on the Console to show that there was a Parity Error to Processor A or Processor B.

MNRS

MEMORY NOT READY SWITCH - These levels check that the connected
MNRS

(nnClNL) Memory Modules are ready for REMOTE operation. MNRS true
will drive SNRD to light the system NOT READY Indicator.

M(n)CINS

MEMORY (n) CABLE INTERLOCK SWITCH (n = 0 thru 7; MEM-0 thru MEM-7)

- When grounded in their respective Memory Module, these lines indicate to Central Control that the Memory Module is connected to the system.

M(n) IORS MEMORY (n) I/O REQUEST SWITCH - When true, this level indicates that there is NO I/O request for this Memory Module.

M(n)I(n)XF MEMORY (n) I/O (n) CROSSPOINT FLIP-FLOP (n = 0 thru 7; MEM-0 thru MEM-7) (n = 1 thru 4; Il thru I4) - When true, these levels indicate that Memory Module (n) is connected to I/O (n).


M(n)I(n)XD-1 MEMORY (n) & I/O (n) CROSSPOINT DRIVER 1 (MWX) (n = 0 thru 7; MEM-O thru MEM-7) (n = 1 thru ¼; Il thru I¼) MOIIXD-1 thru M7I¼XD-1 - Driver with input of M(n)I(n)XF for control in the Memory WRITE Exchange.

M(n)I(n)XD-2 MEMORY (n) & I/O (n) CROSSPOINT DRIVER 2 (MWX) (n = 0 thru 7; MO thru M7) (n = 1 thru μ ; Il thru I μ) MOIlXD-2 thru M7I μ XD-2 - Second output of M(n)I(n)XD-1 Driver.

M(n)I(n)XD-3 MEMORY (n) & I/O (n) CROSSPOINT DRIVER 3 (MRX) (n = 0 thru 7; MO thru M7) (n = 1 thru 4; Il thru I4) MOIIXD-3 thru M7I4XD-3 - Driver with input of M(n)I(n)XF for control in the Memory Read Exchange.

M(n)I(n)XD-4 MEMORY (n) & I/O (n) CROSSPOINT DRIVER 4 (MRX) (n = 0 thru 7; MO thru M7) (n = 1 thru 4; Il thru I4) MOIIXD-4 thru M7I4XD-4 - Second output of M(n)I(n)XD3 driver.

March 16, 1964



- M(n)MCYF

 MEMORY (n) MEMORY CYCLE FLIP-FLOP (n = 0 thru 7; M0 thru M7)

 MOMCYF thru M7MCYF When true, this level indicates that the

 Memory Module (n) is connected to a Processor or an I/O Channel

 and is in a Memory cycle.
- M(n)MTLS

 MEMORY (n) MEMORY CYCLE TL SWITCH (n = 0 thru 7; MO thru M7)

 MOMTLS thru M7MTLS When true, this level received from Memory

 will clear the Crosspoint flip-flops associated with Memory Module

 (n).
- M(n)PAXF

 MEMORY (n) & PROCESSOR A CROSSPOINT FLIP-FLOP (n = 0 thru 7;


 MO thru M7) MOPAXF thru M7PAXF When true, this level indicates that Memory Module (n) is connected to Processor A.
- M(n)PAXD-1 MEMORY (n) & PROCESSOR A CROSSPOINT DRIVER 1 (n = 0 thru 7; MO thru M7) This is a level derived from M(n)PAXD-1.
- M(n)PAXD-2 MEMORY (n) & PROCESSOR A CROSSPOINT DRIVER 2 This is a parallel driver to M(n)PAXD-1.
- M(n)PAXD-3 MEMORY (n) & PROCESSOR A CROSSPOINT DRIVER 3 This is a level derived from M(n)PAXF for use in the Memory READ Exchange.
- M(n)PAXD-4 MEMORY (n) & PROCESSOR A CROSSPOINT DRIVER 4 This is a parallel driver to M(n)PAXD-3.
- M(n)PAXS MEMORY (n) & PROCESSOR A CROSSPOINT SWITCH This is the M(n)PAXF level switched for use in the Memory WRITE Exchange.
- M(n)PBXD-l MEMORY (n) & PROCESSOR B CROSSPOINT DRIVER l (n = 0 thru 7; MO thru M7) - This is a level derived from M(n)PBXF for use in the Memory WRITE Exchange.
- M(n)PBXD-2 MEMORY (n) & PROCESSOR B CROSSPOINT DRIVER 2 This is a parallel driver to M(n)PBXD-1.
- M(n)PBXD-3 MEMORY (n) & PROCESSOR B CROSSPOINT DRIVER 3 This is a level derived from M(n)PBXF for use in the Memory READ Exchange.
- M(n)PBXD-4 MEMORY (n) & PROCESSOR B CROSSPOINT DRIVER L This is a parallel driver to M(n)PBXD-3.
- M(n)PBXF MEMORY (n) & PROCESSOR B FLIP-FLOP (n = 0 thru 7; MO thru M7) When true, this level indicates that the Memory Module (n) is connected to Processor B.
- M(n)PBXS

 MEMORY (n) & PROCESSOR B CROSSPOINT SWITCH This is the M(n)PBXF level switched for use in the Memory WRITE Exchange.

M(n)XFOS	MEMORY (n) CROSSPOINT FLIP-FLOPS EQUAL TO 0 SWITCH (n = 0 thru 7; MO thru M7) - This level will be false when any Crosspoint flip-flop is SET. It will inhibit setting any other Crosspoint flip-flop during the Memory cycle in progress.
PAAVLS	PROCESSOR A AVAILABLE SWITCH - This is level PAAVLE (Processor A Available) from Processor A switched. When true, PAAVLS indicates that Processor A is available for operation.
PABUSS	PROCESSOR A BUSY SWITCH - This is level PABUSL (Processor A BUSY) from Processor A switched.
PACBOS	PROCESSOR A CLOCK BO CONTROL SWITCH - This is the Inhibit level controlled by PAIMCL from Processor A which may STOP the Clock Drivers to Processor A.
PACOSS	PROCESSOR A CONTROL STATE SWITCH - This is PACOSL level switched. When this level is true, its drivers PANOSD light the NORMAL state indicator on the Console.
PACOSD	PROCESSOR A CONTROL STATE INCANDESCENT DRIVER - This indicator level lights the CONTROL state indicator for Processor B on the Console.
PAMCLP-A3 B3 C3	MASTER CLOCK PULSE TO PROCESSOR A - These lines are the output of the Clock Drivers in Central Control which go to Processor A to drive the LOCAL Clock Drivers.
PANOSD	PROCESSOR A NORMAL STATE INCANDESCENT DRIVER - This indicator level lights the NORMAL state indicator for Processor A on the Console.
PBAVLS	PROCESSOR B AVAILABLE SWITCH - This is the switched $\overline{\mbox{PBAVLL}}$ level from Processor B and when true indicates that Processor B is available for operation.
PBBUSS	PROCESSOR B BUSY SWITCH - This is level PBBUSL switched from Processor B.
PBCBOS	PROCESSOR B CLOCK BO CONTROL SWITCH - This is the inhibit level, controlled by PBIMCL from Processor B which may STOP the Clock Drivers to Processor B.
PBCOSS	PROCESSOR B CONTROL STATE SWITCH - This is the PACOSL level switched. When this level is true, it drives PANSOD to light the NORMAL state Indicator on the Console.
PBMCLP-A3 B3 C3 D3	MASTER CLOCK PULSE TO PROCESSOR B - These lines are the output A of the Clock Drivers in Central Control which go to the Processor B to drive the LOCAL Clock Drivers.
PBNOSD	PROCESSOR B NORMAL STATE INCANDESCENT DRIVER - This indicator level

PGDL POWER GOING DOWN LEVEL - This is the switched level of PGDL which functions as a STOP Clock level (CLEAR CL2FF) whenever the DC LOCKOUT line is grounded in D & D.

lights the NORMAL state indicator for Processor B on the Console.



B 5220.51

7.9-11

March 16, 1964

PAPER TAPE PUNCH OUTPUT "A" LEVEL NOT POAL PRWT. PAPER TAPE REWIND LEVEL NOT POBL PAPER TAPE PUNCH OUTPUT "B" LEVEL NOT SCCL START CARD CYCLE LEVEL NOT POST. PAPER TAPE PUNCH OUTPUT "8" LEVEL NOT PSTI. PAPER TAPE STOP LEVEL NOT PUCP PUNCH CLOCK PULSE CBlL CARD BINARY LEVEL NOT PRIORITY I/O (n) OVER I/O (n) SWITCH (nn = 14, 21, 31, 32, 42 & 43) P(nn)S - These switch levels are used in the Admit I/O Memory Request P(nn)S Priority resolving logics. P2BF PROCESSOR 2 BUSY FLIP-FLOP - When true, this level indicates that Processor 2 has received an Initiate level. P2BS PROCESSOR 2 BUSY SWITCH - When true, this level indicates that P2BF is ON and that Processor 2 is NOT AVAILABLE and BUSY. SCLL START CLOCK LEVEL - When a Unit START CLock button is depressed, this level is at a ground potential. START CLOCK SWITCH - This level is true when a START Clock button SCLS on a system unit is depressed. SCLY START CLOCK SYNCHRONIZER - This synchronizer emits a 1 μs level from the inputs of SCMM and MOSP to set CLIF. SCMM START CLOCK MULTIVIBRATOR - This multivibrator enabled by SCLS is ANDed with MOSP to energize the synchronizer SCLY. SPECIAL INTERRUPT 1 SWITCH - This switch is not used at this time. SILS SPECIAL INTERRUPT 2 SWITCH - This switch is not used at this time. SI2S SPECIAL INTERRUPT 3 SWITCH - This switch is not used at this time. SI3S SNRD SYSTEM NOT READY INCANDESCENT DRIVER - This driver energizes the system NOT READY indicator on the Console when a Unit connected to the system is NOT READY for system operation. SET INTERRUPT ADDRESS BIT (nn) SWITCH (nn = 01 thru 04; 19 thru 31) S(nn)S- These switch levels provide logical gating to determine external interrupt priority in order to set an Address into the Interrupt Address Register.

```
YOMT
                TIMER SYNCHRONIZER - This synchronizer output provides a level at
                a 60 cycle rate to gate the counting pulses to the Real Time Clock.
TM(n)F
                TIMER BIT (n) FLIP-FLOP (n = 1 thru 6) - These levels come from
                the Real Time Clock flip-flops.
U(n)BS
                UNIT DESIGNATE I/O (n) BI-DIRECTIONAL SWITCH (n = 2, 3 & 4)
U(nn)S
                UNIT DESIGNATE CONFLICT I/O (n) & I/O (n) SWITCH (nn = 12, 13, 14,
                23, 24 & 34)
(nn)BDL
                UNIT (nn) TAPE BACKWARD DRIVE LEVEL (nn = 01, 03, 05 thru 31)
                OIBDL thru 31BDL
(nn)FDL
                UNIT (nn) TAPE FORWARD DRIVE LEVEL OIFDL thru 31FDL
(nn)TCP
                UNIT (nn) TAPE CLOCK PULSE OITCP thru 31TCP
(nn) TEFS
                UNIT (nn) TAPE END OF FILE SWITCH OLTEFS thru 31TEFS
(nn)THDS
                UNIT (nn) TAPE HIGH DENSITY LEVEL SWITCH OLTHDS thru 31THDS
(nn)TLPS
                UNIT (nn) TAPE LOAD POINT LEVEL OLTLPS thru 31TLPS
                UNIT (nn) TAPE READ READY SWITCH OITRES thru 31TRES
(nn)TRES
(nn)TRL
                UNIT (nn) TAPE READ LEVEL OITRL thru 31TRL
(nn)TRWL
                UNIT (nn) TAPE REWIND LEVEL OITRWL thru 31TRWL
(nn)TTOS
                UNIT (nn) TAPE TRANSPORT OPERATE LEVEL OITTOS thru 31TTOS
(nn)TWI(n)
                UNIT (nn) TAPE WRITE INFORMATION BIT (n) (nn = 01, 03, 05 thru 31)
                (n = 1, 2, 4, 8, A, B, P)
(nn)TWL
                UNIT (nn) TAPE WRITE LEVEL
(nn)TWRS
                UNIT (nn) TAPE WRITE READY LEVEL
(nn)TWRP
                UNIT (nn) TAPE WRITE RESET PULSE
(nn)TWSS
                UNIT (nn) TAPE WRITE STATUS SWITCH
(nn)DBSL
                UNIT (nn) DRUM BUFFER SET LEVEL (nn = 04, 08)
(nn)DCL(n)
                UNIT (nn) DRUM CONTROL LEVEL (n) (nn = 04, 08) (n = 1 thru 4)
(nn)DRAS
                UNIT (nn) DRUM AVAILABLE SWITCH
(nn) DURS
                UNIT (nn) DRUM READY LEVEL SWITCH
(nn)DWCS
                UNIT (nn) DRUM WORD COINCIDENCE SWITCH
(nn)DWI(n)
                UNIT (nn) DRUM INFORMATION LEVELS (nn = -4, 08) (n = 1, 2, 4, 8,
```

A, B)

B 5220.51 7.9-13 March 16, 1964

(nn) DWLS UNIT (nn) DRUM WRITE LOCKOUT SWITCH (nn = 04, 08)

(nn)DWRL UNIT (nn) DRUM WRITE LEVEL

(nn)CBHL UNIT (nn) CARD READER BINARY HALF LEVEL (nn = 10, 14)

(nn)CBIL UNIT (nn) CARD READER BINARY LEVEL (nn = 10, 14)

(nn) CCS UNIT (nn) CARD CYCLE LEVEL (nn = 10, 14, 18, 20)

(nn)CRES UNIT (nn) CARD READ ERROR SWITCH (nn = 10, 14) - Also Paper Tape

Parity Error.

(nn)SCCL UNIT (nn) START CARD CYCLE LEVEL (nn = 10, 14, 18)

(nn)EOPS (nn) PRINTER - END OF PAGE SWITCH (nn = 22, 26)

(nn) EPRL (nn) PRINTER - END OF PAGE RESET LEVEL

(nn)PAMS (nn) PRINTER - PAPER MOTION SWITCH

(nn)PCFS (nn) PRINTER - PRINT CYCLE FINISHED SWITCH

(nn)PCYS (nn) PRINTER - PRINT CYCLE SWITCH

(nn)PITL (nn) PRINTER - INFORMATION TRANSFER LEVEL

(nn)PLCL (nn) PRINTER - LISTER COMMAND LEVEL

(nn)PRRS (nn) PRINTER - PRINTER READY SWITCH

(nn)PI(n)L(nn) PRINTER - INFORMATION (n) LEVEL (nn = 22, 26) (n = P, B, A,

8, 4, 2, 1)

(nn)PINS (nn) PUNCH - INFORMATION NEEDED SWITCH (nn = 42, 50, 52)

(nn)PBCL (nn) PUNCH - BIT COMPARE LEVEL

(nn)PUCS (nn) PUNCH - CYCLE SWITCH

(nn)PUCP (nn) PUNCH - CLOCK PULSE

(nn)PURS (nn) PUNCH - READY SWITCH

(nn) PUNCH - START PUNCH ORDER LEVEL (nn)SPOL

(nn)PO(n)L(nn) PUNCH - OUTPUT INFORMATION (n) BIT LEVEL (nn = 50, 52)

(n = B, A, 8, 4, 2)

16ILRL INQUIRY LATCH RELEASE LEVEL

16IRTS INQUIRY READ TIMING SWITCH 16ISYL INQUIRY SYNC LEVEL

160I(n)L OUTPUT INFORMATION LEVEL (TO INQUIRY UNIT) (n = P, B, A, 8, 4, 2, 1)

16RIWL READ INQUIRY LEVEL

16SIIS SET INQUIRY INTERRUPT SWITCH

16WIRL WRITE INQUIRY LEVEL

18PRWL PAPER TAPE REWIND LEVEL

18PSTL PAPER TAPE STOP LEVEL

30ICRS SPO - INPUT CHARACTER READY SWITCH

30IN(n)L SPO - INFORMATION (n) LEVEL (n = B, A, 8, 4, 2, 1)

300CRS SPO - OUTPUT CHARACTER READY SWITCH

30ØDRL SPO - OUTPUT DRIVER LEVEL

30TINS SPO - TYPEWRITER INTERRUPT SWITCH

30TOPL SPO - TYPEWRITER OPERATION LEVEL

30TDRS SPO - TYPEWRITER READY SWITCH

12PASL PUNCH - AUXILIARY STACKER LEVEL

60 CS 60 CYCLE SWITCH - This switch is activated by the 60 cycle AC.

60 CM 60 CYCLE MULTIVIBRATOR - This multivibrator, triggered by 60 CS is SET for 12 ms in order to provide a stable timing trigger for the Real Clock Synchronizer TMOY.

OlMOSP MASTER OSCILLATOR OUTPUT 1 - This is the No. 1 Output of the Master

Oscillator which is running whenever DC is applied.

O2MOSP MASTER OSCILLATOR OUTPUT 2 - Second continuous output of the Master

Oscillator.