

6.23 B 5000 PARALLEL PLATE PACKAGES

INTRODUCTION

The basic operations of the standard Parallel Plate Packages used in the B 5000 system are described in this section. Included in this description is an explanation of the characteristics and use of these packages in the B 5000 system.

The description by no means exhausts the subject. It is only meant to give anyone who might work with these packages a general idea of their operation and use in the B 5000 system.

The following is a table of the B 5000 Parallel Plate Packages described in this text.

TABLE 6.23-1. PARALLEL PLATE PACKAGES

DESCRIPTION	SCHEMATIC NO.
SWITCH I	C-80661
FLIP-FLOP 20-70	C-1182424
B.O. & LINE DRIVER	C-1182507
CLOCK OSCILLATOR & SQUARE AMP.	C-1182681
MULTI 5.5 μ s	C-11833100
MULTI 20 μ s	C-11833118
MULTI 115 μ s	C-11833126
MULTI 300 μ s	C-11833134
MULTI 2.0ms	C-11844719
MULTI 4.9ms	C-11833142
MULTI 55ms	C-11833159
MULTI 85ms	C-11833167
DC LOCAL CLOCK DRIVER	C-11832771
DELAY A 30 μ s	C-11833175
DELAY A 77 μ s	C-11837143
DELAY C 1.5 μ s	C-10025518
DELAY C 10 μ s	C-10025476
DELAY C 10ms	C-11836681
DRIVER 50-90	C-11836392
SYNCHRONIZER	C-11844735
COMPRESSOR	C-11844743
DOUBLE DRIVER 90	C-11918307
INVERTER DRIVER 90	C-11902400
FLIP-FLOP AMPLIFIER	C-11900347

6.24 FLIP-FLOP 20-70

GENERAL DESCRIPTION

The high speed, 20-70, flip-flops are intended for use as active elements in current steering diode logic circuitry operating at frequencies up to 2 megacycles. It serves both as a one-bit memory and as a current amplifier.

BLOCK DIAGRAM DESCRIPTION

The basic high speed flip-flop is shown as a block diagram in Figure 6.24-1. The flip-flop has two input sides, 1 and 0, two corresponding outputs, and a clock line. The outputs are complements of one another, when one output is true, the other is false. An input signal may be in either of two states, true or false.




FIGURE 6.24-1. FLIP-FLOP BLOCK DIAGRAM

A false input signal will have no effect on the condition of the flip-flop. A true input signal will determine the state of the flip-flop at the next clock time.

The effect of a true input signal on the flip-flop depends upon which side, 0 or 1, it appears. If it appears on the 0 side, the flip-flop will switch to the "0 State" within a few tenths of a microsecond. If the flip-flop is already in the "0 State", it will remain there. Similarly, a true input signal on the 1 side will cause the flip-flop to switch to the "1 State". If the flip-flop is already in the "1 State", it will remain there. A true signal may occur at either of the two inputs on a side; the unclocked input or the clocked input. If the signal occurs at the unclocked input, it will unconditionally set the flip-flop to the corresponding state. If the signal occurs on a clocked input, it will not set the flip-flop unless the clock is simultaneously true.

If both clocked inputs are true when the clock is true, the flip-flop will complement. That is, it will go from the stable state it is in to the other stable state.

STATIC CONDITIONS

The analysis of the flip-flop can be simplified by first studying its two stable states. The circuit of Figure 6.24-2 shows only those components essential to these states. Since a DC condition is represented, capacitors are shown as open circuits and the delay line is shown as a resistor.

The flip-flop is shown in the "0 State". Since Q2 is in saturation, V_{c2} is only a few tenths of a volt more negative than V_2 . The collector current, I_{c2} , will adjust itself to maintain this condition.

There are two resistor networks running from V_1 to the collector of Q2. The first network consists of RD2A and R1A. The resistance ratio is such that when Q2 is in saturation, V_{b3} is more positive than ground. Therefore, the base of Q3 is back biased, Q3 is OFF, and the 0 output is true.

The second network consists of resistors R4A and R5A. This resistance ratio is such that the base of Q1 is more positive than V_2 , so that Q1 is held OFF. When Q1 is OFF, V_{c1} is approximately -6V. This voltage is determined by the resistance of R3, R4 and RD2.

The resistance of RD2 is such that when Q1 is OFF, I_2 is much greater than I_1 . The resulting I_{b4} is enough to hold Q4 in saturation and thereby make the 1 output false.

The value of R4 is such that I_4 is much larger than I_5 when Q1 is OFF. The resulting I_{b2} is sufficient to hold Q2 in saturation. Therefore, if Q2 is made to saturate, the circuit alone will maintain Q2 in saturation.

$R_2 = R_{2A}$, $R_3 = R_{3A}$, etc.

Q1 and Q2 are interchangeable, as are Q3 and Q4. A signal applied to the 1 input will force Q1 into saturation. From symmetry it is apparent that once Q1 saturates, the circuit will maintain it in saturation. In this state, Q3 will also be in saturation while Q2 and Q4 will be OFF.




FIGURE 6.21-2. FLIP-FLOP STATIC CONDITION

If instead $I_{in}(0)$ drives the 0 clocked input (trying to set the flip-flop to the "0 State") CR2 cannot conduct, even at clock time, as CR4 clamps V_{in} to $-0.6V$. However, if Q_4 is in saturation, the flip-flop is already in the "0 State".

If $I_{in}(1)$ and $I_{in}(0)$ are applied simultaneously and the clock is also true, the flip-flop will complement, that is, it will change state. If the flip-flop is in the "0 State", then CR2 will not see $I_{in}(0)$ due to the clamping effect of CR4, but CR2A will conduct $I_{in}(1)$. The flip-flop would therefore switch to the "1 State". If the flip-flop started in the "1 State", it would switch to the "0 State".

LOGICAL OUTPUTS

There are two logical outputs per flip-flop. These outputs are logical complements of one another.

When an output is false, it must supply currents to the gates attached to it. These currents are usually the major part of the collector current through the saturated transistor. When an output is true, the output transistor is OFF. The collector resistor and the $-12V$ Supply pull the output voltage negative until it is clamped by the diode to the $-4.5V$ Supply.

INDICATOR OUTPUTS

The resistor $R_{ind/A}$ may be connected to neon indicator light drivers. These lights will visually indicate the state of a flip-flop.

SEQUENCING POWER SUPPLIES ON

The flip-flop will be in the "0 State" immediately after the power is turned ON if the supplies are activated in the sequence $+20V$, $-1.2V$, $-4.5V$, $-12V$, then $+20V$ delayed.

When the $-12V$ Supply is turned ON, the collectors of Q_1 and Q_2 will start to go negative. As the collector of Q_1 goes negative, Q_2 will get the base current and start conducting since it has no cut off current. However, though the collector of Q_2 may go a little negative, Q_1 will not go on because of the cut off current supplied by $+20V$ Supply through R_{5A} . Since Q_1 is held OFF, Q_2 will go into saturation. When $+20V$ delayed goes ON, Q_2 will be in saturation and Q_1 will be cut off (the 0 state). In this condition, the cut off current through R_5 cannot affect the state of the flip-flop.

MANUAL CONTROL

The flip-flops can be set to either state through a manual switching operation which is completely decoupled from the logical inputs. This operation is performed on the input normally connected to the $+20V$ delayed input. R_5 in conjunction with an external switching arrangement can supply drive current to manually SET and RESET the flip-flop.

Figure 6.24-9 shows an arrangement which will provide this manual SET/RESET feature. S_1 is a make before break switch normally set to position B. While the switch is in this position the flip-flop can be used in a normal fashion by the machine.




FIGURE 6.24-9. MANUAL CONTROL SWITCH

To manually set the flip-flop to the "1" or "0 State", S_2 is set to the appropriate position. S_1 is momentarily set to position A and returned to position B. By the time S_1 is returned to position B, the flip-flop will be in the desired state.

If S_2 were connected to the -100V Supply, then an I_{IN} would be induced through R_5 which would drive Q_2 into saturation and force the flip-flop to the "0 State".

S_1 is a make before break switch. If it were not, then in the interval that no contact was made at either A or B, the connection to R_5 would be open circuited. At this time the flip-flop would have no noise threshold on the 0 input and might be spuriously set to an undesired state.

POWER SUPPLY VOLTAGES

The +20V, and +20V Delayed provide the off bias for the transistors. The -1.2V is used to give an input voltage threshold. If the emitter of Q_1 and Q_2 were grounded, a false input level, V_{IN} , no more negative than -0.5V could trigger the flip-flop. This is unacceptable for logical operation since the false levels of the input gates may be as negative as -1.2V.

The -12V provides collector voltages and the base currents for the circuit.

The -4.5V prevents the true output levels from going excessively negative. This reduces voltage swings and the time required to charge and discharge stray capacitance. This also reduces the collector voltages on Q_3 and Q_4 .

PACKAGE SCHEMATIC

Refer to Figure 6.24-10 for the complete schematic of the flip-flop 20-70 parallel plate package.

6.25 SWITCH I

GENERAL DESCRIPTION

The standard Switch I is intended for use as an active element in current-steering diode-mode logical circuitry. The switch always inverts and amplifies the incoming signal. The logical is used as an inverter.




FIGURE 6.25-1. SWITCH I SCHEMATIC

COMPONENTS

The circuit consists of one transistor stage with associated components. Diodes CR1 and CR2 are silicon diodes (stabistors) with a forward drop in the range of 0.5V.

The purpose is to hold the transistor base 1V positive with respect to the input. This guarantees that the switch will be back-biased even if the input goes to -1V.

The resistor R_b is used as a pull-up resistor during the back-biasing of the transistor. It also supplies the ICBO protection and the current to remove base charge during the transistor turn-off. The transistor Q1 is the active element in the circuit. It is a PNP germanium transistor of the mesa design and provides the amplification and inversion of the signal. Diode CR3 is used to clamp the output voltage at -4.5V. This clamping action drastically reduces the switching dissipation of the transistor. Resistor R_c is the collector supply return, the value of which is determined by expected loads.

OPERATION

The following is a description of the basic operation of the circuit.




FIGURE 6.26-2. DRIVER 50-90 CIRCUIT SCHEMATIC

Driver 50-90 is basically two switches connected serially. The two states described under Block Diagram Description occur as follows:

1. When V_{in} is $-1.0V$ or more positive, V_{b1} is at ground or above, due to the forward drop characteristics of silicon diodes CR1 and CR2. With V_{b1} at ground, Q1 is necessarily cut off. With Q1 OFF, I_2 flows through CR3. This current is much greater than I_3 so that a large I_{b2} results. I_{b2} is sufficient to hold Q2 in saturation when I_{c2} is as great as 119 ma. Since the maximum I_{L4} is 20 ma, I_L can be as great as 90 ma.
2. When I_{in} exceeds 1.0 ma, it also exceeds I_1 by several hundred microamps. Therefore, an I_{b1} flows, which is sufficient to drive Q1 into saturation. This brings V_{c1} to $-0.3V$. Thus, the base of Q2 is above ground so that Q2 is OFF. Thus, the base of Q2 is above ground so that Q2 is OFF. CR4 is forward-biased and supplies I_4 so that V_0 is slightly more negative than $-4.5V$.

SWITCHING

Refer to Figures 6.26-2 and 6.26-3.

When the input changes from the false conditions (V_i more positive than $-1.0V$) to the true condition (V_i more negative than $-1.8V$ and $I_{in} > 1.0$ ma), the following sequence of events occurs in the driver.

1. I_{b1} starts from the cut off condition in which no forward current flows.
2. When I_{in} exceeds I_1 , I_{b1} starts flowing.
3. Q1 turns on at a rate which depends on transistor speed and available I_{b1} .

^^^BURROUGHS FIELD ENGINEERING^^^ TECHNICAL MANUAL ^^




FIGURE 6.26-3. DRIVER 50-90 TYPICAL WAVEFORMS

4. V_{c1} is about -1.3V when Q1 is OFF. It is clamped at this level by the sum of the forward drop of CR3 and the base emitter diode of Q2. It is driven to -0.3V as Q1 turns ON.
5. During turn on, Q2 starts supplying I_2 so that I_{b2} is reduced. Also during this period, CR3 which is a stabistor, looks like a battery so that some reverse current may flow through it even though it is forward-biased. This reverse current and I_3 combine to sweep out the stored base charge of Q2 and turn Q2 OFF in the shortest possible time.
6. When Q2 turns OFF, V_o falls. The rate at which V_o falls will depend primarily on the output load conditions.




FIGURE 6.26-4. DRIVER 50-90 PACKAGE SCHEMATIC

After 20 percent of the delay time has passed, $C14$ will be reset and the collector of $Q1$ has moved far enough so that a new input pulse will re-trigger the circuit. The delay time may now be measured from the new pulse.

PACKAGE SCHEMATIC

Refer to Figure 6.27-3 for complete schematic of the Delay "A" Parallel Plate Package.

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TECHNICAL MANUAL AA

6.28 DELAY "C"

GENERAL DESCRIPTION

The Delay "C" is a delay circuit of the holdover type. When a negative pulse of prescribed minimum width ($0.11 \mu s$) and magnitude is received at the input, the output is caused to go negative, and will remain negative until a specified delay time after the completion of the input pulse. If, before the output pulse is completed, a new input pulse of the proper length and magnitude is received, the output will continue negative until the delay time has elapsed after the completion of the last input pulse received. There is no maximum limit on length of input pulse which can be tolerated, but the delay time does not begin until the input is completed. Delay time is determined by the choice of a capacitor and by the adjustment of a potentiometer.

CIRCUIT DESCRIPTION

Refer to Figure 6.28-1 for Delay "C" circuit schematic, and Figure 6.28-2 for Delay "C" Timing.

INITIATION OF THE OUTPUT PULSE

In the quiescent condition, Q1 is cut OFF, Q2 is conducting, and Q3 is saturated. At this time, the potential at the input terminal is $-1.0V$. When a negative pulse is applied to the input terminal, the potential will become more negative and lie in the range of $-1.2V$ to $-2.2V$, being prevented from going more negative by the base emitter diode of Q1. Q1 begins to conduct, causing its collector which has been resting at $-6.0V$, to start toward its saturation voltage of approximately $-0.3V$. The first change in the collector voltage will be a small step due to voltage drop across R14. Since the emitter of Q2 is connected to this point, Q2 will quickly be turned OFF. The collector of Q1 will now continue toward saturation at a rate determined by C17. The input time must be sufficient ($0.11 \mu s$) to allow this process to reach completion if accurate timing is to be obtained.

When Q2 is turned OFF, the drive is removed from Q3 so that Q3 is quickly turned OFF. When Q3 is turned OFF, the output pulse is initiated.

CONCLUSION OF THE OUTPUT PULSE

At the conclusion of the input pulse, Q1 turns OFF and C17 begins to charge toward $-12V$ through R21 and R27. When the potential reaches $-6.0V$, Q2 will begin to turn ON. When Q2 begins to turn ON, Q3 will also begin to conduct. As soon as the current at the collector of Q3 is sufficient to cause the collector voltage to charge, the base of Q2 will be made slightly more positive. This brings Q2 further into conduction and speeds the turn ON of Q3. When Q3 goes into conduction, the output pulse is terminated. If at any time during the above delay cycle, a new input pulse of sufficient length is received, C17 will again discharge, initiating a new delay.




FIGURE 6.29-1. DELAY MULTI "B" CIRCUIT SCHEMATIC

THE RESET HALF CYCLE

When Q1 turns OFF, its collector starts toward -12V, being restrained by C14.

When the collector of Q1 reaches -6.0V, Q2 will begin to turn ON. When Q2 turns ON, Q4 will be turned ON, thus ending the output pulse.

The circuit is now ready to receive a new input and repeat the above cycle.

INHIBIT

The input is automatically inhibited during the time Q3 is OFF, but a separate inhibit input has been provided to prevent triggering during the reset time if this is desirable.

The complete inhibit circuit was not included in this package because in most cases, no pulses would be received during this time. The use of this inhibit input with an external switch is shown in Figure 6.29-3.




FIGURE 6.29-3. POSSIBLE CONNECTIONS FOR INHIBIT CIRCUIT

The true output from the multi circuit produces a false output from the switch, which when applied to the inhibit input (a shunt AND) prevents an input from reaching the base of Q1.

PACKAGE SCHEMATIC

Refer to Figure 6.29-4 for the complete schematic of a Multibrator Parallel Plate Package.




FIGURE 6.29-4. MULTIVIBRATOR PACKAGE SCHEMATIC

Printed in U.S.A.

6.30 COMPRESSOR

GENERAL DESCRIPTION

The Compressor is a circuit which produces an output pulse of about $0.400 \mu\text{s}$ when an input pulse longer than $1 \mu\text{s}$ is received.

The output of the circuit is primarily meant to trigger a flip-flop.

BASIC CIRCUIT

Refer to Figure 6.30-1.




FIGURE 6.30-1. COMPRESSOR CIRCUIT SCHEMATIC

The circuit is basically a monostable multivibrator, except for the fact that no feedback is used since the input pulse is longer than the desired output pulse.

In its stable state, Q1 is OFF, and Q2 is ON. For a false input, the output is false. For a true input pulse of duration longer than $1 \mu\text{s}$, there will be a true output pulse of approximately $0.400 \mu\text{s}$. The input must be of a minimum length, and the output will never be longer than the input.

The width of the output pulse actually produces ranges from $0.340 \mu\text{s}$ to $0.450 \mu\text{s}$. A reset time of $0.400 \mu\text{s}$ is required.

OPERATION

Refer to Figure 6.30-1 for Compressor circuit schematic, and to Figure 6.30-2 for Compressor waveforms.




FIGURE 6.30-2. COMPRESSOR WAVEFORMS

BEGINNING OF CYCLE

In the quiescent state, Q1 is OFF and Q2 is ON. At this time, the input voltage is $-0.2V$ to $-1.0V$. When a true input pulse is applied, transistor Q1 will turn ON. The potential at the input will be in the range of $-1.3V$ to $-2.0V$. It will not be any more negative because of the clamping action of Q1, CR1 and CR2. As Q1 is turned ON, its collector will swing from a potential of about $-7.0V$ to about $-0.2V$. V_5 , normally at about $-0.6V$, now rises through capacitor C1 to a potential of about $+5.0V$.

DURATION OF OUTPUT

As soon as V_5 becomes more positive than $-0.6V$, Q2 starts turning OFF and the stored charges in CR4 and the base of Q2 just about cancel out. The time during which V_5 is greater than $-0.6V$ is mainly determined by the RC combination of C1 and R5. The output of the circuit is true during this same time, minus the rise time, plus the fall time.




FIGURE 6.31-2. PULSE SYNCHRONIZER TIMING

PACKAGE SCHEMATIC

Refer to Figure 6.31-3 for the complete schematic fo the Synchronizer Parallel Plate Package.

Output 1 is used to trigger the B0 and Line Drivers and output 2 is used in the Clock Control circuitry of Central Control.




FIGURE 6.32-2. CLOCK OSCILLATOR AND SQUARING AMPLIFIER TIMING

VARIABLE FREQUENCY OSCILLATOR OPERATION

The oscillator circuit may be converted to a variable frequency oscillator for maintenance purposes by shorting out crystal X37. Without the crystal in the circuit, the oscillator is dependent upon the tuned tank circuit, L36 and C4, to determine the frequency of oscillation. Therefore, by varying the inductance L36, the circuit will oscillate over a frequency range of 400 kc from 800 kc to 1.2 megacycles.

Potentiometer R35 provides a means of adjusting the gain of the circuit. When using the circuit as a variable frequency oscillator, it may be necessary to increase the gain to obtain stable operation when tuned near the limits of the frequency range.

When returning the circuit to normal by removing the short from across X37, it is necessary to tune the tank circuit to 1 megacycle prior to removing the short.

PACKAGE SCHEMATIC

Refer to Figure 6.32-3 for the complete schematic of the Clock Oscillator and Squaring Amplifier Parallel Plate Package.




FIGURE 6.32-3. CLOCK OSCILLATOR AND SQUARING AMPLIFIER PACKAGE SCHEMATIC

6.34 DIRECT-COUPLED LOCAL CLOCK DRIVER AND VARIABLE BIAS

GENERAL DESCRIPTION

The Direct-Coupled Local Clock Driver is a circuit centrally located in each panel of each gate of every unit requiring clock pulses. Its function is to distribute the clock pulses sent via cables from the BO and Line Driver package in Central Control to the individual circuits on a panel. It also isolates the loads of these circuits from the clock cables.

CIRCUIT DESCRIPTION

Refer to Figure 6.34-1.

In the quiescent state, Q1 and Q2 are cut OFF. Q3, Q4 and Q5 are conducting.

When a negative clock pulse is applied to the input between T/P Input and T/P Ground Input, Q1 will be turned ON. R8 provides termination for this pulse.

The turn ON of Q1 results in its collector going negative towards its saturation potential, supplying base drive to Q2 turning it ON.

When Q2 turns ON, its collector starts toward its saturation potential, removing the base drive from Q3, Q4 and Q5, cutting them OFF. This action results in a -4.5V clock pulse at outputs 1 through 6 being made available to be used by the circuits within the unit.

Diodes CR35, CR30, CR39 and CR27, clamp the outputs at -4.5V.

VARIABLE BIAS

In the flip-flop circuit, the clocked inputs see the gated circuits as a load if the diodes between the clock line and the gated levels are not back biased. This would normally be the case since the gated inputs will tend to be at a lower level than the clock lines due to the drop through the cascading of gating diodes. The leakage would load the clock driver to a greater extent than necessary. Therefore, the false level from the Local Clock Driver is adjusted sufficiently negative by the variable bias input, to back bias the flip-flop gating diodes, reducing the current and loading caused by it.

This variable bias is in the range of -0.5V to -0.8V and is applied to the two paralleled bias terminals from a variable bias package. There is a variable bias package associated with each Local Clock package.

PACKAGE SCHEMATIC

Refer to Figure 6.34-2 for the complete
Driver Parallel Plate Package.

Direct-Coupled Local

In the quiescent state, Q1 is cut OFF and Q3 and Q5 are in saturation.

When a negative input greater than $-1.2V$ is applied at the input, base drive is supplied to Q1, turning it ON. When Q1 goes ON, its collector goes toward its saturation voltage, removing base drive to Q3 and Q5 cutting them OFF. The cut OFF of Q3 and Q5 results in their collectors rising toward $-12V$. However, the clamping diodes CR20 and CR19, clamp the rise to $-4.5V$ resulting in an output of $-4.5V$ at 1A and 1B.




FIGURE 6.35-2. DOUBLE DRIVER 90 TIMING

SWITCHING

When the input goes from a true level to a false, the reverse action takes place.

Q1 will be turned OFF, Q3 and Q5 will be turned ON, resulting in a false level of $-0.3V$ at output 1A and 1B.

Capacitors C26 and C23 speed up the switching time of Q3 and Q5.

Resistors R27 and R24 limit the base to emitter current of Q3 and Q5 when Q1 is cut OFF.

PACKAGE SCHEMATIC

Refer to Figure 6.35-3 for the complete schematic of the Double Driver 90 parallel Plate Package.

6.36 INVERTER DRIVER 90

GENERAL DESCRIPTION

The Inverter Driver 90 is a circuit which provides two driver outputs. One non-inverted and one inverted, for one input.

The package contains two identical circuits, each having one input and two outputs. The circuits are used to drive loads and cables requiring currents up to 90 ma.

CIRCUIT DESCRIPTION

Refer to Figures 6.36-1 and 6.36-2.




FIGURE 6.36-1. INVERTER DRIVER 90 CIRCUIT SCHEMATIC

In the quiescent state, Q1 and Q5 are cut OFF, and Q3 is in saturation.

When a true level is applied to the input, base drive will be supplied to Q1 turning it ON. When Q1 turns ON, its emitter follows the base supplying base to Q5, turning it ON.

The turn ON of Q5 results in its collector going toward its saturation potential, supplying an inverted (false in this case) output at Output 1 Prime.

