V-SERIES SPECIFICATIONS DISTRIBUTION LIST EMSG - MISSION VIEJO

SPECIFICATION NO: 1994 2408 SPECIFICATION TITLE: V500 EXEC MODULE MICROCODE

REVISION LETTER: A DATE OF ISSUE: 08-07-89

MISSION VIEJO, CA.			CONTINUED - MISSION VIEJO, CA.
D. J. W. F. D. J. C. S.	ABALOS BARRETT BATES BEUGER BIGHAM BRITTLE DIEKMAN DOOLING ESCOBAR GEORGE GOULD	MS 310 MS 105 MS 380 MS 195 MS 275 MS 205 MS 165 MS 115 MS 135	R. QUAYLE MS 135 J. RUCKER MS 520 J. SINGLETON MS 205 H. SOHL MS 165 S. SOLOMON MS 135 T. STERNAL MS 165 D. STONE MS 285 W. TERRY MS 215 T. VECCHIARELLI MS275 (2 COPIES) D. WALSH MS 170 P. WORCESTER MS 135 J. YETTER MS 165
F. D. R. A. S. J. M. C. W. C. J. R.	HAAS HANSON HARRIS HATCH HERMAN HORKY JACOBS KALLAL KING LESH LEUTHEN MACMILLAN MARTIN MATHEWS MCCLELLAND	MS 135 MS 150 MS 225 MS 170 MS 165 MS 105 MS 225 RSM115 MS 170 MS 285 MS 195	N. FLEMING R. KATHOL C. NUSE W. TREINEN CC 6130 J. VANZWALUWENBURG
V. R. J. B. W. M. M. S. B.	MENDOZA MOLASH MORRIS MURRAY NAKAMOTO	MS 135 MS 135 MS 135	TREDYFFRIN, PA. A. WORKS

For changes in this distribution list, contact D. Patten, x5838, M.V. Engineering Documentation.

** COMPANY CONFIDENTIAL **

	PAGE DOC DOC NO.
	DOC TYPE CLASS CODE DESIGN CONT ES 4-0202 PLANT 037
TITLE: V500 EXECUTE MODULE MICR	OCODE
PROPRIETARY TO UNISYS CORPORATI PURPOSES, EXCEPT ON UNISYS ORDE	ON. NOT TO BE USED FOR MANUFACTURING R OR PRIOR WRITTEN CONCENT.
REV CONT APPD & APPD & CHKD & DATE	REVISION DESCRIPTION
A ECN 96015A 7/2/97	-INITIAL RELEASE-
	· } !
i i i	i ·

Company Confidential

1994 2408

V500 EXECUTE MODULE MICROCODE

ENGINEERING DESIGN SPECIFICATION



GENERAL SYSTEMS GROUP
ORANGE COUNTY

		Art The section of th
		THE PROPERTY PROPERTY OF THE P
		The state of the s
		nesser de la constitución de la
		and the second s
		The state of the s

TABLE OF CONTENTS

1	Purpose	 PAGE	1
2	Applicable Documents	 PAGE	1
3	Overview	 PAGE	2
3.1	XM Hardware	 PAGE	2
3.1.1	Data Section		2
3.1.2	Control Section	PAGE	3
3.1.3	Interfaces	 PAGE	4
3.1.3.1	IF/OF Interface	PAGE	4
3.1.3.2	MCACM Interface	PAGE	4
3.2	XM Microcode	PAGE	5
4	Main Features of XM Operations	PAGE	6
4.1	General Flow of Operation		6
4.2	OPLIT Branch	 PAGE	7
4.3	Conditional Read	PAGE	7
4.4	Retriability		8
4.5	Write Error Reporting		8
4.6	Lock Unit Synchronisation		8
4.7	Fault/Interrupt Handling		9
4.8	Pipe Flush		9
4.9	Time Out Detection	 PAGE	10
4.10	Special Signals Handling		10
4.11	Standard Instruction Flow		11
4.12	Control Store Address Mapping		12
5	Detailed Description		13
5.1	"OPTIMAL" and "OPERAND PREFETCH" - Definition .		13
5.1	OPLIT TABLE		19
5.3	Microcode Data Structures		26
5.3.1	Machine States		26
5.3.2	Mass Store		27
5.3.2.1	Mass Store Address Mapping		27
5.3.3	Base Limit Table	 PAGE	31
5.3.3.1	B/L Table Description		31
5.3.4	Shared Memory Area		32
5.4	Exception Handling	 PAGE	35
5.4.1	Exception Servicing - Priority Scheme		36
5.4.2	Fault Handler		38
5.4.2.1	Fault Table		39
5.4.3	Interrupt Handler		40
5.5	Memory Addressing		41
5.5.1	Environment Change	 PAGE	42
5.5.2	Base/Limit Table Cache	 PAGE	42
5.6	Trace Handling	PAGE	44
5.7	Trap Handling	 PAGE	45
5.8	Snap Handling	 PAGE	46
5.8.1	SNAP TEST Flow	 PAGE	47
5.11.2	Snap Picture Report		48
5.9	Memory Error Report	 PAGE	49
5.10	I/O Handling	 PAGE	53
5.11	Timeout Detection	 PAGE	54
5.15	Multiprocessor Considerations	 PAGE	55

5.13	Initialization PAGE	56
6.	XM Microcode Idiosyncracies PAGE	59
6.1	Data Movement	59
6.1.1	Control Out	59
6.1.1	Interrupt Array Registers PAGE	59
6.1.3	Task Timer	60
6.2	Operand Queue	60
6.3	Read Bus Queue	60
6.4	Memory Requestor	61
6.4.1	Length Status PAGE	61
6.4.2	Write Opertaions	61
6.5	System Flush	62
6.6	Fault Handler Interface PAGE	62
6.7	Oplit Branch	63
APPENDIX	A - XM MICROCODE SYNTAX	64
APPENDIX	B - V500/V300 Code Space & Performance Comparison PAGE	84

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

1 PURPOSE

This document is intended to describe the microcode developed for the V500 EXECUTE Module (XM).

2 APPLICABLE DOCUMENTS

1993 5162	V500 System
1993 5170	V500 System Index
1993 5196	V500 Processor
1993 5279	V500 Architecture
1993 5204	V500 Execute Module
1993 5212	V500 Fetch Module
1993 5220	V500 Memory Controller & Cache Module
1993 5238	V500 Memory Data Card
1993 5246	· · · · · · · · · · · · · · · · · · ·
1993 5303	V500 Maintenance Subsystem
1993 5295	-
	V Series Instruction Set
1993 5345	P5 Microcode Simulator "FXMULATOR"
1993 5113	V500 Microcode Compiler Program
(WIT78)	Design and Construction of
	Hierarchically Structured Software ",
	R.W. Witty,
	Atlas Computing Division, 1978

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

3 OVERVIEW

3.1 XM Hardware

The Execution Module (XM) processes data provided to it by input queues and interface, and send results, if needed, to other modules through its output queue and interface. It is made of a Data Section and Control Section.

3.1.1 Data Section

The Data Section's major components can be subdivided into three main parts:

the Storage Units, the Interconnection Unit and the Data Operators.

The Storage Units are subdivided into Queues and Local Storages.

The Input Queues capture data coming from other modules (IF, OF or MCACM), and consist of the FETCH PAGES, OPERAND QUEUE and READ BUS QUEUE.

The Output or WRITE QUEUE holds temporarely the outgoing data.

The Local Storages hold the information that is internal to XM for OP execution and consist of SCRATCHPAD, MASS STORE and registers such as AUREG, DREG, PTREG, MREQ's A, B and C register pairs.

The LITERAL FILE provides a set of literal words usable by the Data Section, it is a read only device.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

The Inter Connection Unit performs all the data movement within XM; It is basically a crossbar switch.

Data manipulation is performed by the following units:

Arithmetic Unit (AU) Logic Unit (LU) Comparison Unit Programmable Test Unit (PTEST) Programmable Multiplexor Unit (PMUX) Memory Requestor Unit (MREQ)

3.1.2 Control Section

The Control Section's major components are:

Control Store (CRAM) and its Control Register (CREG), Microsequencer and its Stack, FBUS2 Queue, Timers and State Registers.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

3.1.3 Interfaces

XM communicates with other modules through 2 interfaces:

the IF/OF interface and the MCACM interface.

3.1.3.1 IF/OF Interface

XM captures the information coming from the FETCH Modules through 2 busses called FBUS1 and FBUS2.

From XM, FBUS1 consists of a 10 digit wide bus feeding the "Data" part of the FETCH PAGE. It carries informations that will exclusively be handled in the XM DATA Section.

FBUS2 consists of a 10 bit wide bus feeding the "Control "part of the FETCH PAGE and feeds the XM CONTROL Section.

To complete the IF/OF-XM interface there exists a set of CONTROL lines Some of them are seen by the Microcode, others are only Hardware oriented.

3.1.3.2 MCACM Interface

The ADDRESS, READ and WRITE busses are all ten digit wide.

Along with the READ DATA bus there is an ERROR field which describes any error that is associated with the incoming data, and is saved in the ERROR Register.

The CONTROL Bus consists of a LENTGH field of 4 bits, a COMMAND field of 5 bits and 4 other wires which handles the interface handshake.

To complete the interface, there exists a TAG field which describes the destination module of the data that is transitting on the bus.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

3.2 XM Microcode

Most of the XM Hardware is driven by microcode. A microcode word is 135 bit long. It has been designed to allow high parallelism in operations and data movement within the module.

The language used to develop it is specific to the V500 project. Its main characteristics are its structural simplicity, its ease of use and its short compilation time on BURROUGHS B7900. Refer to Appendix A for the Syntax description.

The XM microcode object is completely located in the Microcode Store , also called CONTROL STORE , which size is 16k words.

The microcode listing is made of 2 main parts: GLOBAL and MICROCODE STATEMENTS. GLOBAL contains all the DEFINE and FIELD descriptions used in the second part. Along with each symbolic microcode statement are 2 descriptions of the same microword. The first one is hardware related, bits are packed in 16 bit groups. The second one is firmware related, bits are grouped on a 'per function' basis. Refer to the PRINTCODE section of GLOBAL for details.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

4 MAIN FEATURES OF XM OPERATIONS

4.1 GENERAL FLOW OF OPERATION

XM performs the execution of instructions using the information passed by IF/OF into the FETCH PAGES (up to 4) and other registers.

For performance purposes, OF pre-reads up to 10 digits of operand A and, if needed, operand B for XM.

This means that, in the "OPTIMAL" case, XM can count on having all that is needed for executing an OP, 'code' and 'data'.

In the "NON OPTIMAL" case, the pre-read data is disregarded and XM performs ALL the memory reads needed by the instruction.

If results have to be written back to memory, the data is sent to the WRITE queue which takes care of its transfer to MCACM.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

4.2 OPLIT BRANCH

In order to eliminate the clocks that XM would have spent just to decode the opcode, check for a literal and an "optimal" situation, an initial 512 Way Case also called OPLIT BRANCH has been developed. The microaddress of the branch that follows every last clock of an instruction execution is built up with the following informations sent on the IF/OF interface:

OP Vector (7 bits from FBUS2), LITERAL Flag (1 bit from FBUS2) and OPTIMAL line .

Refer to section 5.2 for details.

4.3 CONDITIONAL READ

Most of the time, OF issues the operand pre-read commands before it is able to detect that the data pre-read can be the one that XM has not updated yet, that situation is called a DATA HIT. In order to invalidate the pre-read information, OF sends a "DATA HIT" signal to XM, notifying it that the incoming data will not be good.

That is why XM issues one or two CONDITIONAL READS, depending on the number of operands needed by the instruction, in the first few clocks of an OP execution. The read(s) will effectively go out only if the DATA HIT signal is active. This last test is performed by the hardware and is completely transparent to the firmware.

Refer to section 5.1 for details

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

4.4 RETRIABILITY

One of the main characteristics of the V500 is its fault tolerance, and one of its features is RETRIABILITY. Most of the instructions are retriable by the Maintenance Processor up to the point of a machine "STATE" modification, write to memory or processor state change. That point in time is tagged by the micro-code through the setting of a special Flip-Flop called "NOTRY" F/F.

Before the Maintenace Processor attempts to retry a failing execution it checks for the state of that F/F, if it is set, the instruction may not be retried.

4.5 WRITE ERROR REPORTING

The V500 is highly pipe-lined. That causes "asynchronism" between its modules. One of the problems related to that is the write error reporting. Indeed, XM does not wait a response from MCACM on the validity of the writes issued by it before performing further operations which can possibly relate to next instruction(s).

That is why the firmware issues a WRITE PC command before every first write related to the execution of an OP, so that if a write error is detected by MCACM, it can return the PC of the failing instruction to XM.

4.6 LOCK UNIT SYNCHRONISATION

'OF' module memorizes the addresses of all the data being accessed down the pipe - line in its LOCK UNIT. Whenever XM is finished with a piece of data which memory address space is described in the LOCK UNIT, it sends an OP COMPLETE signal to OF which in effect tells it that that specific data is now available for further use.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

4.7 FAULT/INTERRUPT HANDLING

Unless it is caused by the XM firmware itself, the branch to the Fault or Interrupt Handlers is transparent to the microcode; indeed if at the time of the OPLIT branch the Interrupt line is active (an fault and/ or interrupt is present) , the "asynchronous" microsequencer forces the firmware to address '3FF0' Hex, label FLITTNTASYNC.

This mechanism relieves the microcode from having to branch to a routine which would check for the presence of possible active asynchronous events that have to be served.

4.8 PIPE FLUSH

XM issues 2 types of Pipe Flush.

One, FETCH FLUSH, is for FETCH Modules only. It is needed to redirect the pipe when XM has detected a mispredicted BRANCH. Note that for correctly predicted BRANCHES , XM issues a BRANCH OK signal

The other one, SYSTEM FLUSH, is sent to all the modules. issued by XM to notify that a CONTEXT SWITCH (or ENVIRONMENT CHANGE) has been performed. A new BASE/LIMIT Table has been written and processing from the new context can start.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

4.9 TIME OUT DETECTION

For some specific OP's or sub-routines which execution can lead to an infinite loop, XM (and also OF) microcode is able to detect a time out condition, in which case a branch to the FAULT HANDLER is performed.

Special care has been taken to cover all possible time out situations by micro-code because if it is not detected by the firmware, it will be by the hardware, and the action taken then is a DEAD FREEZE of the module.

Refer to section 5.11 for details.

4.10 SPECIAL SIGNALS HANDLING

There exist some special handshakes between FETCH and XM which are supported by the following signals: LIX OK, FETCH EVENT and XM EVENT.

LIX OK is issued by XM to notify FETCH that a Mobile Index Register Manipulation is being performed; that allows FETCH to validate its cached copies of the registers.

FETCH EVENT and XM EVENT are used whenever one module has to wait for the other to finish a specific operation before it can itself proceed further.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

4.11 STANDARD INSTRUCTION FLOW

GOTO5120 PAGESW;	Last Micro Instruction of Previous OP execution
Micro Instruction #1 GOTO LABEL1;	<- OP X Execution Start Located in the OPLIT TABLE
Micro Instruction #2	LABEL1, if OPTIMAL, CREAD is issued a.s.a.p.
•	
Micro Instruction #n	includes SET NOTRY and WRITE PC if followed by Write to memory
Micro Instruction #n+1	includes WRITE to Memory
•	
Micro Instruction #m	includes OP COMPLETE if last write to memory
Last Micro Instruction GOTO5120 PAGESW;	<- OP X Execution End
Micro Instruction #1 GOTO LABEL2;	- OP 'Y' Execution Start
or Fault/Int. Handler Micro Inst. #1	- If the INTERRUPT Line is active (3FFOH)
•	
•	

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

4.12 CONTROL STORE ADDRESS MAPPING

ADDRESS: LENGTH (HEX) (DEC)	LABEL	DESCRIPTION
0000:1	PAGESW	Reserved
0001:1		Microcode Date & Time Stamp
0002:1	SPCLOPOF	Reserved for OF "lC/lA/lE"
0003:1		Reserved
0004:252		OPLIT TABLE
0100:16		FAULT ENTRY TABLE
0110:16096		Body of Microcode
3FF0:2	FLTINTASYNC	Asynchronous Fault/Interrupt Interface Start
3FFD:1	FLTMC1	MCACM detected Fault Handling Start
3FFE:1	SETINTMOD	Interrupt Procedure Start
3FFF:1	FLTMCTEST	Fault Handler Start

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5. DETAILED DESCRIPTION

5.1 "OPTIMAL" AND "OPERAND PREFEICH" - DEFINITION

Because it is critical from a performance point of view, a special care has been taken in defining the "OPTIMAL" signal and the kind of information that OF module pre-fetches for XM.

The following table describes it on an instruction basis.

SYNTAX DEFINITION

LEN-SYL	•	AFBF
A,B MOD 10	:	Both A and B operand MOD 10 read
		operand A into OPQ A,
		operand B into OPQ B.
A(xxxx)	•	Read A operand at absolute address
		xxxx into OPQ A.
[IXn]	:	Content of Index Register n
A* : MOD 10	•	If not literal then read length
		mod 10 from A address into OPQ A
		else no read.
48:1	:	read 1 digit from base 0 relative
		location 48.
a= A[xx:yy]	:	Read operand A[xx:yy] into OPQ A

9000 600 FIND	OP COD	E OPVEC	OPTIMAL SET	LITERAL SET	OPERAND PREFETCH
ARI	THMETIC	INSTRU	CTIONS; FIXED	POINT, VARIAB	LE FIELD LENGTH
01 02 03 04 05 06	INC ADD DEC SUB MPY DIV	01 02 03 04 05 06	A,BLEN=<10 "" "" "" ""	AF "" "" ""	A*,B_MOD 10
ARI	THMETIC	INSTRU	CTIONS; FIXED	POINT, FIXED	FIELD LENGTH
50 51 52 53 54 55 57 58 59	IAD IAS ISU ISS IMU IMS IMI ILD	28 28 28 28 29 29 29 29 29	RESET RESET SET RESET RESET SET SET SET RESET	RESET SET RESET SET RESET SET RESET SET RESET SET RESET	a=A[7:8] " " " " " " " NONE
ARI	THMETIC	INSTRU	CTIONS; FLOATI	ING POINT, FIX	ED FIELD LENGTH
70 71 72 73 74 75 76 77 78 79 84	RAA RAS RSU RSS RMU RMS RDV RDS RLD RST ACM	2A 2A 2B 2B 2B 2B 2C 2C 2C 2C	RESET SET RESET RESET SET SET RESET RESET RESET RESET SET SET	SET RESET SET RESET RESET SET RESET SET	a=A[11:4],b=A[7:8] (1) / a=A[19:10],b=A[9:10] (2) " " " " " " " " " " " " NONE NONE

⁽¹⁾ if Ac not equal to 01(2) if Ac equal to 01

OP CODE		OPTIMAL SET	LITERAL SET	OPERAND PREFETCH	
#	MNEM	OPVEC		1	OPERAND PREFEICH
17	MINEM	OPVEC	on	on	
	1	i			
BRA	NCH INS	TRUCTIO	ONS		
21	LSSNN	2D	RESET	RESET	NONE
22	EQLNN	2E	11	11	***
23	LEONN	2F	11	tt.	Ħ
24	GTRNN	30	H	11	17
25	NEONN	31	11	Ħ	11
26	GEQNN	32	11	11	11
Bl	LSSNT	2D	11	SET	ττ
В2	EQLNT		11	11	11
В3	LEONT	2F	11	11	11
B4	$\widetilde{\mathtt{GTRNT}}$	30	ti	11	ti .
В5	NEONT	31	11	II	17
В6	GEONT	32	11	11	11
El	LSSTN	2D	SET	RESET	##
E2	EQLIN	2E	11	u	††
E3	LEQTN	2F	11	H	Ħ
E4	GTRTN	30	11	11	11
E5	NEQTN	31	11	n	11
E6	GEOTN	32	11	11	n
Fl	LSSTT	2D	11	SET	11
F2	EQLTT	2E	11	11	11
F3	LEQTT	2F	11	11	11
F4	GTRTT	30	17	11	11
F5	NEQTT	31	11	II	17
F6	GEQNN	32	11	n	II .
27	BUN	33	RESET	RESET	11
28	OFL	33	RESET	SET	II
2A	NUL	33	SET	SET	II .
2B	GTN	34	RESET	RESET	II
20	NOP	34	RESET	SET	11

(OP CODE # MNEM OPVEC		ODETNAT CER	TTOTAL ALIO	ODERAND DOGGGGGGG		
#			OPTIMAL SET	LITERAL SET on	OPERAND PREFETCH		
	10 40 100 100 100 100 100				grows states come classe come come come come come come come com		
	YEAR OF TAIGROUGHTOM						
HAL	T INSTF	RUCTIONS	5				
29	HBR	33	SET	RESET	a=[48:1]		
48	HBK	22	RESET	RESET	a=[46:3] (B#0)		
ENV	IRONMEN	IT CHANG	E INSTRUCTIONS	3			
30	BCT	23	SET	RESET	NONE		
31	NTR	23 23	SET	RESET SET	a=IX3:8		
32	EXT	24	RESET	RESET	a=IX3:8		
35	VEN	ic	RESET	AF	a=B[19:10],b=B[9:10]		
61	ASP	1B	SET	AF	a=A*:MOD10,b=[40:6](B#0)		
62	HCL	lC	SET	AF	NONE		
63	RET	24	RESET	SET	a=[[IX3]-6:10]		
					b=[[IX3]+4:10]		
90	INT	24	SET	RESET	NONE		
93	BRV	24	SET	SET	NONE		
DATA	A MOVEM	ENT INS	TRUCTIONS				
80	MVD	21	RESET	RESET	NONE		
09	MVL	20	ALEN=<10	RESET	A*,B MOD 10		
10	MVA	07	A,BLEN=<10	AF	A*: MOD 10		
11	MVN	08	A,BLEN=<10	AF	11		
12	MVW	1E	LEN-SYL=<8	RESET	11		
13	MVC	1E	LEN-SYL=<8	RESET	11		
14	MVR	09	ALEN=<10	AF	n		
15	TRN	21	RESET	SET	NONE		
49	EDT	11	RESET	AF	NONE		

	OP COD	E	OPTIMAL SET	LITERAL SET	OPERAND PREFETCH
#	MNEM	OPVEC	on	on	OPERAND PREFEICH
660 679 con		ACCURATION AND ROOM AND	අතරය පාස්ත පාස්ති පාස්ති ප්රවේඛ සංවේඛ පාස්ති පාස්ති ප්රවේඛ පාස්ති පේක්ෂ දිදිද්ර	क्षात्रीके क्षीत्रको स्टापको प्राथिके तात्रका स्टाप्टक तात्रका, स्टाप्टिक स्टाप्टेक प्राथिक प्राथिक स्टाप्टेक स	¹⁸⁸⁸ राष्ट्र शक्त थात थात थात थात थात थात थात थात थात था
			•	•	·
LOG	ICAL IN	STRUCTI	ONS		
16	SDE	12	A,BLEN=<10	AF	A*,B MOD 10
17	SDU	13	11	n	ii
18	SZE	14	11	11	11
19	SZU	15	11	n .	П
33	BRT	1F	ALEN=<10	RESET	A* : MOD 10
34	BST	1F	11	SET	H
37	SLL	16	11	AF	A*MOD10, B:6
38	SLD	17	11	11	ıı .
39	SEA	18	11	II	A*,B MOD 10
40	BZT	19	11	11	A*: MOD 10
41	BOT	1 A	11	II .	II
45	CPA	0A	A,BLEN=<10	11	A*,B MOD 10
46	CPN	0B	, n	18	· u
42	AND	0C	11	11	11
43	ORR	0D	11	Ħ	Ħ
44	NOT	0E	11	II .	11
64	SLT	21	SET	RESET	a=C[19:10], $b=C[7:8]$
66	STB	21	SET	SET	a=C[19:10], b=C[9:10]
INP	UT/OUTP	UT INST	RUCTIONS		
85	CIO	22	RESET	SET	a=A[19:10], b=A[9:10]
91	SRD	22	SET	RESET	a=AFBF[7:8]
92	RAD	22	SET	SET	NONE
94	IIO	1D	RESET	AF	a=A[19:10], b=A[9:10]
95	RDT	23	RESET	RESET	NONE
97	STT	23	RESET	SET	a=A[19:10], b=A[9:10
98	IOC	1D	SET	AF	a=A[5:6]

OP CODE		ODGETMAT COM	T TOTAL ALIM	ODEDAND DOGGEOWII	
#	MNEM	OPVEC	OPTIMAL SET	LITERAL SET on	OPERAND PREFETCH
40000 80000 11000	as to as as as as	ette sino etno etno sino	pulse dougle scale colle 10000 colle 10000 colle 10000 value colle colle 10000 colle		ब्राह्मा संस्था व्याप्त व्याप्त व्याप्त व्याप्त व्याप्त स्थाप प्राप्त प्राप्त व्याप्त
BIN	ARY/DEC	IMAL CO	ONVERSION INSTE	RUCTIONS	
88	D2B	0F	ALEN<=10	AF	A*: MOD 10
89	B2D	10	11	Ħ	II
MEA	SUREMEN'	r instf	RUCTION		
87	MOP	1B	RESET	AF	a=A[5:6], b=B[5:6]
MIS	CELLANEX	OUS INS	STRUCTIONS		
47	SMF	25	SET	SET	NONE
60	LOK	26	RESET	RESET	a=A[19:10], b=A[9:10]
65	WHR	26	RESET	SET	a=A[8:9]
67	LIX	26	SET	RESET	a= [7:8]
68	SIX	26	SET	SET	NONE
69	ILS	11	SET	AF	a=A[5:6]
бΑ	MLS	27	SET	SET	a=A[9:10], b=A[19:10]
86	ATE	27	RESET	RESET	a=A[7:8], b=B[7:8]
99	SST	27	RESET	SET	NONE
AB	BAD	27	SET	RESET	NONE
STR	ING INS	TRUCTIC	ONS		
Α0	MVS	25	RESET	RESET	a=A[33:10], b=B[33:10]
Al.	CPS	25	RESET	SET	a=A[33:10], b=B[33:10]
A2	HSH	25	SET	RESET	a=A[33:10], b=A[23:10]

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.2 OPLIT TABLE

The OPLIT TABLE address is assembled as follows:

MSB OPVEC[6]
OPVEC[4]
OPVEC[3]
OPVEC[2]
OPVEC[1]
OPVEC[0]
OPTIMAL
LSB LITERAL

Next is the detailed description of the table itself.

Entries in it are classified on an Instruction basis: first the Ops with 4 entries (all possible combinations of OPTIMAL and LITERAL) then the Ops with 2 entries (state of OPTIMAL or LITERAL) and finally the Ops with 1 entry for which OPTIMAL and LITERAL are invalid.

Note on label naming convention:

XXXNONL: OpCode Mnemonic "XXX", No Optimal, No Literal XXXONL: Optimal, No Literal 11 No Optimal, Literal XXXNOL : 11 Optimal, Literal XXXOL 11 Not Taken, Not Taken XXXNN : 11 XXXTT : Taken, Taken 11 Not Taken, Taken XXXNT : 11 XXXIN : Taken, Not Taken

OP VECTOR	OP TABLE	OP DESC	CRIPTION
(HEX)	ADDRESS (HEX)	(DECIMAL)	LABEL
00	00		Reserved
	01		(1)
	02		(2)
07	03	07	Reserved
01	04 05	01	INCNONL
	06		INCNOL INCONLL
	0 0		INCOL
02	08	02	ADDNONL
02	09	02	ADDNOL
	0A		ADDONL
	0B		ADDOL
03	0C	03	DECNONL
	0D		DECNOL
	0E		DECONL
	$\mathbf{0F}$		DECOL
04	10	04	SUBNONL
	11		SUBNOL
	12		SUBONL
	13		SUBOL
05	14	05	MPYNONL
	15		MPYNOL
	16		MPYONL
	17		MPYOL
06	18	06	DIVNONL
	19		DIVNOL
	1A		DIVONL
	1B		DIVOL
07	1C	10	MVANONL
	1D		MVANOL
	le 15		MVAONL
00	1F	17	MVAOL
08	20 21	11	MVNNONL
	2 <u>1</u> 22		MVNNOL
	22 23		MVNONL MVNOL
	43		TANIACT

^{(1):} Date and Time Stamp(2): Reserved for "lA, lC, lE" OP's

OP VECTOR	OP TABLE ADDRESS	OP DESC	CRIPTION
(HEX)	(HEX)	(DECIMAL)	LABEL
09	24	1.4	MVRNONL
	25		MVRNOL
	26		MVRONL
27	27	A ==	MVROL
A0	28	45	CPANONL
	29		CPANOL
	2A		CPAONL
077	2B	4.0	CPAOL
0B	2C	46	CPNNONL
	2D		CPNNOL
•	2E		CPNONL
00	2F	42	CPNOL ANDNONL
0C	30 31	44	ANDNOL
	32		ANDONL
	33		ANDOL
0D	34	43	ORRNONL
סט	35	43	ORRNOL
	36		ORRONL
	37		ORROL
0E	38	44	NOTNONL
0	39		NOTNOL
	3A		NOTONL
	3B		NOTOL
OF	3C	88	D2BNONL
	3D		D2BNOL
	3E		D2BONL
	3F		D2BOL
10	40	89	B2DNONL
	41		B2DNOL
	42		B2DONL
	43		B2DOL
11	44	49	EDTNONL
	45		EDTNOL
	46	69	ILSNL
	47		ILSL

OP VECTOR	OP TABLE ADDRESS	OP DESC	CRIPTION
(HEX)	(HEX)	(DECIMAL)	LABEL
AND AND AND WITH COME TO SERVE STORE STORE	Code Com 1000 Code Code Code 1000 Fig. 1000 Fig. 1000	्र स्थान स्थान स्थान कृतक तथन १००० गाउँक स्थान स्थान स्थान	
1.0	• •		
12	48	16	SDENONL
	49		SDENOL
	4A		SDEONL
7.0	4B	1 17	SDEOL
13	4C	17	SDUNONL
	4D		SDUNOL
	4E		SDUONL
7.4	4F	10	SDUOL
14	50	18	SZENONL
	51.		SZENOL
	52		SZEONL
1.5	53 54	7.0	SZEOL
15		19	SZUNONL
	55 56		SZUNOL
	56 57		SZUONL SZUOL
16	58	37	
70	59	31	SLLNONL Invalid
	5A		
	5A 5B		SLLONL SLLOL
17	5C	38	SLLOLI SLDNONL
т/	5D	30	Invalid
	5E		SLDONL
	5F		SLDOL
18	60	39	SEANONL
10	61	39	Invalid
	62		SEAONL
	63		SEAOL
19	64	40	BZTNONL
19	65	40	Invalid
	66		BZTONL
	67		BZTOL
1A	68	41	BOTNONL
TA	69	-3 T	Invalid
	6 A		BOTONL
	6B		BOTOL
	OD		POTOT

OP VECTOR	OP TABLE ADDRESS	OP DESC	CRIPTION
(HEX)	(HEX)	(DECIMAL)	LABEL
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	629 wil 600 kill all 700 wil 600 kill 600 kill		662 663 655 655 655 655 655 655 655 655 655
1B	6C	87	MOPNL
LD	6D	07	MOPL
	6E	61	ASPNL
	6F	0.1	ASPL
lC	70	35	VENNL
	71	•	VENL
	72	62	HCLNL
	73		HCLL
1D	74	94	IIONL
	75		IIOL
	76	98	IOCNL
	77		IOCL
1E	78	12	MVWNO
	79	13	MVCNO
	7A	12	MVWO
	7B	13	MVCO
1F	7C	33	BRTNO
	7D	34	BSTNO
•	7E	33	BRTO
	7F	34	BSTO
20	80	09	MVLNO
	81		Reserved
	82	09	MVLO
	83		Reserved
21	84	80	MVD
	85	15	TRN
	86	64	SLT
	87	66	STB
22	88	48	HBK
	89	85	CIO
	8A	91	SRD
	8B	92	RAD
23	8C	95	RDT
	8D	97	STT
	8E	30	BCT
	8F	31	NTR

	an man com con com any anim and anim alia alia alia alia	ණ දෙනු අතුල සාකා පත්ව සෙහි පත්ම සාක සෙන සෙන අතල සිතල් ක	
OP VECTOR	OP TABLE ADDRESS	OP DESC	CRIPTION
(HEX)	(HEX)	(DECIMAL)	LABEL
1	 	!	
24	90	32	EXT
	91	63	RET
	92	90	INT
	93	93	BRV
25	94	A0	MVS
	95	Al.	CPS
	96	A2	HSH
	97	47	SMF
26	98	60	LOK
	99	65	WHR
	9A	67	LIX
	9B	68	SIX
27	9C	86	ATE
	9D	99	SST
	9E	AB	BAD
	9F	6A	MLS
28	A0	50	IAD
	Al	51	IAS
	A2	52	ISU
	A3	53	ISS
29	A4	54	IMU
	A5	55	IMS
	A6	57 50	IMI
	A7	58	ILD
2A	A8	59	IST
	A9	70	RAA
	AA	71	RAS
0.00	AB	72	RSU
2B	AC	73	RSS
	AD	74 75	RMU
	AE	75 76	RMS
20	AF	76	RDV
2C	B0	77 70	RDS
	Bl B2	78 70	RLD
	B2	79	RST
	В3	84	ACM

OP	OP TABLE ADDRESS	OP DESC	RIPTION	
VECTOR (HEX)	(HEX)	(DECIMAL)	LABEL	_
1	'	i		ł
2D	B4	21	LSSNN	
	B5	Bl	LSSNT	
	В6	El.	LSSTN	
	в7	Fl	LSSTT	
2E	В8	22	EQLNN	
	В9	B2	EQLNT	
	BA	E2	EQLTN	
	BB	F2	EQLTT	
2F	BC	23	LEQNN	
	BD	В3	LEQNT	
	BE	E3	LEQTN	
	BF	F3	LEQTT	
30	C0	24	GTRNN	
	Cl	В4	GTRNT	
	C2	E4	GTRTN	
	C3	F4	GTRTT	
31	C4	25	NEQNN	
	C5	В5	NEQNT	
	C6	E5	NEQTN	
	C7	F5	NEQTT	
32	C8	26	GEQNN	
	C9	В6	GEQNT	
	CA	E6	GEQTN	
	CB	F6	GEQTT	
33	CC	27	BUN	
	CD	28	OFL	
	CE	29	HBR	
	CF	2A	NUL	
34	D0	2B	GTN	
	Dl	20	NOP	
	D2	XY	CHK	
	D3 to F	F	Reserved	for

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.3 MICROCODE DATA STRUCTURES

There exist a series of "DATA STRUCTURES" that the Firmware often uses, the main ones are:

- MACHINE STATES,
- MASS STORE,
- BASE/LIMIT Table and
- SHARED MEMORY AREA.

5.3.1 MACHINE STATES

The MACHINE STATES is a collection of registers, scattered throughout XM, that is assembled into a frame. It is pushed to or popped from 'a' stack during ENVIRONMENT CHANGES (see section 5.8). It is described as follows:

- Accumulator (28 digits, in Mass Store),
- Measurement Register (8 digits, in Mass Store),
- Interrupt Mask (2 digits, discrete),
- Mobile Index Registers (32 digits, in Mass Store),
- Mode Indicators (2 digits, discrete),
- COMS & OVF Flags (2 digits, discrete),
- Environment Number (6 digits, in Mass Store),

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.3.2 MASS STORE

The Mass Store is a 256 word (10 digit) memory array local to XM, its usage is twofold.

The lower address space is a single port read, single port write, sequential access RAM area which serves as an extension to the Scratchpad. It spans from address '00' Hex to '8F' Hex.

Its higher address space contains various pointers, descriptors and registers that are cached locally in XM. It spans from address '90' Hex to 'FF' Hex, its access is mostly read only

5.3.2.1 MASS STORE ADDRESS MAPPING

ADDRESS (HEX)	MNEMONIC	DESCRIPTION	PATTERN (DGT)
00 to 8F 90		Scratchpad Area	20 (20 cm
to	Reserved		
94 95 96	SINTMASK	Saved Interrupt Mask Register	00000000MM
97	MERROREP	MCACM Error Report	xxDDDDDDDDD
98	MERRORADDR	MCACM Error Address	XXDDDDDDDDD
99	DATE	Date	YYYYMMDDxx
9A	TIMESTART (11)	Task Timer Start Value	00TTTTTTT
9B	ACCUMTIME (11)	Accumulated Time	TITTTTTTTTT
9C	KETA (1)	Kernel Environment Table Address	хАААААААА
9D	KETMAXE (1)	" Env. Tab. Max. # Entries	NANANAOOOO
9E	KSMATA (1)	" Services MAT Address	xaaaaaaaa
9F	KSMATMAXE(1)	Services MAT Max. # Entries	0000NNNNN

[&]quot;x" in the Pattern column means "Don't Care"

ADDRESS (HEX)	MNEMONIC	DESCRIPTION	PATTERN (DGT)
A0	RLPB (1)	Reinstate List Pointer Base	ОААААААААА
Al	MCPETA (1)	MCP Env. Tab. Add.	ОААААААААА
A2	MCPETMAXE(1)	MCP ENV. Tab. Max. # Entries	NMMMM0000
A3	USMATA (2)	User Services MAT Address	хааааааааа
A4	USMATMAXE (2)	" MAT Max. # Ent.	00000000NN
A5	ATRLP (2)	Active Task Reinstate List Pointer	хааааааааа
Аб	ATN (2)	" Number	XXXXXXNNNN
A7	ATETA (2)	" Env. Table Address	FAAAAAAAAA
A8	ATETMAXE (2)	" " Max. # Ent.	NANANAO000
A9	AEN	Active Environment Number	NNNNNN0000
AA	BA	Branch Address	XXXXAAAAAA
AB	FLAGS (10)	IPC,MP,OVRTMP,BRV,IP,HCP,FF01	ABxxxCDEFG
AC	LIMOREL (4)	Limit # 0, Base # 0 Relative	0000aaaaaa
AD	LIMLREL (4)	Limit # 1, Base # 1 Relative	1000AAAAAA
AE	SEN	Saved Environment #	NNNNNN0000
AF	BLTABPNTR(3)	B/L Table Desc. Pointer V000000	OBn;n=0,1,2
в0	BLADESC (3-4)	B/L Table A Desc. EEEEEExxAA; A	A= Bin. Adr
B1	BLBDESC (3-4)	" B	
B2	BLCDESC (3-4)	" C	
В3	SGNACCUM(2-7)	Sign Accumulator	SEES000000
B4	MSWACCUM(2-7)	Most Significant Word Accumulator	00MMMMMMM
В5	LSWACCUM(2-7)	Least Significant Word Accumulator	NNNNNNNN00
:B6	EXTACCUM (2)	Extension - Accumulator	0000000000
в7	MEAR $(2-8)$	Measurement Register	MMMMMMxx
В8	1X4 (2-9)	Mobile Index Register # 4	IIIIIIIXX
в9	1X5 (2-9)	" 5	IIIIIIIXX
BA	1X6 (2-9)	" 6	XXIIIIIII
BB	1X7 (2-9)	" 7	IIIIIIIIxx
BC	enges month northi		
BD	MEMDESC (3)	Memory Descriptor	xxxxxxTTN
BE	PROCNMBR (3)	Processor Number	0000000000
BF	NFTLERVEC	Non Fatal Error Vector	00000000ИИ

[&]quot;x" in the Pattern column means "Don't Care"

ADDRESS (HEX)	MNEM	ONIC	DESCRIPTION	PATTERN (DGT)
C1	BOA LOA	(4)	Base # 0 Limit # 0	00000000000000000000000000000000000000
•	•	•	•	•
•	•	•	•	•
CE	B7A	•	Base # 7	7NNNNN000
CF	L7A	•	Limit # 7	7NNNNN000
D0	B0B	(4)	Base # 0	same as
Dl	L0B	•	Limit # 0	above
•	•	•	•	
•	•	•	•	
• DE	• B7B	•	Base # 7	
DF	L7B	•	Limit # 7	
E0	BOC	(4)	Base # 0	same as
El.	L0C	•	Limit # 0	above
•	•	•	•	
•	•	•	•	
EE	B7C	•	Base # 7	
EF	L7C	•	Limit # 7	
F0	в0к	(3)	Base # 0 Kernel	gome og
Fl	LOK	•	Limit # 0 Kernel	same as above
		•	• O ROLLICE	above
•	•	•	•	
•	•	•	•	
FE	B7K	•	Base # 7 Kernel	
FF	L7K	•	Limit # 7 Kernel	

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

Notes on 5.3.2.1

- (1) Updated during WHR
- (2) Updated during BRV
- (3) Loaded during INIT
- (4) Updated during LOAD MAT
- (5) "V" changed to Invalid (0) at ATE, WHR, IP, BRV
- (6) Updated during LOAD MAT if needed
- (7) Updated during ACCUM. OP's
- (8) Updated during MOP
- (9) Updated during LIX
- (10) A = "F" if IPC Int On
- B = "F" if MP Int On
- C = "1" if OVERTEMP INT MASK is On
- D = "F" if BRV Op being executed
- E = "F" if Int.Proc. being executed
- F = "F" if HCP being executed
- G = FF10 Status
- (11) Updated during STF, RDT, Interrupt and BRV

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.3.3 BASE LIMIT TABLE

All memory accesses are performed within a memory area which is described by a Base/Limit pair. The memory area selection is done via a Base Indicant (BI) digit which is the most significant digit of the address word.

The Base/Limit (B/L) Table is a 16 entry memory array residing in MCACM, it contains the current or in use memory area descriptors.

Base/Limit 0 through 7 are the ones software can reference to via indexed addresses. Base/Limit 8 through F have a very restricted usage, they are not referenced through the normal instruction set, they are for hardware use only.

Note that although addresses are like other data expressed in decimal, MCACM converts and stores internally the BASE and LIMIT value in binary.

5.3.3.1 B/L TABLE DESCRIPTION


```
BI = 0, B/L Pair 0
" = 1, "
" = 2,
          11
  = 3,
          H
                 3
  = 4,
          11
                 4
11
  = 5,
          11
               5
6
  = 6,
11
                 7
  = 8, Reserved - Multi Purpose, has to be reset at end of OP
  = 9,
**
  = A_r
  = B.
  = C, Reserved for " QWIK DISK " Base/Limit Pair
  = D, Reserved for Multiprocessor Shared Area Base/Limit Pair
" = E, Reserved for " MCP DATA AREA " Base/Limit Pair (1)
" = F, Reserved for " ABSOLUTE ADDRESS " Base/Limit Pair (2)
```

- (1) Updated during BRV
- (2) Updated during INIT

5.3.4 SHARED MEMORY AREA

One of the main characteristics of the V500 system is that it is a MULTIPROCESSOR. This means that although at any given time a processor works on a piece of data that is unique to itself, it can also access some data that is global to it and up to three other companions.

That is the reason for the existence of a SHARED MEMORY AREA (SMA). Its Base is greater than the Limit of the Operating System's address space and its Limit is the physical Limit of the memory. It is accessed via BASE/LIMIT Pair "D" and is laid out as follows:



1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

The "AREA PROC # n" is dedicated to each individual Processor and includes info such as:

MOBILE INDEX REGISTERS (40 Digits)

	IX4 IX5 IX6 IX7	Ī	0:8] 10:8] 20:8] 30:8]	
MODE	DESCRIPTOR	[40:1]	
IPC	INFO	[41:NN]	İ
COPRO	OCESSOR INFO	ſ	50:MM]	

The "COMMON AREA" includes info such as:

KERNEL LOCK	Г	0:1] - '0' = Available
	= =	
RESERVED	•	1:1]
SNAP LOCK	[2:1] - '0' = Available
SNAP PICTURE ENABLE	[3:1] - 'Non Zero' = Set
M.E.R. LOCK	[4:2] - '0' = Available
M.E.R. ENABLE	[6:2] - 'Non Zero' = Set
Reserved	Ϊ	8:2 1

HARDWARE REGISTERS (50 Digits)

REINSTATE LIST ADDRESS	[10:9]
SNAP PICTURE ADDRESS	[20:9]
MEM. AREA STATUS TABLE ADDRESS	[30:9]
MEM. ERROR REPORT ADDRESS	[40:9]
RESERVED	I	50:50]

TIME OF DAY - Year/Month/Day part [100:10]

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

SYSTEM I/D	[112:200]
OVERTEMPERATURE Flag	[312:2] (Off = 00, On = Non Zero)
SYSTEM STATUS (10 Digits)	
ECM Failure	[314:2] (Off = 00 , On = 20)
ECM Log Full	[316:2] (Off = 00, On = 10)
SNAP Picture Status	[318:2] (Off = 00 , On = 04)
Temperature Warning	[320:2] (Off = 00 , On = 02)
Voltage Warning	[322:2] (Off = 00 , On = 01)
MER Status	[324:2] (Off = 00 , On = 08)
RESERVED	[326:NN]
NON IOCB MEMORY SCRATCHPAD	[5000:5000]

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.4 EXCEPTION HANDLING

Events asynchronous to XM microcode that demand an interruption of the normal flow of OP execution are latched by the hardware in the INTERRUPT REGISTERS and are serviced at OPLIT BRANCH time.

Events, or exception conditions, that are detected by the XM microcode are serviced immediately.

Because of the action they require, events or exceptions are divided into FAULTS and INTERRUPTS; the FAULTS trigger the FAULT HANDLER, the INTERRUPTS trigger the INTERRUPT HANDLER.

Since FAULTS describe that "something is wrong", they have a higher priority service than INTERRUPTS.

5.4.1 EXCEPTION SERVICING - PRIORITY SCHEME

```
"Exception" detected
                                          Synchronous or Asynchronous
İF
      (Asynchronous Fault
      İF
                                         Reported by MCCAM
            (Write Error
            Branch to Fault Handler
                                         Report only Write Error
         (No Write Error
         IF
               (Other Async. Fault
                                          Read Error, Snap Picture
                                         Taken, Task Timer Fault,
                                          Trace
                                          Report ALL Faults, including
               Branch to Fault Handler
                                          Synchronous Faults
            (No Other Async. Fault
```


1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

```
(No Asynchronous Fault
Case
      (Synchronous Fault
                                Report Synchronous Fault
     Branch to Fault Handler
   (No Synchronous Fault
   IF
         (Interrupt
        Branch to Int. Procedure
                                     Report all Masked Async.
                                     Interrupts and Sync.
                                     Interrupts
      (No Interrupt
     Branch to Int. Procedure
                                Report Sync. Interrupt
```

5.4.2 FAULT HANDLER

The FAULT HANDLER is made of 2 main parts, the HCP INTERFACE and the HARDWARE CALL PROCEDURE (HCP).

The Fault Handler has 3 different entry points. Next is a flow diagram describing the main operations involved, they are tagged by their microaddress, label and the way they are reached (GOTO or CALL).



5.4.2.1 FAULT TABLE


When a Fault is detected by the XM microcode, a Call of one of the following labels is performed.

Micro Address	Label	Description
0100	FAULTHMA	HARD MEMORY AREA
0101	FAULTT	TRACE
0102	FAULTIAD	INVALID ARITH. DATA
0103	FAULTSMA	SOFT MEMORY AREA
0104	FAULTII	INVALID INSTRUCTION
0105	FAULTUMPE	UNCORRECTABLE MEMORY
0106	FAULTAE	ADDRESS ERROR
0107	FAULTIT	INSTRUCTION TIMEOUT
0108	FAULTSO	STACK OVERFLOW
0109	FAULTAT	ACCUMULATOR TRAP
010A	Reserved	
010B	FAULTSF	SOFT FAULT
010C	FAULTSKT	TASK TIMER = 0
010D	UMPE	MP Entry - Restart XM after Double Bit Parity Error detected
010E	Reserved	val 155 975
010F	SNAPTAKEN	MP Entry - Restart XM after SNAP Pict. Stored

5.4.3 INTERRUPT HANDLER

The INTERRUPT HANDLER is made of two main parts, the IP INTERFACE and the INTERRUPT PROCEDURE (IP).

The Interrupt Handler has 2 different entry points. Next is a flow diagram describing the main operations involved, they are tagged by their microaddress, label and the way they are reached (GOTO or CALL).



***** UNISYS RESTRICTED *****

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.5 MEMORY ADDRESSING

Unless it is accessed via an 'ABSOLUTE ADDRESS', a data in memory is always base relative. The base is described by the most significant digit of the address.

A MEMORY AREA is defined by a Base and a Limit. A collection of related Memory Areas is called a MEMORY AREA TABLE (M.A.T.).

A MAT is what describes an ENVIRONMENT. A collection of related Environments is called an ENVIRONMENT TABLE (E.T.).

An Environment Table describes a TASK. The collection of runnable Tasks is described in a table called the REINSTATE LIST.

All the pointers to these Data Structures are registered within the Mass Store - Address 'AO' to 'A9'.

Refer to section 5.3.2.1 for details.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.5.1 ENVIRONMENT CHANGE

When an Active TASK needs to access data from another Environment, which is not currently described, it triggers what is called an ENVIRONMENT CHANGE. That is translated by XM microcode into the execution of a routine called LOADMAT, label LOADMAT - microaddress '1360' Hex, which consists of resolving the target Environment's M.A.T. into a new BASE/LIMIT Table. When that operation is finished, XM sends a SYSTEM FLUSH; this signals the other modules, which are generally idle at that time, that processing from the new Environment can begin.

5.5.2 BASE/LIMIT TABLE CACHE

The resolution of a Memory Area Table (MAT) can be time consuming, it depends on the number of indirection that are encountered.

Various features have been developped to help its processing.

The registering in Mass Store of heavily used pointers is one. The pointers are:

```
the MCP ET Address (location 'A0'), the MCP ET Size ("'Al'), the User Services MAT Address ("'A2'), The User Services MAT Size ("'A3')
```

In spite of this feature, it takes anywhere from 80 to 200 clocks or more to resolve an Environment. As a mean to decrease further the time spent in the process, a Base/Limit Table Cache has been developed. It is based on the assumption that the most recently resolved table is the one that is most likely to be used again.

The LOADMAT routine, before starting to resolve the target Environment Number, checks if the environment is already described in Mass Store. If so, it takes the Base/Limit table from it and sends it to MCACM. The whole routine takes then only about 35 clocks, irrespective of the MAT complexity.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

The Mass Store words located at address AF,B0,B1 and B2 are the main components of the mechanism. They are described as follows:

Location AF: VxxxxxxxBn n = 0, 1 or 2

'V' is a validity digit, 'F' = valid,

'Bn' is a Mass Store Hex address pointing to the current 'Base/Limit Table' Descriptor.

Location Bn : EEEEEExxm0; m = C, D or E

Base/Limit Table Descriptor where

'EEEEEE' is an Environment Number and

'm0' is a Mass Store Hex address pointing to the beginning of the current Base/Limit Table.

Up to three Environments can be described at any given time.

A fourth Base/Limit table, which is independent of the pointers described above resides in the same memory array: it relates to the KERNEL MAT (Mass Store Address 'F0' for 16). It is different in nature from the other tables since its content does not change in time. This table is used every time an Interrupt forces the processor to go into the KERNEL.

Refer to section 5.3.2.1 for details.

Note that a Base or Limit word in Mass Store is described as 'INNNNNN000', where 'I' is a Base Indicant and NNNNNN is a decimal value.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.6 TRACE HANDLING

The TRACE feature allows the software to have a visibility over the machine STATES after the execution of an OP.

TRACE is considered and treated as an ASYNCHRONOUS FAULT and its action is taken at OPLIT BRANCH time.

When an OP, generally RET from HCP/HCL, changes the TRACE ENABLE Mode Indicator from OFF to ON, the TRACE INTERRUPT signal that latches the change of the mode indicator, does not become active immediately. Its update occurs only at the end of the current op execution. This means that, assuming that no exception exists, the next OP is executed.

When the execution of this next OP finishes, since the INTERRUPT line is active, an automatic branch to microaddress '3FF0' Hex occurs, this starts the FAULT HANDLER which pushes the STATES of the machine and TRACE parameters into the HARDWARE CALL STACK.

If TRACE FAULT exists with some other FAULT(s) condition(s), all of them are reported in the FAULT DESCRIPTOR.

If TRACE FAULT coexists with some INTERRUPT(s), the FAULT is served first, the service of the interrupt is postponed except in one instance, i.e. a SYNCHRONOUS INTERRUPT caused by the LOCK instruction, variant 1 (Unconditional Lock), in which case the SYNCHRONOUS INTERRUPT is served before the TRACE FAULT.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.7 TRAP HANDLING

The TRAP feature allows the software to have a visibility over the machine STATES when "something wrong" occured during the execution of ACCUMULATOR Op's. The "something wrong" can be EXPONENT OVERFLOW, EXPONENT UNDERFLOW and DIVIDE BY ZERO.

TRAP is considered and treated as a SYNCHRONOUS FAULT and its action is taken at the time the exception condition is detected.

5.8 SNAP HANDLING

For some FAULT conditions such as INVALID ARITHMETIC DATA, INSTRUCTION TIME OUT, ADDRESS ERROR and INVALID INSTRUCTION the software has an expanded visibility over the hardware by being able to make a SNAP PICTURE of additional memory elements of a processor.

Since there exists only one SNAP AREA for up to 4 processors, the SMA is used to sequentially discriminate the possible requestors through the SNAP LOCK, COMMON AREA [2:1] (refer to section 5.3.4).

The taking of a SNAP PICTURE requires a handshake between XM and MP that works as follows:

- when XM has determined that a SNAP PICTURE should be taken, it sets SOFT ERROR SNAP line and live freezes,
- MP shifts in the various chains and when it is finished with its own operations
- it wakes up XM firmware by forcing the microaddress '010F' Hex, which is one of the entries in the FAULT TABLE.

Note that SNAPTEST is performed as early as possible in HCP INTERFACE to avoid a significant alteration of the machine states.

It has to be mentionned also that when a MCACM fault exists (Address Error - Undigit Address or Limit Error), the MCACM ERROR ADDRESS and ERROR REPORT have to be read before anything else can be done - MCACM does not accept any command before these error registers are read. Since the read is destructive, the information is saved in MASS STORE (Address 97/98 Hex).

A flow of operation follows.

5.8.1 SNAP TEST FLOW

```
SNAPTEST
CASE
                                           % Mode Indicator
      (SNAP ENABLE OFF
      RETURN
    (SNAP ENABLE ON
   CASE
         (SNAP LOCK >< 0
         LOOP
       (SNAP LOCK = 0)
      CASE
            (SNAP PICTURE ENABLE ON % Flag in SMA
            SET SOFT ERROR SNAP LINE % Will set PROHALT
            SET SPT BIT IN SP-FLTDESC % Entry "F" IN FAULT
                                         % Table
            RETURN
         (SNAP PICTURE ENABLE OFF
         RETURN
```

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.8.2 SNAP PICTURE REPORT

Refer to SDS called ' V500 SNAP '.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.9 MEMORY ERROR REPORT

A Memory Error Report may be performed whenever MCACM reports either a Multiple-Bit Memory Board Failure or a Corrected Error.

In the case of a Multiple-Bit Memory Board Failure, the flow of operation is as follows:

- when XM sees the error, it dead freezes.
- MP wakes it up by forcing microaddress '010D'Hex, this allows XM to start serving the Uncorrectable Memory Parity Error Fault and build a Memory Error Report if required.

In the case of a Corrected Error, the ERROR Register in XM holds a description of the most recent error detected by MCACM. When a SST Op is executed, the MER STATUS, SMA [4324:2] and a MEMORY ERROR REPORT, address in SMA [4040:9], are updated if needed.

Note that a SYSTEM FLUSH resets the ERROR Register. To avoid losing possible Error Descriptors, the ERROR Register is saved locally in Mass Store (Address 'BF'Hex) before every SYSTEM FLUSH.

The Memory Error Report consists of four 10 digit words.

M.E.R. Word 1

+-MSD	- ro so eo eo eo			- 223 mile 1285 mile 1295 -	- em em em em -	- 45 60 60 60 60 60			H-LSD-+	-
] T	EV0	LID-3	B-1	SW7	SW3	4000		ussa	_	
EV3		LID-2	B-0	SW6	SW2	-			_	
EV2		LID-1	W-1	SW5	SW1	-		_	TAl	
EV1	S	LID-0	W-0	SW4	SW0	-	****	_	TA0	
			ne game mada esade ballik asala e							-

T = Type of error, 0 = Non Fatal,

1 = Fatal.

EV3 \rightarrow EV0 = Error Vector (*)

S = Sub-System reporting

0 = Processor,

1 = I/0.

 $LID-3 \rightarrow LID-0 = Logical Card ID$,

B-1/0 = Bank # (0-3)

W-1/0 = # of rightmost non zero syndrome word

SW7 -> SW0 = Rightmost non zero syndrome word

TA1/0 = Tag

00 = Fetch

01 = XM Read

10 = XM Write

11 = Invalid

(*) For values other than '0' or '1', only the following fields have a significant meaning: T, EVn,S and TAn. All other fields and words are not garanteed to be valid.

M.E.R. Word 2

+-MSD	ļ								-LSD-	ŀ
	MB3	S37	S33	S27	S23	S17	S13	S07	S03	l
	MB2	S36	S32	S26	S22	S16	S12	S06	S02	
_	MB1	S35	S31	S25	i	l .		S05	S01	
-	MB0	S34	S30	S24	S20	S14	S10	S04	S00	ĺ
						- 300 600 600 600 400 -				F

MB3/0 = # of Memory Boards (OH means all 16 boards present)

S37 -> S30 = Word #3 Syndrome

S27 -> S20 = Word #2 Syndrome

 $S17 \rightarrow S10 = Word #1 Syndrome$

 $S07 \rightarrow S00 = Word #0 Syndrome$

M.E.R. Word 3

CTE-3 -> CTE-0 = Reserved for Card Type Extension

```
CT3 -> CT0 = Card Type

CT3 set - Full Populated Board / 1 Megabit Chip

CT2 set - Half Populated Board / 1 Megabit Chip

CT1 set - Full Populated Board / 256Kbit Chip

CT0 set - Half Populated Board / 256Kbit Chip
```

PID-4 -> PID-0 = Physical ID Card (0 through F Hex)

MA-21 -> MA-00 = Block (40 digits) Mapped Address - binary

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

M.E.R. Word 4

4	-MSD-		 							+-LSD-+
1	_		-							UA-03
			-							UA-02
- [_								UA-01
	_		-	UA-24	UA-20	UA-16	UA-12	80-AU	UA-04	UA-00
-1				- 22 24 25 25 25 -						

UA-24 -> UA-00 = Block (40 digits) Unmapped Address - binary

5.10 I/O HANDLING

The V500 I/O Handling is very similar to the one of the V300.

An I/O operation consists of the sequence CIO --> IIO --> IOC.

The I/O Scratchpad is located in the SHARED MEMORY AREA [5000:5000].

To each channel is assigned a 40 digit entry which is described as follows:

Current Buffer Begin Address	00	-	09
Current Buffer End Address	10	_	19
Extended Result Descriptor	20	_	31
Channel Busy	32	_	33
IOP Use	34	-	39

The number of channels has been expanded. Channels 80 to 87 and 90 to 97 are valid and dedicated to the MAINTENANCE PROCESSOR(s).

The address of the channel scratchpad is calculated by the formula: 5000 + (40 * Channel#) + Base of SMA

The I/O Mailbox (Channel 08) is located at 9600 + Base of SMA and is described as follows:

```
Address 9600 Base D: 000000BU00 ; BU
                                      = Channel #
             " : 0000PP000I ; PP = IOP OP
       9610
       9620
                 : 0VVVAAAA00 ; IVVV = Variant
  Ħ
               " : 0000AAAAAA ; A..A = Resolved Address
       9630
  11
               " : 00BBBBBBBB ; B..B = Resolved Address
       9640
  11
               " : BB0000LLLL ; L..L = B - A
       9650
       9660
               " : LLLLCCCCCC ; C..C = Resolved Address
  11
  11
               " : CCDDDDDDDD ; D..D = Resolved Address
       9670
                  : FF00000000 ; FF = Mail Box Busy
       9680
```

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.11 TIMEOUT DETECTION

As was mentionned in section 4.9, special care has been taken to detect by firmware all the possible instances of Timeout.

A list of all the Ops and Pseudo Ops that have such a detection follows.

> SLL - 37 SLD - 38 SEA - 39 SLT - 64 STB - 66 **RET - 63** BRV - 93 IIO - 94 CIO - 85 ATE - 86 LOK - 60 ILS - 69 LDMT (Pseudo Op LOADMAT)

1E (Timeout detected by Fetch)


1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5.12 MULTIPROCESSOR CONSIDERATIONS

The V500 system can be made of up to 4 processors. To allow correct and easy communication between them, a SHARED MEMORY AREA (SMA) has been created (see section 5.3.4).

Some resources such as REINSTATE LIST POINTER, SNAP PICTURE POINTER, MEMORY AREA STATUS TABLE POINTER, MEMORY ERROR REPORT POINTER and KERNEL code are unique and shared by all the processors and their usage is protected by a Hardware Lock mechanism that will assure that only one processor at a time can use them.

An example describing it follows. It shows the sequence of operations performed for entering the KERNEL.



***** UNISYS RESTRICTED *****

5.13 INITIALIZATION

When a processor is powered up, a series of states, registers and memory arrays have to be initialized before XM can be operational. The following list describes it.

MODULE	LOGIC FUNCTION	NAME	PATTERN (DGT)
XM	Scratch Pad Mass Store Address Reg Mass Store Task Timer	SP-0 to SP-F MSADREG Address 99 (MP date) 9A 9B (MP time) A8 A9 to AB AC AD AE to BC BD BE to EF F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF	0000000000 B3 yyyymmdd00 0099999999 nnnnnnnnn 00009999999 00000000
	Interrupt Array Reg.	Mode Indicator Miscellaneous Reg	E4 02

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

MODULE	LOGIC FUNCTION	NAME	PATTERN (DGT)
мсасм	Base/Limit Table	Base 0	00000000
ra or	base, militaria	Limit 0	009990000
		•	•
		•	•
		Base 7	000000000
		Limit 7 Base 8	009990000 00000000
		Limit 8	000000000
		•	•
		•	•
		Base C Limit C Base D Me	00000000
		Base D Me	000000000 em Limit - 10 K
		Limit D	Mem Limit
		Base E Limit E	000000000
		Limit E Base F	000000000 000000000
			m Limit - 10 K
MEMORY	SHARED MEMORY AREA	Area Proc # 0	
		- Mobile Index Reg.	[0000:40] = 0
		- Mode Descriptor	[40:L] = 7
		- Miscellaneous Area Proc # 1	[41:959] = 0 [1000:1000] = 0
		Area Proc # 1 Area Proc # 2 Area Proc # 3	[2000:1000]=0
		Area Proc # 3	[3000:1000]=0
		Common Area - Miscellaneous	
		- Time of Day [4100	
		- System ID (*) - Miscellaneous	[4312:200] [4312:16] =0

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

(*) System ID - All informations are in EBCDIC

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

6. XM MICROCODE IDIOSYNCRACIES

Because of pecularities in the XM Hardware, some very strict rules had to be enforced in the design of its microcode.

6.1 DATA MOVEMENT

There exist some restrictions in the connections showed in the ICU matrix. (Refer to V500 Execute Module Specification - 1993 5204)

6.1.1 CONTROL OUT

Among other 'Control Card' sources, 'Control Out' is used to source the Interrupt Array Registers. They are Interrupt Register A, Interrupt Register B, Interrupt Mask A, Mode Register, Test Condition Register and Miscellaneous Register. They are 'slow sources': manipulation or test AND store of the result in the same clock is not allowed.

'Control Out' uses the least significant 10 bits (rightmost) of the 40 bit Data word.

6.1.2 INTERRUPT ARRAY REGISTERS

The Interrupt Array Registers are loaded only from DREG. A 2 clock operation is needed: clock 1, load DREG with right justified data (2 digits), clock 2, load specific register with data from DREG. Note that the most significant 8 digits in DREG have to be zero.

The handling of 'Interrupt Register A' is quite complicated because the register is instrumental in the IO Interrupt reporting. The following sequence must be performed to avoid any problem. The write into Interrupt Register A requires first to set its associated Mask Register to 0. Wait one clock before using Interrupt Register A (Read or Write). The following clock may then be used to restore the Mask register to its original value.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

6.1.3 TASK TIMER

The Task Timer is an 8 digit counter which is read from the least significant 8 digits and written to the most significant 8 digits of the data word. It is loaded only from DREG and the least significant 2 digits have to be zero.

6.2 OPERAND QUEUE

When OF pre-reads data for XM, the length it uses is Mod 10. This means that if the length is 10 or less, the whole operand is in the OPERAND Queue. In all other cases the data read is not used but it HAS to be popped from the queue before OPLIT BRANCH.

Apart from the OF pre-read, data requested by XM may also come back through the OPERAND queue. This is done via CONDITIONAL READ (on DATA HIT) and UNCONDITIONAL READ memory commands. It is important to know that if a DATA HIT condition is detected, the OPERAND Queue A AND B are BOTH invalidated, even if only one operand has been pre-read. This means that to safely issue UNCONDITIONAL READ(S), the microcode has to issue CONDITIONAL READS for both A and B and pop the queue before.

6.3 READ BUS QUEUE

The status of the RBQ is described at any time by two flags - RBQ EMPTY and RBQ FULL.

In actuality, RBQ EMPTY means 'the queue will be empty next time a pop from it is issued' whereas RBQ FULL means 'the queue will be full next time a read is issued'.

This features allows the microcode to issue reads and/or pops in a one clock tight loop.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

6.4 MEMORY REQUESTOR

6.4.1 LENGTH STATUS

The Memory Requestor Module is able to handle 3 different memory access streams - on 'A','B' or 'C'. This feature enables the microcode to offload the pointers handling into the hardware. Unfortunately its dynamic operation is limited by the fact that there exists only ONE length status for the three possible different memory accesses. This means that switching between 2 streams requires a one clock selection just to get the length status of the new stream.

6.4.2 WRITE OPERATIONS

There is a variety of WRITE commands, they are needed to fit the various situations that can occur.

'WRITE+' is used in the middle of a stream,

'WRITEL' is used at the end of a stream,

'WRITEOP' is used at the end of a stream when a 'pop lock unit' is needed,

'WRITE' is used when the stream length is 10 or less.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

6.5 SYSTEM FLUSH

System Flush causes a few unwanted side effects that are corrected by microcode.

When issued, the flush causes the ERROR register to be reset; to avoid losing its content, it is saved in Mass Store (Address BF Hex).

The Memory requestor has a one deep command queue. To make sure that the FLUSH command effectively goes out when it is requested, it is followed by a 'fake command' - SELECT. The OPLIT BRANCH occurs no sooner than 3 additional clocks later. The delay allows enough time for the propagation of the FLUSH command to all other modules.

For hardware considerations, the CONTROL OUT SELECT bit is forced to be set from the time of the FLUSH until the time of OPLIT BRANCH.

6.6 FAULT HANDLER INTERFACE

OWhen a Synchronous Fault is detected during the execution of a given Op, the microcode for that instruction has to make sure that the Operand Queue related to it is popped before branching to the FAULT TABLE. There is no precaution to be taken as far as the READ BUS QUEUE is concerned. If the Fault requires an extension byte - ADDRESS ERROR or INVALID INSTRUCTION cases - it is passed in SP-14 (right justified).

Note that everytime an ENVIRONMENT CHANGE occurs, the microcode makes sure that there is no outstanding write error related to a previous operation by issueing a 'WRITE PC, READ PC, CHECK FOR MCACM FAULT' sequence before going on performing the LOADMAT itself. This is needed for reporting the correct source of the FAULT at all time.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

6.7 OPLIT BRANCH

OPLIT BRANCH triggers many actions in the hardware, a few microcode requirements go along with them.

The Accumulator is located in Mass Store, it is qualified as a 'slow source'. To save one clock in the execution of any op involving the accumulator, it is required to set up the Mass Store Address Register to 'B3 Hex' - location of the Sign Exponent, Exponent, Sign Mantissa part - before OPLIT BRANCH time.

There is no information or state passing between Op executions except for the BRANCH Ops. Indeed, since an asynchronous interrupt/fault is only seen at OPLIT BRANCH time, the BRANCH Ops have tell to the interrupt/fault handler what is the Next Instruction Address (NIA), to be written into the interrupt/fault frame. This is done via F/Fl. When set F/Fl means that NIA is found in the current Fetch Page - ASYL. For all other Ops, F/Fl and O have to be reset.

It is recommended not to execute any operation leading to possible LIVE FREEZE situation or writing into Mass Store at OPLIT BRANCH.

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

APPENDIX A - XM MICROCODE SYNTAX

0.0 SYMBOL RULES: (- @ > < + * ~ & <-)

Note: source indicates the SOURCE of a ICU connection. dd stands for the two digit HEX address of a literal.

A PORT input source-ΑU B PORT input ΑU -source LU A PORT input LU B PORT input PMUX A PORT input source> <source source@ PMUX B PORT input @source PTEST input <-source PMREG input *source +source DREG input MS ADDRESS input input &source ~source L-dd^ BYTE LITERAL DEFINITION MEM REQUEST ADDRESS input MRA-source MEM REQUEST LENGTH input MRL-source MEM request DATA WQ-source MEASREG-source MEASUREMENT REGISTER input

0.1 STORE ELEMENTS LOADING:

AUREG<- LOAD AU REGISTER

DREG<- LOAD D REGISTER

PTREG<- LOAD PTEST REGISTER

MSADR<- LOAD MS ADDRESS REGISTER

MSIN<- LOAD MS CONTENT

PMREG<- LOAD DATA DEPENDENT PMUX REGISTER

SP-<source>-SPADRn<- LOAD SCRATCH PAD

SP-<source>-<name><- LOAD SCRATCH PAD

1. LITERAL: <LIT> defines a entry in the LITERAL FILE. The construct indicates either the CONTENT or the ADDRESS. The "^" symbol indicates the literal is a BYTE literal. The "@" symbol indicates the construct reflects the address of a literal. Symbolic names are allowed for literals. The actual ADDRESS and CONTENT of a symbolic literal should be put in the COMMENT field. Address and content are expressed in HEX form. --><byte literal> | <word literal> <LIT> <byte literal> --> L-<byte literal content>^ L-teral name>^ <byte literal content> --> teral address> <word literal> --> L-<word literal content> L-@<literal address> L-teral name> <word literal content> --> 10-digit HEX value of the content of literal --> 2 digit HEX value of the teral address> address of literal teral name> --> SYMBOLIC name of literal L-dd^ L-teral name> L-dddddddddd L-@dd

EXAMPLE:

- . WORD LITERAL C000000003: L-C000000003
- . WORD LITERAL AT 3A : L-@3A

L-teral name>

- WORD LITERAL : L-POSITIVE
- . BYTE LITERAL 35H : L-35^
- . BYTE LITERAL : L-NEGATIVE^

NOTE: If word literal has leading zeros, the leading zeros are

not necessary to appear in the construct.

EXAMPLE: WORD LITERAL 00000FFFFF: L-FFFFF

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

2. SP LOCATION <SPAadr> <SPBadr>

----- SP LOCATION defines a location in Scratch Pad. <SPAadr> defines a location accessed from Port A and <SPBadr> defines a location accessed from PORT B. The actual address of a symbolic address should be put in the COMMENT field. The address is expressed in HEX form.

Note: refer to PART III for <primitive> constructs.

```
<SPAadr>
               --> <primitive SPAadr> | <symbolic SPAadr>
               --> <primitive SPBadr> | <symbolic SPBadr>
<SPBadr>
<symbolic SPAadr> --> SP-<symbolic name>
<symbolic SPBadr> --> SP-<symbolic name>
              --> 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F
<SP address>
<symbolic name>
              --> symbolic name of SP location
     SPADRn
     SPBADRn
   ! SP-<name>
```

EXAMPLE:

PRIMITIVE SPADR: SPADRO, SPADR5, SPBADRO SYMBOLIC SPADR: SP-DATA, SP-SOURCE

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

3. SP INPUT <SP INPUT>

SP INPUT defines a write operation to the Scratch Pad. Two parameters are needed: The SOURCE which feeds the SP and the destination LOCATION in SP to write. The actual address of a symbolic location should be put in the COMMENT field.

```
SP-<source>-SPADRn
! SP-<source>-<name>__!
```

EXAMPLE:

PRIMITIVE SP INPUT: SP-CNC-SPADR2, SP-LU-SPADR5 SYMBOLIC SP INPUT: SP-CNC-SOURCE, SP-CNC-DATA

4. FPA ADDR <FPAadr>

FPA ADDR defines a location in the FETCH PAGE 1. The layout of FETCH PAGE is as follows:

0:	OP	Syllable
1:	A	Syllable
2:	В	Syllable
3:	C	Syllable
4:	PC	Syllable
5:	LENGIH	Syllable
6:	SPECIAL	Syllable
7:	SCRATCH	Syllable
		_

<FPAADR> --> FOPSYL, FASYL, FBSYL, FCSYL, FPCSYL, FLENSYL,
FSPESYL, FSCRSYL

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

5. FPB ADR <FPBadr>
---<FPBADR> --> FPB

6. CONTROL OUTPUT <CONTROL>

CONTROL defines a entry accessed from the control output.

<CONTROL> --> A-B, ERROR, ALEN, BLEN, CLEN, INT

STATEMENTS: 1. All labels start at of 2. All microcode statemed 3. All comments start as	ents start at column 8.
<pre><arithmetic statement=""> !</arithmetic></pre>	DADD , <aub source="">) ! BADD ! ! ! DSUB ! * ! BSUB ! ! DADD1 ! ! BADD1 ! ! DADDC ! ! BADDC ! ! BSUB1 ! ! DSUB1 ! ! DSUBOW ! ! DREVSUB ! ! DREVSUB1 !</aub>
! RBQ- ! OPQA- ! * ! <lit>- ! ! MSOUT- ! ! AUREG- ! ! ZERO- ! ! DREG- !</lit>	
! - <spbadr> ! -FPB ! </spbadr>	

< LOGICAL STATEMEN	T>		
! AND (! OR ! ! XOR ! ! NOTA&B !	<pre></pre>	<spbadr> ! <fpb !="" <<lit="" <opqb="" \=""> ! * ! <aureg !="" <<control=""> ! ! <zero !="" !<="" <dreg="" td=""><td>*</td></zero></aureg></fpb></spbadr>	*
<compare p="" statemen<=""></compare>	T>		••
COMPARE !_MSDCOMPARE_!	(<pre></pre>	ř

<pmuxa function="" only,="" output="" pmcnc="" to=""></pmuxa>	
! PMALO_, <pmuxa fcn="">_, <spaadr>@</spaadr></pmuxa>	
<load pmrega=""></load>	
! PMREG<- (* <spbadr>)</spbadr>	
<load pmregb=""></load>	
! PMREGB<-PTREG *	
<pmuxb function="" only="" output="" pmcnc="" to=""></pmuxb>	
PMB10_, <pmuxb fcn="">_,</pmuxb>	k

1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

: _ <pmcnc< th=""><th>KA FCN>_,_<pma in="">@_,_<</pma></th><th>PMUXB FCN>_,_@<pmb in="">*</pmb></th></pmcnc<>	KA FCN>_,_ <pma in="">@_,_<</pma>	PMUXB FCN>_,_@ <pmb in="">*</pmb>
ZOMITAN EZONIN	∠TAMETUD TZZTNĪ∖	ADMONIO TRONS
<pmuxa fcn=""></pmuxa>	<pmuxb fcn=""></pmuxb>	<pmcnc fcn=""></pmcnc>
· DOWN I	, DOMD 1	, DD0cD21
\ROTAl_	\ ROTB1	PB9&PA1
!ROTA2! \	!_ROTB2_! \	! PB8&PA2 ! \
•	•	·ID/QIAJ
!_ROTA4_!	!ROTB4!	!PB6&PA4!
!ROTA5!	!ROTB5!	!PB5&PA5!
!ROTA6!	!ROTB6!	!PB4&PA6!
!_ROTA7_!	!_ROTB7_!	!PB3&PA7!
!_ROTA8_!	!ROTB8!	!PB2&PA8!
!_ROTA9_!	!_ROTB9_!	! PBl&PA9 !
!LROTAl_!	!_LROTBl_!	! PA9&PB1 !
!_LROTA2_!	!LROTB2_!	! PA8&PB2 !
!_LROTA3_!	!LROTB3_!	!PA7&PB3!
!LROTA4_!	LROTB4_!	!PA6&PB4!
LROTA5_!	!LROTB5_!	!PA5_PB5!
!LROTA6_!	!LROIB6_!	!PA4&PB6!
LROTA7_!	!LROTB7_!	!PA3&PB7!
!LROTA8_!	!LROTB8_!	!PA2&PB8!
!LROTA9_!	!LROTB9_!	!PA1&PB9!
!_BFMASKA_!	!_BFMASKB_!	!PMA10!
!_ADZNLA!	!_ADZNLB!	!PMB10!
!_ADZNRA!	!_ADZNRB!	
!_DELZNLA_!	!_DELZNLB_!	
!_DELANRA_!	!_DELZNRB_!	
!_ROTARG_!	!_ROTBRG!	
! PASSA !	! PASSB !	

<CNC FCN, PMUXA FCN, MPUXB FCN, OUTPUT TO PMCNC >

EXTERNAL COMMAND	
<pre><conditional &="" read="" unconditional=""></conditional></pre>	
<pre> <write &="" by="" complete="" current="" reg="" stream="" the="" write=""> </write></pre>	
<pre><write ,="" complete="" lock="" op="" signal="" unit="" with=""></write></pre>	
<pre><write registers="" through="" using="" without=""></write></pre>	`,
<pre><read &="" adr.="" inc.="" length="" mrq="" reg.pair="" using="" with=""></read></pre>	
<pre><write &="" adr="" inc.="" length="" pair="" reister="" rq="" using="" with=""> WRITE+ (REGA , <wq in="">) ! REGB! ! REGC! *</wq></write></pre>	

<pre><op-complete only=""></op-complete></pre>	
OP-COMP	
*	
<wq in=""></wq>	
/	
\ WQ- <spaadr></spaadr>	
! WQ- <fpaadr></fpaadr>	!
!WQ-FPB	!
! WQ-RBQ	<u>.</u> i *
!WQ-OPQA	1
! WQ- <lit></lit>	_1
!WQ-MSOUT	1
! WQ-AUREG	
! WO-LU (<logical statement="">)</logical>	1

Memory Requestor Address & length input syntax


<mra in=""></mra>	
MRA- <spaadr> ! MRA-<fpaadr> ! MRA-<fpbadr> ! MRA-<fpbadr> ! MRA-RBQ ! MRA-OPQA ! MRA-<lit> ! MRA-MSOUT ! MRA-AUREG ! MRA-LU (<logical sta<="" td=""><td>! * ! * ! * ! * TEMENT>_) _ !</td></logical></lit></fpbadr></fpbadr></fpaadr></spaadr>	! * ! * ! * ! * TEMENT>_) _ !
<mrl in=""></mrl>	
MRL- <spbadr> ! MRL-<fpaadr> ! MRL-<lit> ! MRL-MSOUT ! MRL-AUREG ! MRL-<control> ! MRL-ZERO</control></lit></fpaadr></spbadr>	! * * * ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! !
<pre> <byte literal="" syntax=""></byte></pre>	Note: Byte literal must be in hex format as CREG bits [92:8]


<different ICU Byte literal syntax>
Note: dd is a two digit HEX Literal Address


```
L-dd^-
                           Byte Literal to AUA
                                                   input
         -L-dd^
                           Byte Literal to AUB
                                                   input
          L-dd^>
                           Byte Literal to LUA
                                                   input
         <L-dd^
                           Byte Literal to LUB
          L-dd^@
                           Byte Literal to PMUX A input
                           Byte Literal to PMUX B input
         @L-dd^
                           Byte Literal to DREG
         +L-dd^
                                                   input
         *L-dd^
                           Byte Literal to PMREGA input
       WQ-L-dd^
                           Byte Literal to WQ
                                                   input
      MRL-L-dd^
                           Byte Literal to MRL
                                                   input
                           Byte Literal to MRA
      MRA-L-dd^
                                                   input
<load MRQ register pair A B or C command>
!
LOAD
         REGA
                   <MRA IN>
                              , <MRL IN>
       ! REGB!
       ! REGC!
 <Load address register only>
       LOADA
                   REGA
                              <MRA IN>
                 ! REGB!
                 ! REBC !
 <Load length register only>
       LOADL
                   REGA
                   REGB
                 ! REBC !
```

<pre><read &="" base="" limit="" table="" write=""> !</read></pre>
READBTL (_ <mra in="">_) ! READLMIL ! *</mra>
WRITEBTL (<mra in="">)</mra>
<read :="" ecc,="" i="" lock,="" o="" with=""></read>
READ/LOCK (<mra in=""> , <mrl in=""> , <wq in="">) ! READECC ! ! READI/O !</wq></mrl></mra>
<pre><loop 4bits="" by="" counter="" ctr="" dec.="" function:="" inc.="" length="" loop="" or="" reg.=""> ! DEC-LPC</loop></pre>
<pre><load 4="" bits="" counter="" length="" loop="" register=""> ! _ LOAD-LREG_(</load></pre>

<pre> <select requestor="" scratch_pad=""> !</select></pre>
<pre><write &="" command="" pc="" read=""> !</write></pre>
<pre><set and="" command="" flush="" interface="" new="" pc="" wire="" write=""> !</set></pre>
<pre><internal bus="" command:="" comparison="" set="" toggles=""> ! ! \SETCOMS (LOW)</internal></pre>
BRANCHOK !_LOADIXOK_! !_SETOVF_! !_CLROVF_! !_SETNOTRY_! *








1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

<pre><ptest functions=""></ptest></pre>	
PTREG< (<ptest func=""> ,</ptest>	
<pre><ptest func=""> No standard names are defined for PTEST functions. Any meaningful name is allowed as long as the actual function code is put in the COMMENT field.</ptest></pre>	
<pre></pre>	*
<pre><mstore store="" syntax=""> </mstore></pre>	
<pre><mstore address="" loading=""></mstore></pre>	

***** UNISYS RESTRICTED *****



1994 2408 Rev A V500 EXECUTE MODULE, MICROCODE ENGINEERING DESIGN SPECIFICATION

APPENDIX B - V500/V300 Code Space & Performance Comparison

In this comparison, the V300 figures are derived from APPENDIX B of the B4900 PROCESSOR Product Specification. Because of the complexity of both the instruction set and the hardware that executes it, estimates rather than accurate numbers are provided.

INSTRUCTION	CODE SE V500	PACE V300		RFORMAN 500/V30 AVE	
INC/DEC/ADD/SUB/CPN Optimal General	1060	1000	4 5		2.5
MPY Optimal General	700	1000	25 2	3	.5
DIV Optimal General	810	700	3 3		
MVD/MVW/MVC MVR MVL	400 130 80	400 130 178	1.8	5 3	
MVA/MVN Optimal General	890	1500	12 8	6 2.5	1
TRN SCAN BRANCH HALIT	275 450 175 60	200 1200 210 76	5 5•5 5	3 2.5 3 1	2 .8 1
BOT/BZT BST/BRT	80 350	76 80 415	4 4 4	2 2.5	1.5
AND/OR/NOT CPA SLT/STB	280 250	350 236	4.5 2	2.5	1 1.5
SEA SLL/SLD EDT	240 160 660	358 600	9 2 4.5	3.5 1.5 2	.7 1.5 .7
LOK/ILS/MLS LIX/SIX WHR/SST ATE	270 60 160 400		3 13	1.5 3 1	.8
MOP D2B/B2D	23 510	43 490			

***** UNISYS RESTRICTED *****

INSTRUCTION	CODE SPACE		PERFORMANCE		
. 42	V500	V300	V500/V300		
₩ 3-*			MAX	AVE	MIN
IAD/IAS/ISU/ISS	62	97		1.	
ILD/IST	-		3	1 2	
IMI	38	43		1.5	
IMU/IMS	160				
RLD/RST	55		2	1.5	1
RAA/RAS/RSU/RSS	390		4	1.5	1 1 1
RMU/RMS	365		3.5	2	1
ACM	175		2 5	1.5	1
RDV/RDS	210	210	5	2	.2
IOC/CIO/IIO	460	569		1.5	
SRD/RAD	100	132		1.4	
RDT/RST	26				
MVS/CPS/HSH	770		13	8	6
BRV	100	182		8 2 2	
NTR/EXT	64			2	
ASP	27	40		2.5	
VEN	130	130		1 2	
RET	95	160		2	
INT	20	44			
LDMT	350			1	
IP	180	150			
BCT	*	*		1.2	
HCL	*	*		1.2	
HCP	*	*		1.5	

^{*} ECROUT/HCROUT/IPROUT/HCL/BCT/HCP = 1000 GROVER/FAULT/HHCL/INTERRUPT = 1050