

Customer Engineering Diagrams

**CONTROL DATA®
160-A COMPUTER**

Pub. No. 60014200
October, 1965

Printed in the United States of America

60014200

RECORD OF REVISIONS

REVISION	NOTES
J	ECN 39 and corrections: pages 1 through 21 affected.
K	ECN's 40 and 41: pages 1, 2A, 2B and 16 affected.
L	Change Order 8936, Product Designation 160A-A44 (the 44th change). Pages 16 and 20 revised.
(Reprint) (4-6-65)	Title block and zoning changes only. This printing does not obsolete previous editions.
M (8-19-65)	Change Order 11004, new Product Designation 160-A45. Page 19 revised.
N (9-2-65)	Change Order 11276, new Product Designation 160-A46. Page 6 revised. Misc. correction on page 19.
P (3-23-66)	Field Change Order 12661, new Product Designation 160-A47. Page 16 and 20 revised.

CONTENTS

<u>Page</u>	<u>Title</u>	<u>Drawing Number</u>	<u>Page</u>	<u>Title</u>	<u>Drawing Number</u>
1.	Main Timing Chain	20300100	19.	Interrupt	20301900
2. 0	Main	20300200	20.	Buffer Control	20302000
2. 1	Main Control (Using 169)	20300200	21.	Buffer Registers	20302100
3.	Timing Controls	20300300	22.	Console	20302200
4.	F Register and Translators	20300400	23. 0	Relay Chassis (Serial 74 and below)	20302300
5.	Function Translators	20300500	23. 1	Relay Chassis (Serial 75 thru 119)	20302300
6.	F' Register and Translators	20300600	23. 2	Relay Chassis (Serial 120 and up)	20302300
7.	A Register	20300700	24.	Paper Tape Reader	20302400
8.	S and P Registers	20300800	25. 0	High Speed Punch	20302500
9.	Z Register	20300900	25. 1	High Speed Punch	20302500
10.	I''' Inverters	20301000	25. 2	High Speed Punch	20302500
11.	Borrow Pyramid (A' Reg)	20301100	26.	Storage Circuits	20302600
12.	R and Q Inverters	20301200	27.	Register Set (M) Cards	20302700
13.	Storage Bank Control	20301300	28.	Register Display Controls	20302800
14.	Storage Translators	20301400	29.	Power Distribution	20302900
15.	Storage Address Selection	20301500	30.	60 CPS Power Supply	22402100
16.	Input-Output Control	20301600	31.	Cabling Diagram	20303100
17.	Input	20301700	32.	Block Diagram	20303200
18.	Punch Output	20301800			

Logic diagrams represent a symbolic approach to electronic schematics. By using symbols to represent building block circuits, the schematic becomes easy to read if the reader understands the function of the symbols. In CONTROL DATA Corporation logic, two signals, a logical "0" and a logical "1", are the possible input or output conditions of a circuit. A circuit with an output of "1" is "up" and a circuit with an output of "0" is "down". Detailed descriptions of logic symbols and their associated building block circuit cards are contained in the Printed Circuit Card Manual (Pub. No. 60042900).

STANDARD LOGIC SYMBOLS

Standard logic diagram symbols for CONTROL DATA equipment using 1604- or 3600-type cards are inverters, flip-flops, control delays, and capacitive and inductive delays.

Inverters

An inverter is a logic element which provides an output that is an inversion of its input. When more than one input is provided to an inverter, 1's take precedence over 0's and drive the output of the inverter to "0". Because any "1" input of several inputs drives the output to a "0", an inverter may be considered an inverting OR (or NOR) gate when more than one input is present.

Inverters are shown in the logic diagrams as rectangles (Figure 1). J001 and J002 are arbitrarily-assigned term numbers which designate these specific inverters. Note that the output of J002 is "0" if input A, or input B or input C is a "1".



Figure 1. Inverter Symbols

Acceptable conventions for showing multiple OR inputs are given in Figure 2.




Figure 2. OR Circuit Conventions

Flip-Flops (FF)

The flip-flop (FF) is a storage device with two stable states - designated as Set and Clear - and is composed of two or more inverters. The logic symbols (Figure 3) are formed by the combination of inverter symbols. By convention, Set inputs and outputs are shown in the upper part of the symbol and Clear inputs and outputs are shown in the lower part of the symbol.




Figure 3. Flip-Flop Symbols

KEY TO LOGIC SYMBOLS (STANDARD 1604 OR 3600 CARD TYPES)

Figure 4 illustrates the interconnection of inverter symbols to form a flip-flop symbol. The term numbers assigned to each flip-flop are the term numbers of the internal inverters as seen by comparing the terms in Figure 3 with those in Figure 4. Notice that the Set output is the output of inverter K001, and the Clear output is the output of inverters K000 and K002.




Figure 4. Internal Inverter Connections for a Flip-Flop

AND Gate

An AND gate requires that all its inputs be 1's in order that its output be a "1". If one or more of the inputs to an AND gate are "0", the output is a "0". Figure 5 illustrates conventions for showing AND gates feeding an inverter.




Figure 5. AND Circuit Conventions

Control Delay

A control delay is a timing device consisting of an H term which receives the input and one or more V, Y, or N terms to provide the outputs. The H term is essentially a flip-flop with controlled feedback and occupies an entire printed circuit card. The output term(s) are inverter(s) located elsewhere on the logic chassis. The "1" outputs from a control delay are clocked pulses which are delayed one phase time from the "1" inputs. Clock inputs are not shown on the logic diagrams for any H, V, Y, or N terms; these terms, which control the start and duration of the delayed output pulses, may be found in the Equation Summary. Figure 6 illustrates two representative forms of the control delay symbol, with possible inputs and outputs labelled. Figure 7 shows the electrical connections for the two forms.




Figure 6. Control Delay Symbols




Figure 7. Electrical Connections for Control Delay

Control delays may have multiple inputs and/or multiple outputs. When a control delay has multiple output terms (i.e., more than one V, Y, or N term), each output term may have a separate conditioning input.

Capacitive Delays

A capacitive delay is used to delay the input to a logic element. Capacitive delays may be active or passive, depending upon whether or not transistors are used as part of the delaying circuit. Delay periods are checked by using a dual-trace scope connected to the input and output of the delay-producing element. The actual connection points for the scope probes will vary for different cards and should be determined by referring to the Printed Circuit Manual, Pub. No. 60042900 (Volume 2).




Figure 8. Active Capacitive Delays

Active delays may be recognized by the circuit letter always present as part of the card location. Pin numbers are also shown when external wiring is needed to connect the proper capacitance. In Figure 8, the pluggable delay uses this wiring to connect to capacitors on the same card. In the third example, this wiring connects to capacitors located on two separate capacitor cards.




Figure 9. Passive Capacitive Delays

All passive capacitive delays (Figure 9) are formed by wiring grounded capacitors, located on one or more capacitor cards, as an AND input to the affected logic element. For this reason, all passive delays show pin numbers to provide this external wiring data.



Figure 10. Adjustable Capacitive Delays

Capacitive delays may be adjustable or non-adjustable, depending on the card type and/or the external wiring connections on the card. When it is necessary to adjust the delay period in order to obtain specified circuit operation (usually done by varying a potentiometer in the RC network), a diagonal arrow is added to the delay symbol as shown in Figure 10.

Inductive Delays

An inductive delay is used to delay the input to a logic element or as a tapped delay line for timing of operations. The symbol for this delay is an elongated oval with a double vertical line just within the input end of the oval. When used as a tapped delay line, the inductive delay is terminated in its characteristic impedance. Inductive delays are identified in the same manner as capacitive delays (except for the vertical lines) unless they are used as delay lines. On multi-section cards where no identifying circuit letters are present, pin numbers are shown adjacent to the input and output arrows. Figure 11 shows both kinds of inductive delays.

STANDARD INDUCTIVE DELAYS




Figure 11. Inductive Delays

Line Drivers/Receivers

Voltage levels used to represent 1's and 0's on cables are different from those used for internal logic. The level shift to and from internal logic is made by line drivers and line receivers. These cards may be considered as inverting the signal electrically, but not logically. The letters commonly associated with these cards are L & M (1604) and R & T (3000 Series). A 3000 Series Receiver may also be used to perform a logical inversion by swapping the twisted pair wires. This usage is indicated by a circle on the input side of the symbol. In Figure 12, 1's and 0's have been added to clarify the logic states - they are not part of the symbol.





Figure 12. Typical Line Driver/Receiver Symbols

NON-LOGIC CONVENTION

The use of the double vertical bar, as in Figure 12, denotes a shift in signal voltage level from that used in internal logic. The double bar appears on the input or output side of the symbol, depending on which side connects to the non-logic-level signal. No particular voltage level is implied by the double bar; only that it is non-logic.

JACK ASSIGNMENTS

Each numbered term in the logic diagrams contains a jack assignment showing the physical location of that hardware element, and the test point (circuit section) associated with it. For some card types, the test point letter is replaced by a pin number. For these cases, a card extender must be used in order to test that section of the card. Also, some single inverters show no test point - test point A is assumed in these cases. Figure 13 illustrates the inverter J001, with 2D12A representing its jack assignment.




* When most or all jack assignments are located on one chassis, the chassis numbers for that chassis are omitted.

Figure 13. Jack Assignment Scheme

CABLE IDENTIFICATION

Cable connections are represented by the MIL STD-15 symbol and identified as to connector location and pins used, as shown in Figure 14.



TWISTED-PAIR TRANSMISSION LINE






Figure 14. Cable Connections


TERM	LOCATION	PAGE	DEFINITION
F100	E34	4	XXXX00
F103	E11	4	XXXX11
F110	E30	4	XX00XX
F113	E28	4	XX11XX
F126	E23	4	11XXXX
F217	D26C	5	Z_L → Q
F227	D16B	5	0X
F235	D12C	5	75
F237	D10A	5	72, 73
F243	A08C	5	76
F361	F120C	6	Bit 6 F ¹ Register
F500	F110C	6	11111X
F508	E62C	6	Selective Stop
F513	E106A	6	XX00XX
F521	E13A	6	XX77XX XX00
F531	D03C	6	F ¹ Translators
F536	F86A	6	Half Write
F538	D04C	6	7677 4 quarter
H903	A26	2	Resync Timing
I585	B25C	20	Storage Sequence Interrupt
I586	B25A	20	Storage Sequence Interrupt
I588	A21A	20	Buffer Step + Storage Sequence Int.
I590	F57B	20	Buffer Cycle
I593	F59A	20	Buffer Cycle
I596	B23A	20	Buffer Cycle
I597	B23C	20	Buffer Cycle
J001	C39B	2	1 quarter
J005	E72A	2	1 quarter
J004	E72C	2	1 quarter
J010	C38A	2	E-2 quarter
J014	B01C	2	E-2 quarter
J020	C37B	2	E-3 quarter
J022	B04A	2	E-3 quarter
J030	C36B	2	E-4 quarter
J031	C35B	2	4 quarter
J032	C34B	2	4 quarter
J200	C31A	3	Clear F Z → F
J201	C30A	3	CL → P S → P
J202	C32B	3	A ¹ → A
J203	C29B	3	Probe A ¹
J205	C27A	3	Clear Z I → Z
J212	E32C	3	A ¹ → S
J213	C23A	3	Clear Z
J214	B19A	2	Memory Voltages Ok
J221	B08B	2	C & Buffer Cycle
J223	B17A	2	C Cycle
J231	B07B	2	D Cycle
J257	E09A	3	F ¹ → F
J270	E67C	19	Interrupt
J762	C102A	13	Block Recirc
J775	E76C	13	A → P
J931	D06A	17	PER And Load
K221	A29B	2	C Cycle
K230	A25A	2	D Cycle
K321	B29C	16	Wait Output
K323	B28C	16	Function Ready
K405	C07C	17	Load Mode Control
K408	A10A	17	Sense 7th Level
K415	A11C	17	Load Mode Stop
K421	B24C	16	Wait Input
K523	B22C	16	Sample
K907	E03C	2	Program Step
M006	A36A	27	Set Bit 6 "P" Register
V211	A33	2	B Cycle
V402	A12C	17	Input - PER Control
V521	C11B	16	Sample Pulsing
V531	E71C	16	Start Timing Chain
V901	C14A	2	Resync Timing ODD
V902	C13A	2	Resync Timing EVEN
V903	C10A	2	Resync Timing ODD
W000	D48	3	Clear A _L
W030	E113	3	Input → L
X913	A42C	20	Buffer Step




REF. NO.	KEY.	AUTH.	DATE.	REQ. NO.	DRW. NO.	CHN.	APPROVED	REVISIONS	REFERENCE DRAWINGS
COMPONENTS (UNLESS OTHERWISE INDICATED)									
RESISTORS TOLERANCE VALUE SIZE									
CAPACITORS									
PROJECT OR PRODUCT I60-A									
DRAWING NUMBER 20300100 K									
TITLE MAIN TIMING CHAIN									
PAGE 1									


TERM	LOCATION	PAGE	DEFINITION
F200	D33B	5	Indirect
F201	D32A	5	Indirect
F202	D32C	5	B → C
F203	D31C	5	B → C
F204	D30A	5	D → D
F240	A08A	5	75
F519	E66C	6	P + 2 F ¹ Translators
H000	B48	1	T - X0
H002	B46	1	T - X2
H004	B44	1	T - X4
I562	F104C	20	Buffer Cycle
I594	F59C	20	Buffer Cycle
I597	B23C	20	Buffer Cycle
J760	A123A	13	Internal Module Select
J901	C20B	1	MC
J902	C19B	1	MC
K440	A07	16	I/O Sequence Control
K441	A06	16	I/O Sequence Control
M916	A41C	23	Voltages in Memory Ok
N001	D59B	1	I _L → Z _L
N004	E40B	1	I → F
V000	A46B	1	T - X0
V002	A45C	1	R - X2
V003	A44A	1	T - X3
V004	A44C	1	T - X4
V005	A41B	1	T - X5
V006	A40B	1	T - X6
V007	A39B	1	T - X7
W000	D48	3	Cl. A _L
X910	F29A	20	Storage Sequence Interrupt
X912	A42A	20	Buffer Step








TERM	LOCATION	PAGE	DEFINITION
F514	E62A	6	Forced 71XX
F516	E13C	6	Forced 71XX
F530	D03A	6	Half Write
F531	D03C	6	Half Write
F535	D02B	6	7677
F536	F86A	6	7677
F574	D42B	6	015X, 016X, Interrupt
F575	D21C	6	015X, 016X, Interrupt
I063	D126B	10	Bit 6
I073	D122B	10	Bit 7
I083	D121A	10	Bit 3
I093	D121C	10	Bit 9
I103	C121C	10	Bit 10
I113	D120B	10	Bit 11
N003	E41B	1	Clear F
N004	E40B	1	I → F
N104	E17B	1	F ¹ → F




REV.	AUTH.	REG. DRW.	CHK.	APPROVED	REFERENCE DRAWINGS		
COMPONENTS (UNLESS OTHERWISE INDICATED)							
RESISTORS					TOLERANCE	VALUE	SIZE
CAPACITORS							
TITLE					F REGISTER & TRANSLATORS		
PROJECT OR PRODUCT					160-A		
DRAWING NUMBER					20300400 A		
					PAGE	4	

TERM	LOCATION	PAGE	DEFINITION
A110	C49A	7	Bit 11
A113	E92C	7	Bit 11 } A Register
F000	D41	4	Bit 6
F001	D41C	4	Bit 6 }
F002	D45A	4	Bit 6 }
F003	D45C	4	Bit 6 }
F010	D40A	4	Bit 7 }
F012	E38A	4	Bit 7 }
F013	E38C	4	Bit 7 }
F020	D38A	4	Bit 8 }
F021	D38C	4	Bit 8 }
F022	D39A	4	Bit 8 }
F023	D39C	4	Bit 8 }
F031	D37C	4	Bit 9 }
F032	E36A	4	Bit 9 }
F033	E36C	4	Bit 9 }
F040	D35A	4	Bit 10 }
F041	D35C	4	Bit 10 }
F050	D34A	4	Bit 11 }
F051	D34C	4	Bit 11 }
F052	E20A	4	Bit 11 }
F100	E34	4	XXXX00
F101	E33	4	XXXX01
F102	E32A	4	XXXX10
F103	E11	4	XXXX11
F110	E30	4	XX00XX
F111	E31C	4	XX01XX
F112	E29	4	XX10XX
F113	E28	4	XX11XX
F120	E27	4	00XXXX
F121	D31A	4	01XXXX
F122	E26	4	10XXXX
F123	E25	4	11XXXX
F126	E23	4	11XXXX }
F333	F129C	6	Bit 3 }
F340	F124A	6	Bit 4 }
F350	F123A	6	Bit 5 }
F361	F120C	6	Bit 6 }
F404	B05A	6	7100
F405	A14B	6	7100 C Cycle
F406	C04C	6	B - D
F502	F111C	6	00000X
F512	E61C	6	XX00 ₈
F540	D86B	6	Specific Add
F550	F113A	6	XX02, XX03, XX12, XX13
F565	B115C	6	0101 4 quarter
F574	D42B	6	015X, 016X, Interrupt
F576	D21A	6	015XC, Interrupt C Cycle
I594	F59C	20	Buffer Cycle
J000	E22B	2	E-1 quarter
J002	D36B	2	E-1 quarter
J010	C38A	2	E-2 quarter
J013	B01A	2	E-2 quarter
J020	C37B	2	E-3 quarter
J022	B04A	2	E-3 quarter
J030	C36B	2	E-4 quarter
J033	C33C	2	E-4 quarter
J212	E32C	3	A ¹ → S
J217	C41B	3	A _L = Ø
J218	C40B	3	A _U = Ø
J219	C25C	3	A ≠ Ø
J221	B08B	2	C & Buffer Cycle
J231	B07B	2	D Cycle
J233	E08A	2	D Cycle
J255	E14A	3	P → Q, Storage Sequence Interrupt
J903	C18B	1	Load
J904	C17A	1	Load
J907	C17C	1	Enter
J909	C15B	1	Load Or Enter
J915	B18A	1	Load
K201	A31C	2	A Cycle
K210	A30A	2	B Cycle
K230	A25A	2	D Cycle
K231	A25C	2	D Cycle
K323	B28C	16	Function Ready
K440	A07	16	I/O Sequence Control




REFERENCE DRAWINGS			
REV.	AUTH.	DATE	REG. DIV.
APPROVED	CHEKED	REVISIONS	APPROVED
-	-	-	8/18/67
DESIGNED	CHECKED	DRAWN	E. STRATTON
COMPONENTS (UNLESS OTHERWISE INDICATED)			
RESISTORS TOLERANCE VALUE SIZE			
CAPACITORS			
TITLE FUNCTION TRANSLATORS			
CONTROL DATA CORPORATION			
PROJECT OR PRODUCT 160-A			
DRAWING NUMBER 20300500 F			
PAGE 5			

TERM	LOCATION	PAGE	DEFINITION
F003	D45C	4	Bit 6 F Register
F101	E33	4	XXXX01
F102	E32A	4	XXXX10
F103	E11	4	XXXX11
F110	E30	4	XX00XX
F112	E29	4	XX10XX
F120	E27	4	00XXXX
F122	E26	4	10XXXX
F123	E25	4	11XXXX
F213	D24B	5	73
F224	D17A	5	70 + 71
F227	D16B	5	0X
F246	C43C	5	72
F248	C102C	5	75
F539	B06C	13	Indirect + Memory
H007	B40	1	T-7
H106	F42	20	T-6
I001	E123A	10	Bit 0
I011	E123C	10	Bit 1
I021	E122A	10	Bit 2
I031	E122C	10	Bit 3
I041	E121A	10	Bit 4
I051	E121C	10	Bit 5
I061	E120A	10	Bit 6
I071	E120C	10	Bit 7
I081	E119A	10	Bit 8
I091	E119C	10	Bit 9
I101	E118A	10	Bit 10
I111	E118C	10	Bit 11
I563	F104A	20	Buffer Cycle
I578	E104A	20	Storage Sequence Interrupt
I582	F09C	20	Buffer Busy
I590	F57B	20	Buffer Cycle
I598	F24A	20	Buffer Active
J003	D08A	2	E1 quarter
J012	E106C	2	2 quarter
J014	B01C	2	E-2 quarter
J020	C37B	2	E-3 quarter
J021	B26B	2	3 quarter
J032	C34B	2	4 quarter
J036	E04C	2	E-4 quarter
J037	E19A	2	4 quarter
J038	E19C	2	4 quarter
J223	B17A	2	C Cycle
J232	E08C	2	D + Buffer Cycle
J248	F15A	2	B Cycle
J256	E75A	3	Clr. F ¹ I → F ¹
J261	E21A	19	Interrupt
J270	E67C	19	Interrupt
J299	C16C	1	Load Or Enter
J914	C09A	1	Load
J916	C42C	1	Load + Enter + Sweep
J920	A116	1	MC
J939	C21C	1	MC
K201	A31C	2	A Cycle
K221	A29B	2	C Cycle
K441	A06	16	I/O Sequence Control
M320	F11C	16	Info. Ready
M330	A17B	16	Output Resume
M920	A40A	22	Selective Jump #1
M921	A40B	22	Selective Jump #2
M922	A40C	22	Selective Jump #3
M923	A24A	22	Selective Stop #1
M924	A24B	22	Selective Stop #2
M925	A24C	22	Selective Stop #3
N003	I41B	1	Clear F
N004	I18B	1	I → F
N100	D58B	1	Clear Z UPPER
N101	D57B	1	I ₁ → Z ₁
N106	D53B	1	~ → P
N111	D52	1	Clear A ¹
N321	E37B	1	1-5(D + BFR Cycle)
V001	A45A	1	1-5 Timing Chart




TERM	LOCATION	PAGE	DEFINITION
A200	C73A	11	Bit 0
A201	C73C	11	Bit 0
A210	C72A	11	Bit 1
A211	C72C	11	Bit 1
A220	C71A	11	Bit 2
A221	C71C	11	Bit 2
A230	C70A	11	Bit 3
A231	C70C	11	Bit 3
A240	C69A	11	Bit 4
A241	C69C	11	Bit 4
A250	C68A	11	Bit 5
A251	C68C	11	Bit 5
A260	C67A	11	Bit 6
A261	C67C	11	Bit 6
A270	C66A	11	Bit 7
A271	C66C	11	Bit 7
A280	C65A	11	Bit 8
A281	C65C	11	Bit 8
A290	C63A	11	Bit 9
A291	C63C	11	Bit 9
A300	C62A	11	Bit 10
A301	C62C	11	Bit 10
A310	C61A	11	Bit 11
A311	C61C	11	Bit 11
B400	B128A	13	Bit 0
B401	B128C	13	Bit 0
B410	B127A	13	Bit 1
B411	B127C	13	Bit 1
B420	B126A	13	Bit 2
B421	B126C	13	Bit 2
B500	B125A	13	Bit 0
B501	B125C	13	Bit 0
B510	B124A	13	Bit 1
B511	B124C	13	Bit 1
B520	B123A	13	Bit 2
B521	B123C	13	Bit 2
B600	B122A	13	Bit 0
B601	B122C	13	Bit 0
B610	B121A	13	Bit 1
B611	B121C	13	Bit 1
B620	B120A	13	Bit 2
B621	B120C	13	Bit 2
B700	B119A	13	Bit 0
B701	B119C	13	Bit 0
B710	B118A	13	Bit 1
B711	B118C	13	Bit 1
B720	B117A	13	Bit 2
B721	B117C	13	Bit 2
F217	D26C	5	Z _L → Q
F534	C15A	6	Forced Function
I557	F10C	20	Storage Sequence Interrupt
I590	F57B	20	BFR Cycle
J202	C32B	3	A ¹ → A
J784	B42B	13	Storage Bank Selection to A
J785	E42B	13	Storage Bank Selection to A
J786	E54B	13	Storage Bank Selection to A
J900	C22B	1	MC
J911	C23C	1	Clear A
J920	A116	1	MC
M100	A20A	27	Set Bit 0
M101	A20B	27	Set Bit 1
M102	A20C	27	Set Bit 2
M103	A21A	27	Set Bit 3
M104	A21B	27	Set Bit 4
M105	A21C	27	Set Bit 5
M106	A22A	27	Set Bit 6
M107	A22B	27	Set Bit 7
M108	A22C	27	Set Bit 8
M109	A23A	27	Set Bit 9
M110	A23B	27	Set Bit 10
M111	A23C	27	Set Bit 11


A Register Manual




TERM	LOCATION	PAGE	DEFINITION
A002	E80A	7	Bit 0
A003	E80C	7	Bit 0
A012	E81A	7	Bit 1
A013	E81C	7	Bit 1
A022	E82A	7	Bit 2
A023	E82C	7	Bit 2
A032	E83A	7	Bit 3
A033	E83C	7	Bit 3
A042	E84A	7	Bit 4
A043	E84C	7	Bit 4
A052	E85A	7	Bit 5
A053	E85C	7	Bit 5
A062	E87A	7	Bit 6
A063	E87C	7	Bit 6
A072	E88A	7	Bit 7
A073	E88C	7	Bit 7
A082	E89A	7	Bit 8
A083	E89C	7	Bit 8
A092	E90A	7	Bit 9
A093	E90C	7	Bit 9
A102	E91A	7	Bit 10
A103	E91C	7	Bit 10
A112	E92A	7	Bit 11
A113	E92C	7	Bit 11
A200	C73A	11	Bit 0
A201	C73C	11	Bit 0
A210	C72A	11	Bit 1
A211	C72C	11	Bit 1
A220	C71A	11	Bit 2
A221	C71C	11	Bit 2
A230	C70A	11	Bit 3
A231	C70C	11	Bit 3
A240	C69A	11	Bit 4
A241	C69C	11	Bit 4
A250	C68A	11	Bit 5
A251	C68C	11	Bit 5
A260	C67A	11	Bit 6
A261	C67C	11	Bit 6
A270	C66A	11	Bit 7
A271	C66C	11	Bit 7
A280	C65A	11	Bit 8
A281	C65C	11	Bit 8
A290	C63A	11	Bit 9
A291	C63C	11	Bit 9
A300	C62A	11	Bit 10
A301	C62C	11	Bit 10
A310	C61A	11	Bit 11
A311	C61C	11	Bit 11
I589	E63C	1	Buffer Cycle & 1st quarter
J201	C30A	3	CL → P, S → P
J212	E32C	3	A ¹ → S
J780	D64B	13	A → P
J781	F64B	13	
J782	E66B	13	
J910	D11B	1	Clear P
J920	A116	1	MC
M000	A34A	27	Manual Set Bit 0
M001	A34B	27	Manual Set Bit 1
M002	A34C	27	Manual Set Bit 2
M003	A35A	27	Manual Set Bit 3
M004	A35B	27	Manual Set Bit 4
M005	A35C	27	Manual Set Bit 5
M006	A36A	27	Manual Set Bit 6
M007	A36B	27	Manual Set Bit 7
M008	A36C	27	Manual Set Bit 8
M009	A37A	27	Manual Set Bit 9
M010	A37B	27	Manual Set Bit 10
M011	A37C	27	Manual Set Bit 11
M910	A11C	27	Clear P




TERM	LOCATION	PAGE	DEFINITION
F240	A08A	5	$\overline{Z_5}$ Load Mode Control
H400	B03	17	Bit 0
I001	E123A	10	Bit 1
I011	E123C	10	Bit 2
I021	E122A	10	Bit 3
I031	E122C	10	Bit 4
I041	E121A	10	Bit 5
I051	E121C	10	Bit 6
I061	E120A	10	Bit 7
I071	E120C	10	Bit 8
I081	E119A	10	Bit 9
I091	E119C	10	Bit 10
I101	E118A	10	Bit 11
J209	D23A	3	$\overline{Z_4}$ Enable Inputs to $Z^0 - Z^5$
J405	E43	17	Enable Inputs to $Z^8 - Z^{11}$
J406	E12	17	Level 1
J430	E53A	17	Level 2
J431	E53C	17	Level 3
J432	E52A	17	Level 4
J433	E52C	17	Level 5
J434	E51A	17	Per Input
J435	E51C	17	Level 6
J436	B14A	17	Level 7
J437	A01C	17	Level 8
J932	C124	16	L306 - L311
J933	C125	16	L300 -- L305
K407	C06C	17	Output Cable Gates
K409	C06	17	Clutch Control
K523	A10C	17	Sense 7th Level
M200	B22C	16	Sample
M201	A06A	27	Manual Set Bit 0
M202	A06B	27	Manual Set Bit 1
M203	A06C	27	Manual Set Bit 2
M204	A07A	27	Manual Set Bit 3
M205	A07B	27	Manual Set Bit 4
M206	A07C	27	Manual Set Bit 5
M207	A08A	27	Manual Set Bit 6
M208	A08B	27	Manual Set Bit 7
M209	A08C	27	Manual Set Bit 8
M210	A09A	27	Manual Set Bit 9
M211	A09B	27	Manual Set Bit 10
N000	A09C	27	Manual Set Bit 11
N001	D60B	1	Clear Z_L
N002	D59B	1	$I_L \rightarrow Z_L$
N100	D58B	1	Clear Z_U
N101	D57B	1	$I_U \rightarrow Z_U$
V521	C11B	16	Sample




TERM	LOCATION	PAGE	DEFINITION
A200	C73A	11	Bit 0
A210	C72A	11	Bit 1
A220	C71A	11	Bit 2
A230	C70A	11	Bit 3
A240	C69A	11	Bit 4
A250	C68A	11	Bit 5
A260	C67A	11	Bit 6
A270	C66A	11	Bit 7
A280	C65A	11	Bit 8
A290	C63A	11	Bit 9
A300	C62A	11	Bit 10
A310	C61A	11	Bit 11
I400	E39A	17	Select PER + Punch
I563	F104A	20	BFR Cycle
I564	F105C	20	Buffer Cycle
I565	F105A	20	Buffer Cycle
I591	F58A	20	Buffer Cycle
I592	F58C	20	Buffer Cycle
I593	F59A	20	PER Input
J410	E49A	17	Level 1
J411	E49C	17	Level 2
J412	E48A	17	Level 3
J413	E48C	17	Level 4
J414	E47A	17	Level 5
J415	E47C	17	Level 6
J430	E53A	17	Level 1
J431	E53C	17	Level 2
J432	E52A	17	Level 3
J433	E52C	17	Level 4
J434	E51A	17	Level 5
J435	E51C	17	Level 6
W010	E117	3	MCS → I _L
W011	E116	3	MCS → I _U
W020	E115	3	A ¹ → I
W021	E114	3	INP → I
W030	E113	3	Buffer Data Register
W031	E112	3	INP → I
X400	F88A	21	Bit 0
X410	F89A	21	Bit 1
X420	F90A	21	Bit 2
X430	F91A	21	Bit 3
X440	F92A	21	Bit 4
X450	F93A	21	Bit 5
X460	F94A	21	Bit 6
X470	F95A	21	Bit 7
X480	F96A	21	Bit 8
X490	F97A	21	Bit 9
X500	F98A	21	Bit 10
X510	F99A	21	Bit 11
Y000	C98		Sense Amps
Y010	C97		
Y020	C96		
Y030	C95		
Y040	C94		
Y050	C93		
Y060	C92		
Y070	C91		
Y080	C90		
Y090	C89		
Y100	C88		
Y110	C87		
Z000	D73A	9	Z Register
Z010	D72A	9	Bit 0
Z020	D71A	9	Bit 1
Z030	D70A	9	Bit 2
Z040	D69A	9	Bit 3
Z050	D68A	9	Bit 4
Z060	D67A	9	Bit 5
Z070	D66A	9	Bit 6
Z080	D65A	9	Bit 7
Z090	D63A	9	Bit 8
Z100	D62A	9	Bit 9
Z110	D61A	9	Bit 10
			Bit 11




TERM	LOCATION	PAGE	DEFINITION
N011	D56	1	Clear A1
N013	D55	1	Toggle A1
N015	D54B	1	Probe A1
N111	D52	1	Clear A1
N113	D51	1	Toggle A1
N115	D50B	1	Probe A1
N215	D49B	1	Probe A1
Q001	B79	12	Bit 0
Q011	B78	12	Bit 1
Q021	B77	12	Bit 2
Q031	B76	12	Bit 3
Q041	B75	12	Bit 4
Q051	B74	12	Bit 5
Q061	B73	12	Bit 6
Q071	B72	12	Bit 7
Q081	B71	12	Bit 8
Q091	B70	12	Bit 9
Q101	B69	12	Bit 10
Q111	B68	12	Bit 11
R001	E60A	12	Bit 0
R011	E60C	12	Bit 1
R021	E59A	12	Bit 2
R031	E89C	12	Bit 3
R041	E58A	12	Bit 4
R051	E58C	12	Bit 5
R061	E57A	12	Bit 6
R071	E57C	12	Bit 7
R081	E56A	12	Bit 8
R091	E56C	12	Bit 9
R101	E55A	12	Bit 10
R111	E55C	12	Bit 11







TERM	LOCATION	PAGE	DEFINITION
F013	E38C	4	Bit 2 F Register
F100	E34	4	XXXXX00
F101	E33	4	XXXXX01
F112	E29	4	XX10XX
F123	E25	4	11XXXX
F200	D33B	5	Indirect
F230	C08A	5	73
F246	C43C	5	72
F248	C102C	5	75
F302	E111C	6	Bit 0
F303	E111A	6	Bit 0
F311	F127	6	Bit 1
F312	F118A	6	Bit 1
F313	F113C	6	Bit 1
F320	F126A	6	Bit 2
F323	C119A	6	Bit 2
F330	F125A	6	Bit 3
F331	F125C	6	Bit 3
F333	F129C	6	Bit 3
F340	F124A	6	Bit 4
F341	F124C	6	Bit 4
F343	B129A	6	Bit 4
F350	F123A	6	Bit 5
F352	E64A	6	Bit 5
F362	E105A	6	Bit 6
F363	E105C	6	Bit 6
F402	D05C	6	XX00
F502	F111C	6	00000X
F503	F111A	6	00000X
F507	A129C	6	00000X 4th quarter
F522	B17C	6	XX00 ₈
F539	B06C	13	Indirect
F540	D86B	6	Specific ADD
F554	C116A	6	Bit 2
F570	B112B	6	XXX0 ₈
F577	E77C	5	01 3rd Or 4th quarter
H231	B30	2	D Cycle Timing
I585	B25C	20	Storage Sequence Interrupt
J001	C39B	2	1 quarter
J036	E04C	2	E-4 quarter
J040	D01C	2	E-4 quarter
J220	C86C	2	A Cycle
J225	C86A	2	C Cycle
J231	B07B	2	D Cycle
J245	A116C	2	B Cycle
J246	J250	2	B SEQ.
J250	A116C	2	INDIRECT
J257	B06C	2	INDIRECT
J302	F502	20	F = 00000X @ EARLY 4TH.
J336	J036	20	Storage Sequence Interrupt
J360	F200	22	INDIRECT
J377	F577	22	INDIRECT
J385	F333	22	INDIRECT
J393	F333	22	INDIRECT
K241	A24C	1	MC
M700	A24B	22	Block +1 → R
M701	A42B	22	Bit 0
M702	A42C	22	Bit 1
M703	A43A	22	Bit 2 SBC
M704	A42A	22	SBC Clear
M710	A43B	22	Rel
M711	A44B	22	Dir
M712	A44A	22	Ind
M713	A43C	22	BFR
		22	Manual SB Controls




TERM	LOCATION	PAGE	DEFINITION
I003	D125A	10	Bit 0
I013	D129B	10	Bit 1
I023	D124B	10	Bit 2
I033	D125C	10	Bit 3
I043	D123A	10	Bit 4
I053	D123C	10	Bit 5
I063	D126B	10	Bit 6
I073	D122B	10	Bit 7
I083	D121A	10	Bit 8
I093	D121C	10	Bit 9
I103	C121C	10	Bit 10
I113	D120B	10	Bit 11
K101	B39C	2	Divert
K111	B38C	2	Read
K121	B37C	2	Write
K140	B35A	2	Main Timing Fault
S120	C112A	13	Ext. Stor. ODD-EVEN Select.
S121	C112C	13	Ext. Stor. ODD-EVEN Select.



TERM	LOCATION	PAGE	DEFINITION
T000	E101A	14	XX0X, XX4X
T001	E101C	14	XXIX, XX5X
T002	E100A	14	XX2X, XX6X
T003	E100C	14	XX3X, XX7X
T010	E99A	14	XX0X-XX3X
T011	E99C	14	XX4X-XX7X
T012	C117A	14	XX0X-XX3X
T013	C117C	14	XX4X-XX7X
T100	D115A	14	0XXX, 4XXX
T101	D115C	14	1XXX, 5XXX
T102	D114A	14	2XXX, 6XXX
T103	D114C	14	3XXX, 7XXX
T110	D113A	14	0XXX-3XXX
T111	D113C	14	4XXX-7XXX
T112	D112A	14	0XXX-3XXX
T113	D112C	14	4XXX-7XXX
T400	E98A	14	Bit 0
T401	E98C	14	Bit 1
T402	E97A	14	Bit 2
T403	E97C	14	Bit 3
T404	E96A	14	Bit 4
T405	E96C	14	Bit 5
T406	E95A	14	Bit 6
T407	E95C	14	Bit 7
T408	E94A	14	Bit 8
T409	E94C	14	Bit 9
T410	E93A	14	Bit 10
T411	E93C	14	Bit 11





TERM	LOCATION	PAGE	DEFINITION
F100	E34	4	XXXX00
F103	E33	4	XXXX11
F110	E30	4	XX00XX
F113	E28	4	XX11XX
F126	E23	4	11XXXX
F227	D16B	5	0X
F361	F120C	6	Bit 6 F ¹ Register
F500	F110C	6	11111X
F508	E62C	6	Selective Stop
F513	E106A	6	XX00
F521	E13A	6	XX77, XX00
I013	D129B	10	Bit 1 I --- Inverters
I023	D124B	10	Bit 2
I063	D126B	10	Bit 6
I073	D122B	10	Bit 7
I083	D121A	10	Bit 8
I093	D121C	10	Bit 9
I103	C121C	10	Bit 10
I113	D120B	10	Bit 11
I571	F20A	20	Buffer Cable to Input
I572	F19C	20	Buffer Cable to Input
I573	F19A	20	BFR Cable to Input
J100	C45C	1	Step Or Run
J214	B19A	2	Memory Voltages Ok
J901	C20B	1	MC
J903	C18B	1	Load
J904	C17A	1	Load
J911	C23C	1	Clear A
J914	C09A	1	Load
J916	C42C	1	Load + Enter + Sweep
J923	C28C	1	Load
J924	B18C	1	Load
K421	B24C	16	Wait Input
K431	E07C	16	F. H.
K522	B22A	16	Sample
K523	B22C	16	Sample
K532	E06A	16	Enable
K907	E03C	2	Program Step
N320	B27B	1	External Probe
N322	A09B	2	B Cycle 75
M500	F83A	21	Bit 0
M501	F83B	21	Bit 1
M502	F83C	21	Bit 2
M503	F84A	21	Bit 3
M504	F84B	21	Bit 4
M505	F84C	21	Bit 5
M506	F102A	21	Bit 6
M507	F102B	21	Bit 7
M508	F102C	21	Bit 8
M509	F103A	21	Bit 9
M510	F103B	21	Bit 10
M511	F103C	21	Bit 11
V521	C11B	16	Odd Resync Time Sample
V531	E71C	16	Start Timing Chain
V911	B13C	2	Resync Time X5
W400	A02	3	Ext. → INP
W401	A03A	3	Ext. → INP
W410	A04	3	PER → INP
W411	A03C	3	PER → INP



REV. AUTH.	APPROVED	REVISIONS	REFERENCE DRAWINGS
DATE	INITIALS	8-11-61	
COMPONENTS (UNLESS OTHERWISE INDICATED)		TOLERANCE VALUE SIZE	
RESISTORS		CAPACITORS	
DRAWN BY		DESIGNED BY	
TITLE		INPUT	
DRAWING NUMBER		20301700 F	
PAGE		17	


TERM	LOCATION	PAGE	DEFINITION
I023	D124B	10	Bit 3 I ⁻⁻⁻ Inverters
I063	D126B	10	Bit 11 I ⁻⁻⁻ Inverters
I113	D120B	10	Bit 6 I ⁻⁻⁻ Inverters
I400	E73	17	HSP Select
J930	C08C	1	MC
K321	B29C	16	Wait Output
M934	A44C	22	Tape Leader
N322	A09B	2	B Cycle 75
Z001	D73C	9	Bit 0
Z011	D72C	9	Bit 1
Z021	D71C	9	Bit 2
Z031	D70C	9	Bit 3 Z Register
Z041	D69C	9	Bit 4
Z051	D68C	9	Bit 5
Z061	D67C	9	Bit 6
Z071	D66C	9	Bit 7








Note: Terms not in alpha-numeric order


TERM	LOCATION	PAGE	DEFINITION
F206	D26B	5	B ₃
F248	C102C	5	75
F563	C123B	6	0100 4 quarter
F583	B21C	6	10, 20, 30, 40 → R
F585	B14C	6	0120 ₈
I506	E09C	20	Clear Buffer Controls
I536	F50A	21	Compare (BER = BXR)
I585	B25C	20	Storage Sequence Interrupt
J003	D08A	2	E1
J007	C13C	2	1 quarter
J032	C34B	2	4
J033	C33C	2	E-4 quarter
J035	D06C	2	E-4 quarter
J040	D01C	2	E-4 quarter
J232	E08C	2	D + Buffer Cycle
J441	C45A	16	I/O Seq. Control
J916	C42C	1	Load Or Enter Or Sweep
J936	C43A	2	C Or Buffer Cycle
J938	F09A	1	MC + RUN
J939	C21C	1	MC
M900	A13B	22	MC
M935	A13C	22	Man. Interrupt
M937	A14A	22	Selective Jump
M938	A14B	22	
M939	A14C	22	
N321	E37B		DX5 - BFR
V001	A45A	1	T-1
V003	A44A	1	T-3
V107	F21C	20	T-7
X911	F29C	20	Storage Seq. Interrupt
F553	B115A	6	7200 + 7300 + Forced 71XX




























000


I 2 3 4 5 6




NOTE:
THESE CARDS ARE LOCATED ON
CARD RACK (CHASSIS 10200).


REV. AUTH. DATE REC. INV. CHG. APPROVED	REFERENCE DRAWINGS		
	COMPONENTS (UNLESS OTHERWISE INDICATED)		
	TOLERANCE	VALUE	SIZE
	RESISTORS		
	CAPACITORS		
	TITLE		
	REGISTER SET (M) CARDS		
R	APPROVED	CHECKED	DRAWN
F	SIG	SIG	SIG
D	DESIGNED		
CONTROL DATA CORPORATION			
PROJECT OR PRODUCT			
160-A			
DRAWING NUMBER			
20302700			
PAGE 27			








0 0





COMMENT SHEET

CONTROL DATA 160-A Computer
Customer Engineering Diagrams
Pub. No. 60014200

FROM NAME : _____

BUSINESS
ADDRESS : _____

COMMENTS: (DESCRIBE ERRORS, SUGGESTED ADDITION OR
DELETION AND INCLUDE PAGE NUMBER, ETC.)

CUT ALONG LINE

COMMENT SHEET

CONTROL DATA 160-A Computer
Customer Engineering Diagrams
Pub. No. 60014200

FROM NAME : _____

BUSINESS
ADDRESS : _____

COMMENTS: (DESCRIBE ERRORS, SUGGESTED ADDITION OR
DELETION AND INCLUDE PAGE NUMBER, ETC.)

CUT ALONG LINE

NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.

FOLD ON DOTTED LINES AND STAPLE

NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.

FOLD ON DOTTED LINES AND STAPLE

