-1604 COMPUTER

Volume 3: MAINTENANCE



INSTRUCTION BOOK




CONTROL DATA CORPORATION

MINNEAPOLIS MINNESOTA

1604 COMPUTER

Volume 3: MAINTENANCE



INSTRUCTION BOOK

PUBLICATION 033a





GENERAL TABLE OF CONTENTS

Volume 1 Description and Operation

Chapter 1 General Description

2 Operation

Volume 2 Principles of Operation

Chapter 1 Introduction

2 Control Section

3 Arithmetic Section

4 Storage Section

5 Input-Output Section

6 Console Input-Output Equipment

7 Power and Cooling

Volume 3 Maintenance

Chapter 1 Introduction

2 Diagnostic Maintenance

3 Console Equipment

4 Power System

Volume 4 File of Equations

Volume 5 Diagrams



TABLE OF CONTENTS

Chap	oter 1 Introduction	1-1
	Computer Identification Numbering System	1-2
	Test Equipment	1-2
Chapt	er 2 Diagnositc Maintenance	2-1
•	Test Programs	2-1
	Diagnosis from Console	2-3
	Logical Circuit Maintenance	2-3
	Storage Maintenance	2-5
	Storage Waveforms	2-7
	Command Timing Charts	2-10
Chapt	er 3 Console Input-Output Equipment	3-1
	Additional Typewriter Procedures	3-1
	Modifications	3-2
Chapt	er 4 Power System	4-1
Figur	e e	·
1-1	Cable Connector Identification	1-4
1-2	Card Side of a Typical Chassis	1-6
3-1	PT Reader Modifications	3-2
4-1	Regulator Panel	4-2
4-2	Circuit for Flashing MG Exciter	4-2
Table		
4-1	Circuit Breaker and Fuse Location	4-3
Appen	dices	
Α	Installation	A-1
В	Card Schematics	B-1
C	Preventive Maintenance Schedule	C-1
D	Cabling Information	D-1





1604 Computer Cabinet



CHAPTER 1

INTRODUCTION

This volume of the instruction book presents general information for maintaining the basic 1604 system. Its scope does not include all the intricacies of maintaining the computer, as it is assumed this knowledge has been acquired at Control Data training courses. Maintenance of external equipments such as the 1607 magnetic tape system and the 1605 adaptor is contained in the instruction manuals for these equipments.

Computer maintenance falls into the categories of preventive and corrective maintenance. Preventive maintenance is aimed at preventing failures during operation and consists of such procedures as lubricating, cleaning, running test programs, and checking for worn or marginal mechanical parts. Corrective maintenance consists of diagnosing, locating, and remedying the cause of a failure after it has occurred. This manual is mainly concerned with diagnosis and location of the cause of failure.

Of first importance in maintenance is a complete and thorough knowledge of the equipment. The primary sources of information about the logic of the computer are: Principles of Operation (volume 2), File of Equations (volume 4) and Logic Diagrams (volume 5). The File of Equations is the ultimate source of such information. In addition, the following aids to maintenance are provided:

Command Timing Charts (chapter 2 of this volume). The commands that execute each instruction are listed in sequential order (according to the relative computer time at which they occur).

Diagrams (volume 5 and appendix B of this volume). The logic and circuit diagrams in volume 5 show the logic of the computer according to functional areas. Schematic diagrams for the printed circuit cards are in appendix B.

Preventive Maintenance Schedule (appendix C of this volume). This schedule tabulates periodic preventive maintenance procedures.

Parts List. The Parts List provides information necessary for replacing defective parts and components. The units parts list section includes all components for a particular unit (cards, chassis, cabinet); the component parts list section

is a composite list of all components in the equipment.

Card Tester Manual. The card tester built by Control Data is a special purpose unit of test equipment for checking the performance of printed circuit cards. Test procedures and typical waveforms for each card type are provided in the manual.

TEST EQUIPMENT

Other test equipment necessary for servicing the computer consists of an ordinary voltohmeter, vacuum tube voltmeter (Hewlett-Packard HP-400D or equivalent) and a good oscilloscope (Tektronix 543 or equivalent). In addition to the ordinary hand tools commonly employed in electrical and mechanical maintenance a taper pin insertion tool and a crimping tool are needed.

COMPUTER IDENTIFICATION NUMBERING SYSTEM

A coordinate numbering system is used throughout the computer installation to locate exactly all items. Familiarization with this system is essential to maintenance. The principles of the system are tabulated in the following pages.

CABINET NUMBERING

Cabinet 0	$\begin{array}{cc} \textbf{Chassis} \\ 0 & 0 \end{array}$	Componer 0 0	ıt
1604 Main Com	puter	10000	
1604 Console		20000	
1607 Magnetic	Tape System	3 0 0 0 0	
1605 Adaptor		40000	
1606 Printer C	ontrol	50000	
1608 Adaptor		60000	
1609 Control U	nit	70000	

When chassis or component numbers are not applicable, zeros are used instead.



CHASSIS NUMBERING

Cabinet		Cha	ssis	Component
0	,	0	0	0 0

10000 Cabinet (main computer)

The 8 chassis of the main computer, as viewed from the top, are numbered as illustrated at the right. Fuses for each chassis are considered as mounted on the cabinet rather than the chassis.

10500	10400
10600	10300
10700	10200
10800	10100

Front of Main Cabinet

20000 Cabinet (console)

Relay chassis	20100	Paper tape switch panel	20500
Relay chassis	20200	Electric typewriter	20600
Connector panel	20300	Paper tape reader	20700
Control panel (switches and indicators)	20400	Paper tape punch	20800

Transformers, E-strips and the loudspeaker are considered as mounted on a cabinet rather than a chassis.

COMPONENT NUMBERING

Basic component numbering format:

Component Type	Cabinet	Chassis	Component
$\mathbf{X} \mathbf{X}$	0	0 0	0 0

Components on a Standard Chassis

Components on a standard chassis are numbered consecutively on the unit schematic diagram. The alphabetic designation of the component type is prefixed to the component identification number. Alphabetic designations are: T - transformer

Q - transistor

CR - rectifier

R - resistor



Connectors on a Standard Chassis

The method for numbering each group of two cable connectors on the periphery of a standard chassis is shown in figure 1-1.




Figure 1-1. Cable Connector Identification.



COMPONENT NUMBERING

Printed Circuit Cards on a Standard Chassis

The coordinate system used to designate printed circuit card locations on a standard chassis is illustrated in figure 1-2. The letters and numbers which appear on the chassis are combined in the following format:

Cha	ssis	Ordinate (row)	Abscissa (column)	Test Point
0	0	X	0 0	X

Cabinet numbers are omitted from the printed circuit card locations because equations and card placement are individual to each cabinet. Test point locations are identified by letter (A - top, B - middle, C - bottom) as they are viewed from the wiring side of the card.

Components in a Cabinet but not on a Chassis

All components located within a cabinet but not on a chassis (e.g. fuses) are numbered consecutively according to the basic component numbering format. A special case exists in the 10000 (main computer) cabinet where fuses are numbered with respect to the chassis they protect even though they are not physically located on the chassis.








Figure 1-2. Card Side of a Typical Chassis.



CHAPTER 2

DIAGNOSTIC MAINTENANCE

Diagnosis of failure symptoms and location of their causes is one of the chief maintenance activities. Actual correction of a failure usually consists of the simple replacement of a card. The procedures of diagnostic maintenance are dictated by the prominence of logical structure in the computer and the variety of possible causes of initial symptoms. Analysis of symptoms, based on a thorough understanding of computer logic, is required.

TEST PROGRAMS

The functioning of a given part of the computer is checked by a test program; execution of the program causes operations to be performed in the part under test. The results of the operations are checked to determine if they are proper; an improper result produces one of several indications of a malfunction.

The test programs are available in a separate packet. Some of the programs are briefly described in the following paragraphs.

COMMAND TEST

The command test is the most comprehensive of the test programs. It checks all but three of the individual instructions. Included in the check are most subinstructions which provide options to main instructions. It does not check the transfer instructions (62 and 63) or some subinstructions of the external function instruction (74).

The entire test or an individual instruction may be selected for execution. The test, or selected part of it, may be repeated an optional number of minutes. Occurrence of an error stops the test and causes type out of information pertinent to the point of failure.

ARITHMETIC TEST

The arithmetic test checks the various parts of the computer which perform arithmetic operations, the A accumulator, the U² accumulator, and iterative sequence. It does not necessarily provide the comprehensive check of arithmetic instructions included in the command test. The test stops at the point of failure as indicated at the console by the content of registers displayed after stopping. The test is made up of the following parts:

•

CONTROL DATA CORPORATION Computer Division

- 1) Index Registers checks index and R registers
- 2) Add-Subtract checks the accumulator pyramid primarily
- 3) Integer Multiply-Divide checks accumulator pyramid and parts of the iterative sequence
- 4) Fractional Multiply-Divide checks accumulator pyramid and parts of the iterative sequence
- 5) U^2 Register checks U^2 accumulator pyramid and associated circuits
- 6) X Register checks the numerous uses of this register
- 7) Floating-Fix checks floating-point and fixed-point instructions by comparing the results obtained from executing a floating-point instruction with those obtained from executing the corresponding fixed-point instruction. The same quantities are used as operands.

STORAGE TEST

This test checks the circuits employed in referencing each address in storage. Although it is intended to check marginal circuits, it will also reveal malfunctions that occur in normal conditions. It consists of the following parts:

- Changing noise pattern while operating with low margins, changing
 patterns of bits are written and read. The reading and writing operations
 are checked for interference resulting from noise generated by the
 changing patterns.
- 2) Fixed noise pattern similar to part 1 except that fixed patterns are used.
- 3) Diverter check while operating with high margins, the writing and reading of bits are checked for errors caused by slow diverter circuits.

PAPER TAPE TEST

This test checks the performance of both the reader and punch during long continuous runs of tape and during short runs involving many starts and stops. A test tape is read and stored and the information is punched out. The new tape is read and compared with the original tape.

TYPEWRITER TEST

The operation of the typewriter is checked by typing in data which is subsequently typed out. The operator must make a visual comparison of output data with input data.



MAGNETIC TAPE TEST

The performance of the 1607 or the IBM tape units used with the 1605 adaptor are checked by this test. For either case the test causes the unit to perform all operations that can be required of it. The results of the operations are then examined for errors.

DIAGNOSIS FROM CONSOLE

The console with its display of register contents, background lights and operating controls provides for the first level of diagnosis. A test program reveals the presence of a malfunction and the general area of computer logic causing it. The first steps in localizing the failure to a more specific area, for example, a given register or instruction are accomplished by use of the console. For a description of the operating controls and background indicators see chapter 1 Operation, in volume 1.

Suppose, for example, the original symptom of the malfunction was improper results for instruction 14 Add. Since there are several possible causes of such a malfunction, the first step is to eliminate some of these possibilities. The basic procedure at the console is to execute in the step mode several of the other instructions (11 Increase A, 45 Add Logical etc.) which involve the adding operation.

After stepping through each of these instructions the actual result displayed in A is compared with the correct result. If instruction 11 also fails the malfunction must be in an area common to 11 and 14. Thus certain of the potential causes have been eliminated as possibilities. If, on the other hand, instruction 11 does not fail, the malfunction must be in an area not common to 11 and 14. This also eliminates certain other potential causes as possibilities. This procedure is continued, using more instructions, until the number of possibilities is greatly reduced. At this point the methods of the next section can be employed for complete identification of the cause of the malfunction.

LOGICAL CIRCUIT MAINTENANCE

After console diagnosis has indicated the circuits which may be causing the malfunction the operation of these circuits is examined by means of an oscilloscope.

In some cases observation of circuits in a static condition is sufficient; however examination of dynamic circuit conditions is often required. This is done by repeated execution of an instruction that uses the circuit. The UP position of the Storage Mode switch provides a convenient way of making such repetitions.

Information relevant to localizing the cause to a group of circuits and then to an individual circuit is contained in:

- 1) the file of equations (volume 4)
- 2) the command timing charts (at end of this chapter)
- 3) logic diagrams (volume 5)

The jack location and test point information required in taking waveforms for each circuit are provided by equations and diagrams.

The operation of a circuit card is examined by means of waveforms taken at its test points. The test points are on card output. Since the cards are basically inverters, waveforms are the inversion of the card inputs. The common ground connection for the oscilloscope is made at the outer chassis edge. A synchronizing signal for the oscilloscope can be obtained from the test point of another circuit. Typically the synchronizing source is chosen to produce a signal just in advance of the time when a circuit is to be examined.

Occasionally it is necessary to look at signals on the individual pins of a card. This is done by removing the adjacent bars which hold the cards in position, removing the card, inserting the card extender, and plugging the card into the extender. On the extender the pins of the card under test are easily accessible.

TEST MODE

There are some situations for which the simple repetition of an instruction does not yield satisfactory dynamic waveforms. Examples of such situations are:


- 1) deep end a sequence fails to exit
- 2) clean start is required, that is, observations are to be made after master clear.

The test mode is established by simultaneously depressing the Clear switch and raising the Start-Step switch. Raising the Clear switch (external master clear) terminates the test mode.

In the test mode the 60-cycle line frequency is employed as a low-speed oscillator to produce alternate master clears and start pulses (see below). During one cycle (16.6 milliseconds) the internal master clear is held on. The following cycle produces a



start pulse at the beginning. The computer is allowed to run until the next master clear (16.6 milliseconds later).



The start pulse initiates execution of instructions beginning with address 00000. Operation continues until the master clear occurs, or until a malfunction or stop occurs. Typically, an instruction is entered in the upper position of address 00000 such that it acts on the circuit to be checked.

STORAGE MAINTENANCE

Normally maintenance for the storage section involves running a test either to find marginal failures, as in preventive maintenance, or to locate the cause of an actual failure. The tests reveal the addresses or bits where the failure occurs. When the location has been determined the circuits are examined with the oscilloscope.

Much of storage maintenance is accomplished at the console by the use of the two storage test switches. The Mode switch in the UP position provides for repeatedly reading and executing the same pair of instructions which causes repeated references to the storage locations involved. The Mode switch in DOWN position provides for sweeping through (successively) all the addresses in storage.

The Margin switch in UP position raises the reference voltage on sense amplifiers, making them less sensitive to weak signals. In DOWN position this switch lowers the reference voltage to make the sense amplifiers more sensitive.

Storage maintenance requirés a thorough knowledge of the storage section (chapter 4, volume 2). Pertinent diagrams are located in volume 5.

STORAGE TESTS

Storage testing for preventive maintenance is usually done by means of the test programs, however, a second method may be used to quickly enter the test from the console.

First, a test word (all "1's" or all "0's") is loaded into the A register and from there into every location. Second, the content of each location is read into the A register and a zero test is then made on A. Since the zero test checks both positive zero (all "0's") and negative zero (all "1's") it should always detect a zero. If a non-zero value is detected, a fault has occurred and operation stops. After stopping, the address of the fault is given by the content of the specified index register while the faulty bit (or bits) are indicated by the content of the A register.

A test word of all "1's" is used with high margins which reduces sensitivity and tends to cause weak signals to be dropped. The all "0's" test word is used with low margins which increases sensitivity and tends to cause spurious signals to be picked up.

Loading Storage With Test Word

- 1) Load address 00000 with the instructions 55 1 00000 (Index Jump) 20 1 00000 (Store A). Execution of this loop will load the test word to all addresses.
- 2) Master Clear
- 3) Enter test word in A
- 4) Enter 77777 in B¹
- 5) Raise Start-Step switch. Computer will stop when all addresses have been loaded with test word.

Testing Storage with All "1's" or "0's"

One storage is loaded with all "1's" or "0's" a zero test is made on each location. A 4-instruction loop loads A with the content of each location and then makes a zero test on A.

Address	Upper Instruction	Lower Instruction
00000	51 1 00001	12 1 00000
00001	22 0 00000	76 0 00000

(A is tested for both negative and positive zero by the 22.0 instruction.) Repetition of the loop stops when a non-zero value is detected. If no fault occurs it stops when the content of address 00000 is read into A. The test is initiated by the following procedure:

- 1) Load addresses 00000 and 00001 with the above instructions.
- 2) Master clear.
- 3) Raise Start-Step switch. Computer will stop immediately. This is not due to a failure; it results from reading the content of 00001 into A.



4) Raise Start-Step switch again. The test will run now until a failure occurs or the test ends at address 00000.

STORAGE WAVEFORMS


The preceding section describes techniques for determining whether there is a malfunction in the operation of storage. These techniques also reveal the address and bit of the malfunction. Further isolation to a specific card is accomplished by means of waveform analysis. Observed waveforms from pertinent cards are compared with normal waveforms from cards of the same type.

The normal waveforms from the various types of storage cards are included here. Card type 53 is omitted due to the similarity to the standard inverter circuit. In general, these waveforms were taken from circuits in even storage with the computer operating in the sweep mode.


Most of the waveforms are composite because of the sweep mode. For example the waveform for the 52 card shows both the working time of the diverter (rectangular portion) and also the period when it is not in use (base line).

For all waveforms the oscilloscope is connected so that negative voltages produce upward deflection.

R/W DRIVER, 51 CARD



Read Side, Test Point A



Write Side, Test Point C


- 1) Rounded pulse is a reflected read pulse from another driver that is turned on when this one is off.
- 2) Squared off pulse shows when this driver is turned on.

Vertical Sensitivity: 10 volts/cm


Sweep: $2 \mu sec/cm$



DIVERTER, 52 CARD




Good diverter



- 1) End of read pulse
- 2) End of write pulse
- 3) Straight base line (a sign of a good diverter) shows time when diverter is on.
- 4) Step in base line indicates bad diverter due to faulty output transistor.
- 5) Slow drop off indicates marginal card.


Vertical Sensitivity: 5 volts/cmSweep: $2 \mu \text{sec/cm}$

CURRENT SOURCE, 54 CARD



Vertical R/W source

Vertical and horizontal sources should be very similar





Horizontal R/W source

Vertical Sensitivity: 1 volt/cm

Sweep: $2 \mu sec/cm$

INHIBIT GENERATOR, 55 CARD





all "1's"

Vertical Sensitivity: 10 volts/cm


Sweep: $2 \mu sec/cm$

CONTROL DATA CORPORATION -


Computer Division




SENSE AMPLIFIER, 56 CARD



Test Point A




all "0's"




Test Point B

Test points A and B should yield essentially the same waveforms.



Test Point C




Test Point D

Vertical Sensitivity: 1 volt/cm


Sweep: $2 \mu sec/cm$

Z REGISTER OUTPUTS



Upper trace: Set side of Z with all "1's"

Lower trace: Quadrant selection



Upper trace: Set side of Z with all "0's"

Lower trace: Quadrant selection

Vertical Sensitivity: 2 volts/cm

Sweep: $10 \,\mu sec/cm$

COMMAND TIMING CHARTS

INTRODUCTION

The computer successively executes instructions from internally-stored programs by a sequence of commands. A command accomplishes one act, for example transmitting data from one register to another or clearing a register. The operation code of the instruction to be executed selects one of the control sequences. This sequence is then initiated to generate the appropriate commands as determined by the operation code.

All commands involved in the execution of an instruction are listed in the order of occurrence in the command timing charts. The instruction sequence used to generate the commands is specified under the heading Sequence.

Entries in the Time column indicate the phase time (0.2 μ sec in duration) at which the associated command signal occurs. These phase times are related to the phase times at which the sequence is initiated. Initiate time is always considered as time 00. For command signals rising from control flip-flops (FFs) rather than control delays, the entry in the Time column indicates the last time the signal is clocked. Usually this is the time when the control FF is set. The resulting command does not actually take effect until approximately two phase times later.

The three entries given under Execution Times take account of the time for three cases of instruction use. Variations in execution time are caused by such factors as:

- 1) Upper or lower position in instruction word
- 2) Consecutive references to the same storage unit
- 3) Storage reference at end of preceding instruction

All three time entries are determined by averaging the times for a long list of the same instruction. Minimum time is an average of a list arranged so that the factors above have minimum values; maximum time is an average of a list in which these factors have maximum values; and average time applies to a list arranged for typical values of the factors.

Comments in the Remarks column describe the function of the command in the execution of the instruction.

^{*}It should be noted that those commands which are generated but are not pertinent to the execution of the instruction have been omitted from the charts.

CONTROL DATA CORPORATION

Computer Division



GLOSSARY OF ABBREVIATIONS

Α arithmetic register Adv Clk advance clock AQthe double-length register comprised of A and Q $\mathbf{B}^{\mathbf{b}}$ the designated index register Buf buffer Comp complement Exp exponent FFflip-flop Init initiate Inst instruction Int interrupt t^2t^3 the inverter rank preceding R $t^{5}t^{6}$ the inverter rank between the storage circuits and the arithmetic and control circuits LQX the logical (bit-by-bit) product of Q and X m the base execution address M the modified execution address Neg negative P program address register Part partial Pos positive Q auxiliary arithmetic register R. address buffer register Red reduce SR sign record \mathbf{n}^1 program control register u^2 auxiliary program control register X exchange register \boldsymbol{z} storage restoration register

subscript f final contents of a register
subscript i initial contents of a register
subscript L lower half of a register

subscript LA the address portion (lowest 15 bits) of the lower instruction

(arrow) transmit the contents

(parentheses) contents of a register

subscript U upper half of a register

()

subscript UA the address portion (lowest 15 bits) of the upper instruction



CODE RNI

INSTRUCTION

FUNCTION

Read Next Instruction | Prepare computer for receipt of instruction word from storage and for execution of next instruction.

SEQUENCE:

Read Next Instruction

EXECUTION TIME:

TIME	COMMAND	CONDITION	REMARKS
00	Adv P2 to P1	Full Exit	Add 1 to (P _i)
00	Initiate Storage	Full Exit	Reference address P _i + 1
00	Wait Storage	Full Exit	
08	Set Exit FF	Full Exit	Establish mode for concluding the instruction
80	Clear Exit FF	Half Exit	
09	Clear U	Full Exit	
09	Clear U	Half Exit	Set up current instruction in U ¹ U
10	Bp→I ₅ I ₃		
11	Set Stop II FF		Step or stop or breakpoint
11	I ⁵ I ⁶ →U ¹	Full Exit	
11	$\Lambda_{\mathbf{T}} \longrightarrow \Lambda_{\mathbf{T}}$	Half Exit	
11	Clear R ¹		Prepare R ¹ for receipt of (B ^b)
11	Clear Interrupt Lockout FF	Interrupt Complete	P=00007 terminates the interrupt instruction routine
12	Wait Step		RNI stops to await subsequent start or step pulse
14	$I^2I \xrightarrow{3} R^1$	b ≠ 0	Transfer (Bb) to Ri
14	$U_{\mathbf{J}} \longrightarrow U_{\mathbf{S}}$		
1 5	Clear X		
	1	1	

CONTROL DATA CORPORATION -

Computer Division



CODE Ol ARS INSTRUCTION A Right Shift

FUNCTION
Shift (A) right M places

SEQUENCE:

Zero Address (H2-- V2--)

EXECUTION TIME:

4.0 us. min. (Lower Inst.) 2.8 us. + .4 us./shift avg., 54.4 us. max. 5.6 us. min. (Upper Inst.)

***************************************		5.6 us. min. (Up	per inst.)
TIME	COMMAND	CONDITION	REMARKS
00	U¹→U²		Transfer M to U ²
04	Add R1 to U2	ъ ≠ 0	Modify m to M
06	$U^2 \longrightarrow R^2$	٦)	
07	$R^2 \longrightarrow R^1$	}	Place shift count in R ¹
09	Set Shift Fault	Shift >12710	
10	Set A Right FF	R ≠ 0	
10	Init. Shift		•
11	Set Exit Control FF		
12	Red. R ¹ to R ²	$R \neq 0$	Reduce shift count; shift
12	Shift l Place	R ≠ 0	
13	Half Exit	R = 0	
13	Full Exit	R = 0	
			·



CODE 02 QRS INSTRUCTION Q Right Shift

FUNCTION Shift (Q) right M places

SEQUENCE:

Zero Address (H2-- V2--)

EXECUTION TIME:

4.0 us. min. (Lower Inst.) 2.8 us. + .4 us./shift avg., 54.4 us. max.

	5	.6 us. min. (Upper	r Inst.) 2.0 us. + .4 us./snlit avg., 54.4 us. may
TIME	COMMAND	CONDITION	REMARKS
00	U¹→U²		Transfer m to U ²
04	Add R1 to U2	ъ ≠ 0	Modify m to M
06	U ² >R.²	۱ ا	
07	$R^2 \longrightarrow R^1$	}	Place shift count in R1
09	Set Shift Fault	Shift >12710	
10	Set Q Right FF	R ≠ 0	
10	Init. Shift		
11	Set Exit Control FF		
12	Red. R1 to R2	$R \neq 0$	Reduce shift count; shift
12	Shift l Place	R ≠ 0	
13	Half Exit	R = 0	
13	Full Exit	R = 0	



CODE 03 LRS

INSTRUCTION AQ Right Shift

FUNCTION Shift (AQ) right M places

SEQUENCE:

Zero Address

EXECUTION TIME:

4.0 us. min. (Lower Inst.) 2.8 us. + .4 us./shift avg., 54.4 us. max.

IME	COMMAND	CONDITION	REMARKS
00	$U_1 \longrightarrow U_S$		Transfer m to U ²
04	Add R1 to U2	ъ≠0	Modify m to M
06	U ² →R ²	\	
07	$\mathbb{R}^2 \longrightarrow \mathbb{R}^1$	<u> </u>	Place shift count in R1
09	Set Shift Fault	Shift >12710	
10	Set A and Q Right	R ≠ O	
11	Set Exit Control FF		
12	Shift 1 Place	R≠O }	
12	Red. R ¹ to R ²	R ≠ O ∫	Reduce shift count; shift
13	Half Exit	R = 0	
13	Full Exit	R = O	
			 -15



CODE 04 ENQ

INSTRUCTION Enter Q

FUNCTION Transfer M to Q^1 , extend the sign

SEQUENCE:

Zero Address (H2-- V2--)

EXECUTION TIME:

2.8 us. min., 3.0 us. avg., 3.2 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹—>U²		Transfer m to U ²
01	Clear X ¹		Prepare X for use as exchange register
03	$A^2 \longrightarrow Q^1$		Store (A ₁) temporarily in Q ¹
03	Clear A ¹		Prepare A to receive M
04	Add R ¹ to U ²	ъ ≠ 0	Modify m to M
07	Set f = 04 FF	7	
07	Set f = 04,10,11 1	'F'	Conditions later commands
07	$U^2 \longrightarrow X^1$ [A] (with extension		Place M in lower 15 stages of X ¹ , extend the 15th bit through X
08	$X^1 \longrightarrow X^2$		Place M in X ² for transfer to A
09	Half Exit		
09	Full Exit		
13	Part. Add X ² to A ¹		Transfer M to A ¹
14	$Q^1 \longrightarrow Q^2$		Store (A _i) in Q ²
14	A ¹ >A ²	unconditional	Transfer M to A ²
15	A ² >Q¹		Transfer M to Q
15	$Q^2 \longrightarrow A^1$		Restore (A _i) to A
			_
		!	
	i -		

CONTROL DATA CORPORATION -

Computer Division



CODE 05 ALS

INSTRUCTION A Left Shift

FUNCTION Shift (A) left M places

SEQUENCE:

Zero Address (H2-- V2--)

EXECUTION TIME:

4.0 us. min. (Lower Inst.) 2.8 us. + .4 us./shift avg., 54.4 us. max. 5.6 us. min. (Upper Inst.)

TIME	COMMAND	CONDITION	REMARKS
00	$U^1 \longrightarrow U^2$		Transfer m to U ²
04	Add R ¹ to U ²	ъ ≠ 0	Modify m to M
06	U²_→R²	1	
07	$R^2 \rightarrow R^1$	<u> </u>	Place shift count in R1
09	Set Shift Fault	Shift >12710	
10	Set A Left FF	R≠O	
10	Init. Shift		
11	Set Exit Control		
12	Red. R ¹ to R ²	R ≠ 0 }	Reduce shift count; shift
12	Shift 1 Place	R ≠ 0	
13	Half Exit	R = 0	
13	Full Exit	R = 0	



CODE 06 QLS

FUNCTION Shift (Q) left M places

Zero Address (H2-- V2--)

EXECUTION TIME: 4.0 us. min. (Lower Inst.) 2.8 us. 4 lb us. /shift ave

TIME	COMMAND	CONDI	TION	REMARKS
01	U¹->U²			Transfer m to U ²
04	Add R ¹ to U ²	ъ≠o		Modify m to M
06	$U_S \rightarrow K_S$			Place shift count in R ¹
07	R ² →R ¹			Place Shift comit in N
09	Set Shift Fault	Shift Count	12710	
10	Set Q Left FF	R ≠ 0		
10	Init. Shift			
11	Set Exit Control FF			
12	Red. R ¹ to R ²	R ≠ 0	J	Reduce shift count; shift
12	Shift 1 Place	R ≠ 0	S	neduce sitt v courty sitte
13	Half Exit	R = 0		
13	Full Exit	R = 0		
			·	
	·			

CONTROL DATA CORPORATION -

Computer Division



CODE 07 LLS

Shift AQ left M places

SEQUENCE: Zero Address (H2-- V2--)

EXECUTION TIME: 4.0 us. min. (Lower Inst.) 2.8 us. + .4 us./shift avg., 54.4 us. max

TIME	COMMAND	CONDITION	REMARKS
00	U¹—>U²		Transfer m to U ²
04	Add R1 to U2	b ≠ 0	Modify m to M
06	U ² ->R ²	\	
07	R ² →R ¹	<u> </u>	Place shift count in R ¹
09	Set Shift Fault	Shift >12710	
10	Set A and Q Left FF's	R≠O	
10	Init. Shift		
11	Set Exit Control FF		
12	Shift 1 Place	R≠0 }	Dodings and the same state of the
12	Red. R1 to R2	R≠0 ∫	Reduce shift count; shift
13	Half Exit	R=O	
13	Full Exit	R=O	



CODE 10

ENA

INSTRUCTION

SEQUENCE: Zero Address (H2-- V2--)

EXECUTION TIME: 2.8 us. min., 3.0 us. avg., 3.2 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	$U_{J} \rightarrow U_{S}$		Transfer m to U ²
01	Clear X1		Prepare X for use as exchange register
03	Clear Al		Prepare A to receive M
04	Add R ¹ to U ²	b ≠ 0	Modify m to M
07	Set F = 04,10,11 F	F	Conditions later commands
07	U ² →X ¹ LA (with extension)		Place M in lower 15 stages of X, extend the 15th bit through X.
08	x₁→x²		Place M in X ² for transfer to A
09	Half Exit		
09	Full Exit		
13	Part. Add X ² to A ¹		Transfer M to A.



CODE

INA

FUNCTION

Add M to (A), store the result in A

SEQUENCE:

Zero Address (H2-- V2--)

EXECUTION TIME: 2.8 us. min., 3.0 us. avg., 3.2 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹→U²		Transfer m to U ²
01	Clear X1		Prepare X for use as exchange register
04	Add R1 to U2	ъ 🗲 О	Modify m to M
07	Set f = 04,10,11 F	F	Conditions later commands
07	U ² →X ¹ IA (with extension)		Place M in lower 15 stages of X, extend the 15th bit through X.
08	X ₁ →X ₂		Position M in X ² for addition to A
09	Full Exit		
09	Half Exit		
13	Add X ² to A ¹		Add M to A
		·	



CODE LDA

INSTRUCTION

FUNCTION Transfer (M) to A

SEQUENCE:

Read Operand (H3-- V3--)

EXECUTION TIME:

4.8 us. min., 7.2 us. avg., 9.6 us. max.

			All the second s
TIME	COMMAND	CONDITION	REMARKS
00	U¹->U²		Transfer m to U ²
Ol	Clear X1		Prepare X for use as exchange register
04	Add R1 to U2	ъ≠0	Modify m to M
04	Init. Storage		
06	Clear A1		Prepare A ¹ to receive M
10	Wait Storage		
15	I ⁵ I ⁶ >X¹		Transfer (M) to X ¹
16	$X_1 \rightarrow X_5$		Place (M) in X ² for transfer to A
17	Half Exit		
17	Full Exit		
21	Part Add X2 to A1		Transfer (M) to A
			,



CODE 13 LAC

INSTRUCTION
Load A, Complement
(Negative A)

FUNCTION Transfer the complement (M) to A

SEQUENCE:

Read Operand (H3-- V3--)

EXECUTION TIME:

4.8 us. min., 7.2 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	η₁→η²		Transfer m to U ²
01	Clear X1		Prepare X for use as an exchange register
04	Add R1 to U2	ъ 🗲 О	Modify m to M
04	Initiate Storage	}	
06	Clear A1		Prepare A for receipt of (M)
10	Wait Storage		ı
15	I ₂ I ₆ >X ₁		Transfer (M) to X1
16	Comp. $X^1 \rightarrow X^2$		Complement (M)
17	Half Exit		
17	Full Exit		
21	Part Add X ²		Transfer complement (M) to A
	W X		
	·		



CODE 14 ADD

INSTRUCTION Add

FUNCTION
Add (A) and (M), store the sum in A

SEQUENCE:

Read Operand (H3-- V3--)

EXECUTION TIME:

4.8 us. min., 7.2 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹->U²		Transfer m to U ²
01	Clear X1		Prepare X for use as an exchange register
04	Add R1 to U2	b ≠ 0	Modify m to M
04	Init. Storage		
10	Wait Storage		
15	I ₂ I _e ->X ₁		Transfer (M) to X1
16	$X^1 \rightarrow X^2$		Place (M) in X ² for addition to A
17	Half Exit		
17	Full Exit		
21	Add X ² to A ¹		Add (M) to A ¹





CODE 15 SUB

INSTRUCTION

FUNCTION

Subtract (M) from (A), store the difference in A

SEQUENCE:

Read Operand (H3-- V3--)

EXECUTION TIME: 4.8 us. min., 7.2 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹->U²		Transfer m to U ²
01	Clear X ¹		Prepare X for use as an exchange register
04	Add R1 to U2	b ≠ 0	Modify m to M
04	Init. Storage		
10	Wait Storage		
15	I ⁵ I ⁶ →X¹		Transfer (M) to X1
16	Comp. $X^1 \longrightarrow X^2$		Complement (M)
17	Full Exit		
17	Half Exit		
21	Add X ² to A ¹		Add complement (M) to A
•			



CODE 16 LDQ

INSTRUCTION Load Q FUNCTION

Transfer (M) to Q

SEQUENCE:

Read Operand (H3_- V3_-)

EXECUTION TIME:

4.8 us. min., 7.2 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	$U^{1} \rightarrow U^{2}$		Transfer m to U ²
Ol	Clear X ¹		Prepare X for use as an exchange register
04	Add R ¹ to U ²	ъ≠ 0	Modify m to M
04	Init. Storage		
06	Clear A ¹		Prepares A ¹ for receipt of (M)
07	$A^2 \longrightarrow Q^1$		Store (A _i) temporarily in Q
10	Wait Storage		
15	$I^5I^6 \longrightarrow X^1$		Transfer (M) to X
1 5	Set f=16, 17 FF		Conditions later commands
16	$X^1 \longrightarrow X^2$		Place (M) in X ² for transfer to A
17	Half Exit		
17	Full Exit		
21	Part. Add X ² to A ¹		Add (M) to A ¹
22	$Q^1 \longrightarrow Q^2$		Place (A _i) in Q ² for transfer back to A
22	$A^{1} \longrightarrow A^{2}$		Unconditional transfer of (M) to A ²
23	$A^2 \rightarrow Q^1$		Transfer (M) to Q ¹
23	$Q^2 \rightarrow A^1$,	Restore (A _i) to A
			D === 10/00
	1		Rev. 12/60



CODE 17 LQC

INSTRUCTION Load Q, Complement (Negative Q)

FUNCTION Transfer the complement (M) to Q

SEQUENCE:

Read Operand (H3-- V3--)

EXECUTION TIME: 4.8 us. min., 7.2 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	η₁→η²		Transfer m to U ²
01	Clear X ¹		Prepare X for use as an exchange register
04	Add R1 to U2	ъ 🗲 О	Modify m to M
04	Init. Storage		
06	Clear Al		Prepare A ¹ for receipt of complement (M)
07	$A^2 \rightarrow Q^1$		Store (A) temporarily in Q
10	Wait Storage		
15	I ⁵ I ⁶ →X ¹		Transfer (M) to X
15	Set F=16,17 FF		Conditions later commands
16	Comp. $X^1 \longrightarrow X^2$		Complement (M)
17	Half Exit		
17	Full Exit		
21	Part. Add X2 to A1		Add complement (M) to A ²
22	$Q^1 \rightarrow Q^2$		Place (A ₁) in Q ² for transfer back to A
22	A¹->A²		Unconditional transfer of (M) to A ²
23	A ² →Q ¹		Transfer complement (M) to Q
23	Q ² ->A ¹		Restore (A ₁) to A



CODE 20 STA

INSTRUCTION Store A

FUNCTION Transfer (A) to M

SEQUENCE:

Write Operand (H4-- V4--)

EXECUTION TIME:

4.8 us. min., 7.2 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	η,—>Ω ₅		Transfer m to U ²
01	Clear X1		Prepare X for use as an exchange register
04	Add R1 to U2	ъ≠0	Modify m to M
04	Init. Storage		
07	A¹->X¹)	
07	Wait Storage	>	Transfer (A) to storage via X
08	Enable Full Write		
15	$X^1 \rightarrow Z^1 Z^2$		
15	Half Exit)	
15	Full Exit		



CODE 21 STQ

INSTRUCTION

Transfer (Q) to M

SEQUENCE: Write Operand (H4-- V4--)

EXECUTION TIME: 4.4 us. min., 7.2 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹→U²		Transfer m to U ²
01	Clear X1		Prepare X for use as an exchange register
02	$Q^1 \longrightarrow Q^2$		Place Qi in Q ² for transfer to A
03	$A^2 \rightarrow Q^1$		Store A _i in Q temporarily
03	Q ² >A ¹		Store Q _i in A temporarily
04	$A^1 \rightarrow A^2$		Unconditional transmission
04	Add R1 to U2	b ≠ 0	Modify m to M
04	Init. Storage		
06	Q¹→Q²		Place A ₁ in Q ² for return to A
07	A ¹ ->X ¹		Transfer Q ₁ to X
07	Wait Storage	9	
80	Enable Full Write		Prepare to transfer Q to storage
11	Q ² ->A ¹		Restore A to A
11	A ² ->Q ¹		Restore Q _i to Q
15	$X^1 \rightarrow Z^1 Z^2$		Transfer Q, to storage
15	Half Exit		
15	Full Exit		



22 CODE FUNCTION
b = 0,1,2 or 3:Normal jump on specified condition of (A)
b = 4,5,6 or 7:Return jump on specified condition of (A) A Jump AJP

SEQUENCE: Normal Jump (b = 0, 1, 2 or 3)
Write Operand (b = 4, 5, 6 or 7)
EXECUTION TIME: 4.0 us. min., 7.2 us, avg., 11.6 us. max. EXECUTION TIME:

TIME	COMMAND	CONDITION	REMARKS
00	U¹—>U²		Place m in U ² for transfer to P
01	Clear X1		Prepare X for use as exchange register for return jump.
Normal	Jump Sequence	3.0 (4) 0	
03	Jump Exit	b=0,(A)=0 b=1,(A)≠0 b=2, A pos b=3, A neg	Jump
03	Half Exit	h	
03	Full Exit	No Jump	Conclude instruction
03	U ² →>P ¹	Jump	Place next instruction address in P
Write (perand Sequence	b=4, A=0 b=5, A≠0 b=6, A pos b=7, A neg	Jump
04	Initiate Storage	Jump	
06	Adv. P1 to P2	Jump	Next address of current routine
07	Half Exit	h	
07	Full Exit	No Jump	
07	Wait Storage	Jump	
08	$P^{1} \longrightarrow X^{2}$	Jump	Transfer next address of main routine to X ² LA
08	U ² >P¹	Jump	Transfer m to P to select 1st instruction word subroutine
08	Enable Partial Write Upper	Jump	Prepare to write next address of main routine into storage



α	A TT
~	A.JF

TIME	COMMAND	CONDITION	REMARKS
08	Set Return Jump F	F Jump	Conditions later commands
08	Enable Partial Write Upper	Jump	Prepare to store next address of main program (P _i)
09	X ₅ —>X ₁	Jump	Position P_i in X^1_{LA} for transfer to X^1_{UA}
11	Clear Ul	Jump	Prepare U ¹ for next instruction
13	$X^1 \longrightarrow X^1 U$	Jump	Place P _i in X ¹ _U for transfer to storage
15	$X^1 \longrightarrow Z^1 Z^2$	Jump	Transfer next address of main program to storage
15	Half Exit	Jump	
15	I ⁵ I ⁶ →U¹	Jump	Transfer first instruction of subroutine to I



CODE 23 QJP

INSTRUCTION Q Jump

FUNCTION
b = 0,1,2 or 3:Normal jump on specified condition of (Q)
b = 4,5,6 or 7:Return jump on specified condition of (Q)

SEQUENCE: Normal Jump (b = 0, 1, 2 or 3)
Write Operand (b = 4, 5, 6 or 7)
EXECUTION TIME: 4.0 us. min., 7.2 us, avg., 11.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	υ¹->υ²		Place m in U ² for transfer to P
01	Clear X1		Prepare X for use as exchange register for
NORMAL	JUMP SEQUENCE		return jump
03	Jump Exit	b=0, (Q)=0 b=1, (Q)≠0 b=2, Q pos b=3, Q neg	Jump
03	Half Exit	No Jump	Conclude instruction
03	Full Exit	Mo Jump	Conclude Instruction
03	U ² >P¹	Jump	Place next instruction address in P
WRITE (PERAND SEQUENCE		
		b=4, Q=0 b=5, Q≠0 b=6, Q pos b=7, Q neg	Jump
04	Initiate Storage	Jump	
06	Adv. P1 to P2	Jump	Next address of current routine
07	Half Exit	h	·
07	Full Exit	No Jump	·
07	Wait Storage	Jump	
08	P¹—>X² IA	Jump	Transfer next address of current routine to X
08	$n_s \longrightarrow b_1$	Jump	Transfer m to P to select 1st instruction word of subroutine



TIME	COMMAND	CONDITION	REMARKS
8	Enable Part. Write Upper (X ¹ LA)	Jump	Prepare to write next address of main routine into storage
8	Set Return Jump B	F Jump	Conditions later commands
9	x²>x¹	Jump	Position P _i in X ¹ _{LA} for transfer to X ¹ _{UA}
1	Clear U ¹	Jump	Prepare U ¹ for next instruction
3	$X^1 \longrightarrow X^1$	Jump	Place P in X ¹ UA for transfer to storage
5	Half Exit	Jump	
5	I ₂ Ie—>∩ ₇	Jump	Transfer first instruction of subroutine to U
5	I ⁵ I ⁶ ->U¹ X¹ _Ü ->Z¹Z²	Jump	Transfer next address of main program to store
		`	



CODE	INSTRUCTION
24	Multiply Integer
MIT	

FUNCTION
Multiply (M) by A; store the 96-bit product in QA

SEQUENCE: Iterative (H^6--V^6--)

EXECUTION TIME:25.2 us.min., 25.2 us. + .8 us./'l' in Q avg., 66.4 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	$U^1 \longrightarrow U^2$		Transfer m to U ²
01	Clear X1		Set X ¹ to zeros
04	Add R1 to U2	ъ ≠ О	Modify m to M
04	Comp. $X^1 \rightarrow X^2$		Set X ² to 'all ones'
04	Init. Storage		Select M
04	Wait Storage		
05	Set Sign Record FF	A neg.	Register the sign of the multiplier
07	Clear R1		Prepare R to hold the step control count
80	Set I ² to 48		Generate step control count
12	I² I³→R¹		Load count in R
13	Clear X1		Prepare X ¹ to receive multiplicand (M)
13	Part. Add X ² to A ¹	A neg.	Complement A if negative
14	ସ¹—>Q²		
14	$A^1 \rightarrow A^2$	unconditional	
14	Clear Al		Transfer multiplier (A _i) to Q
15	Q ² —>A¹		
15	$A^2 \rightarrow Q^1$		
15	Exit to Mult. Ste	p	
15	I ⁵ I ⁶ →X¹		Position (M) in X ² for generation of
16	x¹-⇒x²		> partial products



2	24 MUI				
TIME	COMMAND	CONDITION	REMARKS		
1 6	$R^1 \rightarrow R^2$		Set R ² to 48		
17	Comp. Sign Record	X Neg.	Establish the sign of the product		
18	Comp. $X^1 \longrightarrow X^2$	X neg.	Complement (M) if negative		
EXECU	TE MULTIPLY STEP				
00	Reduce R ¹ to R ²	7 7	Perform the actual multiplication		
00	Shift AQ Right	Classet	Shift to position multiplier bit in sensing		
Ol	$\mathbb{R}^2 \longrightarrow \mathbb{R}^1$	Short) Loop	position. Add (X) to A if multiplier bit is 1, then shift (AQ) right: if the multiplier		
Ol	$A^2 \rightarrow A^1$		bit is 0; shift AQ right. Reduce the step control count once each shift. Exit		
Ol	$Q^2 \longrightarrow A^1$		when the step control count is 0.		
ol	Exit to O	R ≠ 0			
	End Correction	$ \begin{array}{c} R \neq 0 \\ Q_{00}=0 \\ R = 0 \end{array} $	Long Loop		
05	Add X ² to A ¹	Q _{OO} =1			
05	Exit to 0	R ≠ 0	·		
05	Exit to End Correction	R = 0			
EXECU	TE END CORRECTION	J	Evit immediately if the product is		
01	Set Part. Add in A FF		Exit immediately if the product is positive. If the Sign Record flip-flop indicates a negative product in A, Q is		
03	Clear X1		complemented before concluding the routine.		
04	Comp. $X^1 \longrightarrow X^2$				
05	Exit				
05	Half Exit				
05	Part. Add X ² to A ¹				
06	$Q^1 \longrightarrow Q^2$				
07	A ² →Q ¹				
07	$Q^2 \longrightarrow A^1$				
09	Part. Add X ² to A ¹	Sign Record = 1	Rev. 12/60		



CODE 25

DVI

and the remainder in Q.

SEQUENCE: Iterative (H6-- V6--)

EXECUTION TIME: 63.6 us. min., 65.2 us. avg., 66.4 us. max.

			
TIME	COMMAND	CONDITION	REMARKS
00	U¹>U²		Transfer m to U ²
01	Clear X1		Set X ¹ to zeros
04	Add R1 to U2	ъ ≠ О	Modify m to M
04	Init. Storage		Select M
04	Wait Storage		
04	Comp. $X^1 \longrightarrow X^2$		Set X ² to 'all ones'
05	Set Dividend Sign Record FF	Q neg.	
05	Set Sign Record FF	Q Neg.	Record the sign of the dividend
06	Part. Add X ² to A ¹	Q Neg.	Complement A if AQ is neg.
07	Clear R1		Prepare R for divide step count
08	Set I ² to 48		Select divide step control count
10	$Q^1 \longrightarrow Q^2$]	
10.	A ¹ >A ²	unconditional	Interchange (A) and (Q)
11	Q ² →A ¹		
11	$A^2 \rightarrow Q^1$		
12	$I^2 I^3 \rightarrow R^1$		Place step count (48) in R ¹
13	Clear X1		Prepare X1 for receipt of M (divisor)
13	Part. Add X ² to A ¹	A neg.	Complement Q_i if AQ is neg.



25	DVI		
TIME	COMMAND	CONDITION	REMARKS
14	$\theta_{J} \rightarrow \theta_{S}$		
15	I ₂ I ₆ ->X ₁		Transfer Divisor (M) to X
16	X¹→X²		Position (M) in X ² for generating partial dividends
16	R¹→R²		Set $R^2 = 48$
17	Comp. Sign Record FF	X neg.	Establish sign of quotient
17	Exit to Divide Step		
18	$Comp. X^1 \longrightarrow X^2$	X pos.	Complement M if neg.



25	DVI

	TIME	COMMAND	CONDITION	REMARKS
Shift AQ Left R^2 \rightarrow R^1 Ol R^2 \rightarrow A^1 Ol Q^2 \rightarrow Q^1 Ol Exit to 00 R \rightarrow 0, A < X Exit to End Correction O5 Add X^2 to A^1 A \rightarrow X O5 Exit to 00 R \rightarrow 0 EXECUTE END CORRECTION O6 Set Divide Fault O7 Q^2 \rightarrow Q^1 O8 Part. Add X^2 to A^1 O9 Part. Add Sign record=1 Dit in Q to '1' if X \rightarrow A, sho to '0' if X \rightarrow A. Shift AQ Left once after comparing X to A. Reduce R ne count for each shift. Complement R = 0. Complement is initially determined as a porquentity; if a 'l' is present in Q ₄₇ , a fault exists.	EXECUTE	DIVIDE STEP		
Shift AQ Left R ² -> R ¹ A ² -> A ¹ Conclude R ² -> Q ¹ Exit to 00 Exit to End Correction Set Unide Fault Comp. X ¹ -> X ² Clear X ¹ Clear X ¹ Comp. X ¹ -> X ² Part. Add R = O Complement remainder in Q Part. Add Sign record=1 Complement quotient Shift AQ left once after comparing X to A. Reduce R one count for each shift. Conclude the division when R = O. Shift AQ left once after comparing X to A. Reduce R one count for each shift. Conclude the division when R = O. Shift AQ left once after comparing X to A. Reduce R one count for each shift. Conclude the division when R = O. Shift AQ left once after comparing X to A. Reduce R one count for each shift. Conclude the division when R = O. Shift AQ left once after comparing X to A. Reduce R one count for each shift. Conclude the division when R = O. Shift AQ left once after comparing X to A. Reduce R one count for each shift. Conclude the division when R = O. The quotient is initially determined as a porquantity; if a '1' is present in C ₄₇ , a faultient exists. Complement remainder if dividend negative Complement remainder in Q Place quotient in A, remainder in Q Complement quotient	00	Red. R1 to R2		Perform the division. Set least significant
Complement quotient in A, remainder in Q R= \rightarrow R ¹ the division when R = 0.	00	Shift AQ Left		Shift AQ left once after comparing X to A.
Ol	01	$R^2 \longrightarrow R^1$		
Ol Exit to 00	01.	$A^2 \rightarrow A^1$		
Ol Exit to End Correction Add X² to A¹	oı	$Q^2 \rightarrow Q^1$		
Correction Add X ² to A ¹ A \geq X Set Q _{OO} to 1 Exit to 00 Exit to End Correction EXECUTE END CORRECTION CO Clear X ¹ Comp. X ¹ —>X ² Div. Sign = 1 Complement remainder if dividend negative A \geq X Part. Add Comp. X ² —>Q ¹ Part. Add Comp. Q ² —>A ¹ Part. Add Comp. Sign record=1 Complement quotient Complement quotient Complement quotient Complement quotient Complement quotient Complement quotient	01	Exit to 00	R ≠ 0, A < X	
O5 Set Q _{OO} to 1 A≥X O5 Exit to 00 R ≠ 0 O5 Exit to End Correction EXECUTE END CORRECTION O0 Set Divide Fault Q neg. O3 Clear X¹ O4 Comp. X¹→3X² O5 Part. Add X² to A¹ O6 Q¹→3Q² O7 A²→3Q¹ O9 Part. Add Sign record=1 O6 Q²→A¹ O9 Part. Add Sign record=1 O6 Complement quotient A≥X R ≠ 0 R ≠ 0 R = 0 The quotient is initially determined as a porquantity; if a 'l' is present in Q₄7, a fault exists. Complement remainder if dividend negative Complement remainder in Q Complement quotient	01		R = 0	
EXECUTE END CORRECTION Set Divide Fault Q neg. The quotient is initially determined as a porquantity; if a 'l' is present in Q ₄₇ , a fault exists. Clear X ¹ Comp. X ¹ —>X ² Part. Add X ² to A ¹ Div. Sign = 1 Complement remainder if dividend negative R ≠ 0 R ≠ 0 R = 0 The quotient is initially determined as a porquantity; if a 'l' is present in Q ₄₇ , a fault exists. Complement remainder if dividend negative Part. Add Sign record=1 Complement quotient	05	Add X ² to A ¹	$x \le A$	
EXECUTE END CORRECTION OO Set Divide Fault Q neg. The quotient is initially determined as a porquantity; if a 'l' is present in Q ₄₇ , a fault exists. O3 Clear X ¹ O4 Comp. X ¹ —>X ² O5 Part. Add X ² to A ¹ O6 Q ¹ —>Q ² O7 A ² —>Q ¹ O9 Part. Add Sign record=1 Complement quotient Complement quotient	05	Set Q ₀₀ to 1	x≤a	
Correction EXECUTE END CORRECTION Set Divide Fault Q neg. The quotient is initially determined as a posquantity; if a 'l' is present in Q ₄₇ , a fault exists. Clear X ¹ O4	05	Exit to 00	R ≠ 0	
Set Divide Fault Q neg. The quotient is initially determined as a posquantity; if a 'l' is present in Q47, a fault exists. Clear X ¹ O4	05		R = 0	
Quantity; if a 'l' is present in Q ₄₇ , a fault exists. Clear X ¹ Comp. X ¹ —>X ² Part. Add X ² to A ¹ Div. Sign = 1 Complement remainder if dividend negative A ² —>Q ¹ A ² —>Q ¹ Place quotient in A, remainder in Q Part. Add Sign record=1 Complement quotient	EXECUTE	END CORRECTION		
O4 Comp. $X^1 \rightarrow X^2$ O5 Part. Add X^2 to A^1 O6 $Q^1 \rightarrow Q^2$ O7 $A^2 \rightarrow Q^1$ O9 Part. Add Sign record=1 Complement quotient Complement remainder if dividend negative Place quotient in A, remainder in Q Complement quotient	00	Set Divide Fault	Q neg.	The quotient is initially determined as a posquantity; if a 'l' is present in Q_{47} , a fault exists.
O5 Part. Add X² to A¹ O6 Q¹→>Q² O7 A²→>Q¹ O9 Part. Add Sign record=1 Div. Sign = 1 Complement remainder if dividend negative Complement remainder if dividend negative Complement quotient in A, remainder in Q Complement quotient	03	Clear X1		1
X ² to A ¹ 06 Q ¹ →Q ² 07 A ² →Q ¹ 07 Q ² →A ¹ 09 Part. Add Sign record=1 Complement quotient	04	$Comp. X^1 \longrightarrow X^2$		
07 A ² →Q ¹ 07 Q ² →A ¹ 09 Part. Add Sign record=1 Complement quotient	05	Part. Add X ² to A ¹	Div. Sign = 1	Complement remainder if dividend negative
07 Q ² →A ¹ 09 Part. Add Sign record=1 Complement quotient	06	$\delta_{\mathbf{j}} \rightarrow \delta_{\mathbf{S}}$	ا (
09 Part. Add Sign record=1 Complement quotient	07	$A^2 \longrightarrow Q^1$	}	Place quotient in A, remainder in Q
O9 Part. Add Sign record=1 Complement quotient	07	Q ² >A¹		
	09	Part. Add X ² to A ¹	Sign record=1	Complement quotient



CODE 26 MUF

Multiply Fractional

FUNCTION Multiply the fractional quantity in M by the fractional quantity in A, store the 96-bit product in AQ

Iterative (H⁶⁰⁰ V⁶⁰⁰) SEQUENCE:

EXECUTION TIME:

25.2 us. min., 25.2 us. + .8 us./ 'l' in Q avg., 66.4 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	$U_{\mathbf{J}} \longrightarrow U_{\mathbf{S}}$		Transfer m to U ²
01	Clear X1		Set X to zero
04	Add R ¹ to U ²	ъ ≠ О	Modify m to M
04	Init Storage		Select M
04	Wait Storage		
04	Comp. $X^1 \longrightarrow X^2$		Set X to 'all ones'
05	Set Sign Record FF	A neg	Register the sign of the multiplier
07	Clear R ¹		Prepare R to hold the multiplication step cou
07	Partial Add	A neg	Complement the multiplier if it is negative
80	Set I ² to 47		Select the multiply step control count
10	$Q^1 \longrightarrow Q^2$)	
11	$A^2 \longrightarrow Q^1$	}	Transfer the multiplier to Q
11	$Q^2 \longrightarrow A^1$		
12	$I^2I^3 \rightarrow \mathbb{R}^1$	J	Place the division step control count in R1
13	Clear X1		Prepare X1 to receive multiplicand
14	Clear A ¹		Clear A to receive the partial product
14	$Q^1 \longrightarrow Q^2$		
15	I ⁵ I ⁶ →X ¹		Transfer the multiplicand to X
1 5	Exit to Multiply Step		
			·
	1	2-	Rev. 12/60

IME	COMMAND	CONDITION	REMARKS
1 6	$R^1 \rightarrow R^2$		Set $R^2 = R^1$
1 6	$X^1 \rightarrow X^2$		
1 6	Clear Part. Add in A FF		
17	Comp. Sign Record	X neg	Establish the sign of the product
18	Comp. $X^1 \rightarrow X^2$	X neg	Position (M) in X2 for generating the partial
EXECU	TE MULTIPLY STEP		products; complement if negative.
00	Reduce R ¹ to R ²		Perform the actual multiplication. Shift to position mult. bit in sensing position
00	Shift AQ Right		Add (X) to S if multiplier bit is 1, then shi
O T	$R^2 \rightarrow R^1$	Short Loop	(AQ) right; if the multiplier bit is 0, shift AQ right. Reduce the step control count once
01	$A^2 \rightarrow A^1$		each shift. Exit when the step control count is 0.
01	$Q^2 \rightarrow Q^1$		
O l	Exit to 0	R ≠ 0	
ol	Exit to End Correction	Q ₀₀ =0 R=0	Long Loop
05	Add X ² to A ¹	Q _{OO} =1	
05	Exit to 0	R ≠ 0	
05	Exit to End Correction	R = 0	
		ļ	



26	MUF		
TIME	COMMAND	CONDITION	REMARKS
EXECU	JIE END CORRECTION		
Ol	Set Part. Add in		
02	$Q^1 \longrightarrow Q^2$		Exit immediately if the product is
03	$A^2 \longrightarrow Q^1$		positive. If the Sign Record flip-flop indicates a negative product in A, Q is
03	$Q^2 \longrightarrow A^1$		complemented before concluding the routine
03	Clear X1	•	
04	$Comp. X^1 \longrightarrow X^2$		
05	Exit		
05	Half Exit		
05	Part. Add X ² to A ¹	Sign Record=1	
06	$Q^1 \longrightarrow Q^2$		
07	$A^2 \rightarrow Q^1$	•	
07	$Q^2 \longrightarrow A^1$		
09	Part. Add X ² to A ¹	Sign Record=l	
*		,	
			·
		ni ni	Rev. 12/60



CODE 27 DVF

INSTRUCTION Divide Fractional

FUNCTION
Divide a fractional quantity in AQ by a fractional quantity at M; store the quotient in A and the remainder in Q.

SEQUENCE: Iterative (H⁶-- V⁶--)

EXECUTION TIME:

63.6 us. min., 65.2 us. avg., 66.4 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹>U²		Transfer m to U ²
01	Clear X1		Set X ¹ to zeros
04	Add R ¹ to U ²	ъ≠0	Modify m to M
04	Init. Storage		Select M
04	Wait Storage		
04	$Comp X^1 \longrightarrow X^2$		Set X ² to 'all ones'
05	Set Sign Record FF	A neg	Record the sign of the dividend
05	Set Div. Sign Record FF	A neg.	
07	Clear R ¹		Prepare R for receipt of divide step count
07	Partial Add X ² to A ¹	A neg	Complement A if AQ is negative
80	Set I ² to 48		Select the divide step control count
10	$Q^1 \longrightarrow Q^2$	ا ر	
11	$A^2 \rightarrow Q^1$	>	Switch A and Q
11	$Q^2 \longrightarrow A^1$		
1,2	$I^2I^3 \rightarrow R^1$		Place 48 in R
13	Clear X1		
13	Partial Add X2 to A1	Sign Record=1	
14	$C_1 \longrightarrow C_2$		
15	$A^2 \rightarrow Q^1$		Complement Q if AQ is negative
15	$\mathbb{Q}^2 \longrightarrow \mathbb{A}^1$		



27	DVF

TIME	COMMAND	CONDITION	REMARKS
15	I ⁵ I ⁶ →X ¹		Transfer the divisor (M) to X
16	$R^1 \longrightarrow R^2$		$Set R^2 = R^1(48)$
16	X¹->X²		Position (M) in X ² for generating partial dividends, complement if negative.
16	Exit to Multiply Step		dividends, complement in negative.
17	Comp. Sign Record	X neg	Establish the sign of the quotient
17	Exit to Divide Step		
18	Comp. $X^1 \rightarrow X^2$	X pos.	
EXECUTE	DIVIDE STEP		
00	Red. R ¹ to R ²		Perform the division. Set least significant bit in Q to '1' if $X \le A$; to 0 if $X > A$.
00	Shift AQ Left		Shift AQ left once after comparing X to A.
01	$R^2 \rightarrow R^1$		Reduce R one count for each shift. Conclude the division when R=0.
01	A ² →A ¹		
01	$Q^2 \rightarrow Q^1$		
01	Exit to 00	$R \neq 0$, $A < X$	
01	Exit to End Correction	R = 0	
05	Add X ² to A ¹	A≥X	
05	Set Q _{OO} to 1	x≤a	
05	Exit to 00	R ≠ O	
05	Exit to End Correction	R = 0	
		9	



27	DVF
-	DIL

ГІМЕ	COMMAND	CONDITION	REMARKS
EXECU	TE END CORRECTION		
00	Set Divide Fault FF	Q neg.	The quotient is initially determined as a pos- quantity; if a 'l' is present in Q_{47} , a fault
01	Set Part. Add in A FF		exists.
03	Clear X1		·
04	Comp. X1 to X2		
05	Part. Add X ² to A ¹	Div. Sign=1	Complement remainder if dividend negative
05	Exit		
05	Half Exit	7	
06	$Q^1 \rightarrow Q^2$	>	Place quotient in A
07	$A^2 \rightarrow Q^1$		
07	$Q^2 \longrightarrow A^1$	J	
09	Part. Add X ² to A ¹	Sign Record = 1	Complement quotient
			·
			·
			Rev. 12/60



CODE 30 FAD

INSTRUCTION Floating Add

FUNCTION

Add two quantities packed in floating point format, one in A, one in M. Store the result in A, the residue in \mathbb{Q} .

SEQUENCE:

Iterative (H⁶-- V⁶--)

EXECUTION TIME:

11.2 us min., 18.8 us avg., 26-8 us max.

	Т т		
TIME	COMMAND	CONDITION	REMARKS
00	U¹—>U²		Transfer m to U ²
ol	Clear X1		Set X to all zeros
04	Add R ¹ to U ²	b ≠ 0	Modify m to M
04	Init. Storage		Select M
04	Wait Storage		
04	Comp. $X^1 \longrightarrow X^2$]	
05	Part. Add X ² to A ¹	A neg	Complement A if negative, record the sign
05	Set SR FF	A neg	
07	$A^1 \longrightarrow X^1$	٦	
o 8	$X^1 \longrightarrow X_u^2$		
09	Clear A ¹		
10	$A^{1} \longrightarrow A^{2}$		
10	$X^1 \longrightarrow U^2$ (Extend Exp Sign)	Unconditional	Transfer the augend (A) to X, extract the
11	U²->U¹		Transfer the augend (A) to X, extract the exponent(X^{36} - X^{46}) and place in U^2 . Clear A.
11	Clear X ¹ Exp		,
12	Comp. $X^1 \longrightarrow X^2$	Sign Record=1	Restore A (less exponent) to original, non-
12	X ₁ >X ₅	Sign Record=0	complement condition.
12	Clear SR FF		
13	Clear X ¹		
13	Part. Add X to A ¹		
	•	י כ.	



30 FAI

TIME	COMMAND	CONDITION	REMARKS
13	$A^2 \longrightarrow Q^1$	_	Clear Q ¹ and Q ²
14	$Q^1 \longrightarrow Q^2$	<u> </u>	Clear Q and Q
14	$U^2 \longrightarrow \mathbb{R}^2$	}	Transfer augend exponent to R ² and comp. to R
•	Comp. $R^2 \longrightarrow R^1$	ا	
-	$I_2 I_0 \longrightarrow X_T$]	
	$X_{\mathbf{J}} \longrightarrow X_{\mathbf{S}}$	>	Transfer the addend from M to X, register the sign and complement if negative
1 6	$R^1 \rightarrow R^2$		the sign and complement if negative
17	Set SR FF	X Neg	
18	Comp. $X^1 \longrightarrow X^2$	X Neg	
EXECU	TE FLOATING POINT		
00	Set Inhibit A ¹ A	2	
Ol	$X^2 \longrightarrow X^1$		
02	$X^1 \longrightarrow U^2$ (Extend Exp)		Transfer the exponent of the addend to U2.
03	$U^2 \longrightarrow U^1$		Clear out the exponent portion of the addend.
05	Clear X1 Exp		
06	Comp. $X^1 \longrightarrow X^2$	Sign Record=1	Complement the addend if negative.
06	$\chi^1 \longrightarrow \chi^2$	Sign Record=0	Store addend in X ²
07	Clear SR FF	J	Clear sign record
80	Add R1 to U2		Compare augend exponent to addend exponent
09	Clear X1		Clear X to receive the augend
09	Set U ² SR	U ² Neg	·
09	Set Part. Add in		
10	$U^2 \longrightarrow R^2$		Store exponent difference in R ²
11	Clear A1	U ² neg at 09	Prepare A for reversal of operands
11	$A_{\mathbf{J}} \longrightarrow X_{\mathbf{J}}$	•	Transfer augend to X1
11	Clear Ul _{UA}	U ² negative 08	Set U ¹ to all zeros
12	U¹ → U²		Transfer addend exp. to U ² Clear U ² if U ² Neg at 09



30 FAD

TIME	COMMAND	CONDITION	REMARKS
13	$X^2 \rightarrow X^1$	U ² pos at 09	Place addend in X1 if augend exponent< addend
14	Part. Add	U ² neg at 09	exponent Store exponent of augend in U ² if augend exponent > addend exponent
1 5	Add X ² to A ¹	U ² neg at 09	Place addend in A if augend exponent >addend exponent
1 5	$R^2 \rightarrow R^1$	U ² pos at 09	Set $R^2 = R^1$ to control the shift
1 5	Comp R ² → R ¹	U ² neg at 09	
16	$R^1 \rightarrow R^2$		·
16	$X_1 \rightarrow X_5$		Position operand in X ² for generation of
19	$A^2 \rightarrow Q^1$	·	coefficient of result
20	Init. Shift		
	$R^2 \rightarrow R^1$ Reduce R^1 to R^2 Shift one Exit to 21	R ² ≠ 0 R = 0	Shift the coefficient in AQ right, reducing R until R = 0. This establishes two quantities with equal exponents
23	U²→ U¹		
23	Clear R ¹		Set R ¹ to all ones
23	U²→U¹		
24	$R^1 \longrightarrow R^2$		
2 5	Clear X ¹		
2 5	Comp. $R^2 \longrightarrow R^1$		
2 5	Add X ² to A ¹		Generate the coefficient of the result
26	Part. Add	U ² neg at 09	Complement $({ t U}^2)$ if augend exponent > addend exponent
		2-	47 Rev. 12/60



ГІМЕ	COMMAND	CONDITION	REMARKS
EXEC	UTE ROUND		
23	Set Execute Round FF	A ⁴⁷ ≠ Q ⁴⁷	
25	Clear X1)	
25	Set X ² to 1		•
26	$X_1 \rightarrow X_5$	A pos.	Set X ² to one or complement one.
26	Comp. $X^1 \rightarrow X^2$	A neg.	Set X to one or complement one.
28	$R^1 \rightarrow R^2$	_	Set $R^2 = R^1$ for shift control
31	Add X ² to A ¹	$A^{47} \neq Q^{47}$	Perform round off if Q47 contains a one
3 0	Exit to Time 38	A = 0	
EXEC	UTE NORMALIZE		
33	Shift A Left	A ³⁷ =A ³⁶ =A ³⁵	Position the most sig. 1 bit of the coefficient in position A ³⁵ . If the shif
34	Inhibit A¹—>A²	A≠0 A ³⁷ ≠A ³⁶	is left reduce R by one each shift and continue to shift until A ³⁵ =1. If the shift is right increase R by one each shift
35	Right Shift	A ≠0	and comp. R.
37	Comp. $R^2 \rightarrow R^1$	A ³⁷ ≠A ³⁶ A≠0	
37	Clear X	A ≠ 0	Prepare X for use as assembly register



TIME	COMMAND	CONDITION	REMARKS
EXECU	UTE FINAL ASSEMBLY		
41	$V_{\mathbf{J}} \longrightarrow X_{\mathbf{J}}$		Transfer the coefficient to X
41	Set X ¹ S.R. FF	FF A neg.	Record the sign of X.
41	Set Part. Add in A FF		
42	$\chi^1 \rightarrow \chi^2$	A pos.	
42	Comp. $X^1 \rightarrow X^2$	A neg.	Place the coefficient in non-complement notation.
43	$X_5 \rightarrow X_T$	J	
43	Full Exit		
43	Half Exit		
43	Clear A ¹		Prepare A to receive the result
44	Add R ¹ →U ²	AQ#O	Insert the exponent into the proper range of X.
45	$U^2 \rightarrow X^1$	A Q ≠ 0	
46	$\chi^1 \rightarrow \chi^2$	X pos.	Position result in X^2 , complement if sign of X was neg. at time 41.
46	Comp. $X^1 \rightarrow X^2$	X Neg. AQ≠O	
47	Part. Add X ²	A Q ≠ O	Place Result in A

Rev. 12/60



CODE 31 FSB

INSTRUCTION Floating Subtract

Subtract two quantities packed in floating point format, one in A, one in M. Store the results in A, the residue

SEQUENCE: Iterative (H6-- V6--)

EXECUTION TIME: 11.2 us min., 18.8 us avg., 26.8 us max.

TIME	COMMAND	CONDITION	REMARKS
00	Ŭ₁—>Ŭ²		Transfer m to U ²
Ol	Clear X1		Set X to all zeros
04	Add R to U2	b ≠ 0	Modify m to M
04	Init. Storage		Select M
04	Wait Storage	٦	
04	Comp. $X^1 \longrightarrow X^2$		
05	Part.Add X ² to A ¹	A neg	Complement (A) if negative, record the sign.
05	Set SR FF	A neg	
07	A ¹ ->X ¹	اً أ	
08	$X^1 \longrightarrow X^2$		
09	Clear A ¹		
10	$A^1 \longrightarrow A^2$	Unconditional	
10	X ¹ →U ² (Extend Exp)	}	Transfer the minuend (A) to X, extract the exponent $(X^{36}-X^{46})$ and place in U^2 . Clear A
11	U ² >U ¹		
11	Clear X ¹ Exp		
12	Comp. $X^1 \longrightarrow X^2$	Sign Record=1	
12	$X^1 \longrightarrow X^2$	Sign Record=0	Restore A (less exponent) to original, non-comple
12	Clear SR FF		ment condition
13	Clear X1		
13	Part. Add X ² to A ¹		





31 FSB

	$A^2 \rightarrow Q^1$		
	1 3		1
14	$Q^1 \longrightarrow Q^2$		Clear Q1 and Q2
	U²→R²		Transfer minuend exponent to R^2 and comp. to R^2
1 5	$Comp R^2 \rightarrow R^1$		}
•	$I_2 I_{\mathbf{e}} \longrightarrow X_{\mathbf{J}}$		Transfer the subtrahend from M to X, register
1 6	$X_1 \longrightarrow X_5$		the sign and complement if negative
17	Set SR FF	X Neg	
18	$Comp. X^1 \longrightarrow X^2$	X Neg	\downarrow
EXECU	TE FLOATING POINT		
Ol	$X^2 \longrightarrow X^1$		
02	$X^1 \longrightarrow U^2$		Transfer the exponent of the subtrahend to U ² .
03	(Extend Exp)		Clear out the exponent portion of the augend.
05	Clear X ¹ Exp	:	{
06	$Comp. X^1 \longrightarrow X^2$	Sign Record=1	Complement the subtrahend if positive
06	$X_1 \longrightarrow X_5$	Sign Record=0	Store augend in X ²
07	$x^2 \rightarrow x^1$		Set X ¹ = X ²
07	Clear SR FF		Clear sign record
08	Comp. $X^1 \longrightarrow X^2$		Set up subtraction
08	Add R1 to U2		Compare addend exponent to subtrahend exponent
09	Set U ² SR	U ² Neg.	
09	Clear X1		Clear X to receive the minuend
09	Set Part. Add in A	· ·	
10	$U^2 \longrightarrow \mathbb{R}^2$		Store exponent difference in R ² minuend
11	Clear A ¹	U ² neg at 09	Prepare A for reversal of operands
11	$\mathbb{A}_{\mathbf{J}} \longrightarrow \mathbb{X}_{\mathbf{J}}$		Transfer minuend to X1
11	Clear UluA	U ² neg at 09	Set U ¹ to all zeros
		_	



31 FSE

IME	COMMAND	CONDITION	REMARKS
12	$U^1 \longrightarrow U^2$		Transfer subtrahend exp. to U ² Clear U ² if U ² neg. at 09
13	$X_5 \longrightarrow X_1$	U ² pos at 09	Place subtrahend in X ¹ if minuend exponent < subtrahend exponent
1 4	Part. Add	U ² neg at 09	Store exponent of addend in U ² if minuend exponent > subtrahend exponent
1 5	Part. Add	U ² neg at 09	Place subtrahend in A if minuend exponent > subtrahend exponent
1 5	$R^2 \longrightarrow R^1$	U ² pos at 09	Set $R^2 = R^1$ to control the shift
1 5	Comp. $R^2 \longrightarrow R^1$	U ² neg at 09	
16	$R^1 \longrightarrow R^2$		
16	$X_{\mathbf{J}} \longrightarrow X_{\mathbf{S}}$		Position operand in X ² for generation of
19	$A^2 \longrightarrow Q^1$		coeffecient of result
20	Init. Shift		
	$R^2 \longrightarrow R^1$ Reduce R^1 to R^2 Shift one Exit to 21	$R^{2} \neq 0$ $R = 0$	Shift the coefficient in A left, reducing R until $R = 0$. This establishes two quantitie with equal exponents
23	Clear R ¹		Set R ¹ to all ones
23	U²→ U¹		
24	$R^1 \longrightarrow R^2$		
25	$Comp R^2 \longrightarrow R^1$		
2 5	Clear X ¹		,
2 5	Add X ² to A ¹		Generate the coefficient of the result
2 5	Clear X1		
26	Part. Add R ¹ to U ²	U ² neg at 09	Complement (U ²) if addend exponent > augen exponent



31	FSE

31	FSB		
TIME	COMMAND	CONDITION	REMARKS
EXEC	UTE ROUND		
23	Set Execute Round	A47 ≠ Q47	
25	Clear X1		
25	Set X ² to 1		
26	X¹—>X²	A pos.	Set X ² to one or complement one
26	Comp. X ¹ →X ²	A neg.	
28	$R^1 \longrightarrow R^2$		Set R ² = R ¹ for shift control
31	Add X ² to A ¹	$A^{47} \neq Q^{47}$	Perform round off if Q47 contains a one
30	Exit to Time 38	A=O	
EXEC	TE NORMALIZE		
33	Shift A Left	_A 37 _{=A} 36 _{=A} 35	Position the most sig. 1 bit of the
34	Inhibit A ¹ →A ²	A ≠ O	coefficient in position A ³⁵ . If the shift is left reduce R by one each shift and continu
35	Right Shift	A ³⁷ ≠ A ³⁶	to shift until A35=1. If the shift is right increase R by one each shift and Comp. R.
37	Comp. $R^2 \rightarrow R^1$	A≠0 A ³⁷ ≠A ³⁶ A≠0	
37	Clear X	A≠O	Prepare X for use as assembly register



31	FSB

TIME	COMMAND	CONDITION		REMARKS
EXEC	TE FINAL ASSEMBLY			
41	$A^{1} \longrightarrow X^{1}$			Transfer the coefficient to X
41	Set X ¹ S.R. FF	FF A neg.		Record the sign of X
41	Set Part. Add in A FF			
42	$X^1 \longrightarrow X^2$	A pos.	ا (
42	$Comp. X^1 \longrightarrow X^2$	A neg.	}	Place the coefficient in non-complement notation
43	$X^2 \longrightarrow X^1$			
43	Full Exit			
43	Half Exit			
43	Clear A1			Prepare A to receive the result
44	Add R1 to U2	AQ≠O	$\left.\right\}$	Insert the exponent into the proper range of X.
45	$U^2 \longrightarrow X^1$ exp	AQ≠0		
46	$\chi^1 \longrightarrow \chi^2$	X pos. AQ ≠ 0		Position result in X^2 , complement if sign of X was neg. at time 41.
46	Comp. $X^1 \longrightarrow X^2$	X neg. AQ≠0		
47	Part. Add X ²	AQ≠0		Place result in A

CONTROL DATA CORPORATION ·

Computer Division



CODE 32

FMU

INSTRUCTION Floating Multiply

FUNCTION
Multiply a number packed in floating point in A with a number, also in floating point, in M. Store the product

in A, the residue in Q. Iterative (H^6--V^6--)

SEQUENCE:

EXECUTION TIME:

3-2 us min., 36. 0 us abg., 57.2.us max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹—>U²		Transfer m to U ²
01	Clear X1		Set X to all zeros
07	Half Exit	A = 0	Leave the sequence if the multiplicand = 0
07	Exit	A = 0	
04	Add R ¹ to U ²	ъ ≠ 0	Modify m to M
04	Init. Storage	A ≠ 0	Select M
04	Wait Storage	A ≠ 0	
04	Comp. $X^1 \longrightarrow X^2$		Set X to all ones
05	Part. Add	A neg	Complement the multiplicand if negative
05	Set SR FF	A neg	Register the sign of A
07	$A^1 \longrightarrow X^1$		Transfer multiplicand to X
08	$X_1 \longrightarrow X_2$		
08	Set I ² to 36		Set multiply step control to 36
09	Clear A1		Set A to all zeros
10	$X^1 \longrightarrow U^2$ (Extend Exp)		Extract the exponent from the multiplicand, sto
11	U²->U¹		the exponent in U ² and return the multiplicand minus the exponent to A.
11	Clear X ¹ Exp		
12	$x_1 \longrightarrow x_s$		
13	Part. Add X ² to A ¹		
4		ر ا	

32 FMU

32	P FMU		
TIME	COMMAND	CONDITION	REMARKS
13	Clear X1		Clear X to receive the multiplier
13	$A^2 \longrightarrow Q^1$		
14	$U^2 \longrightarrow R^2$		Place multiplicand exponent in R ²
14	$Q^1 \longrightarrow Q^2$	}	Transfer the multiplicand to $Q^{\mathbf{l}}$
14	Clear A ¹		
1 5	$A^2 \longrightarrow Q^1$		
1 5	$R^2 \longrightarrow R^1$		Set $R^1 = R^2$
1 5	$I_2 I_e \longrightarrow X_J$	}	Transfer the multiplier from storage to X^2
1 6	$X_{\mathbf{J}} \longrightarrow X_{\mathbf{S}}$		
17	Comp. SR FF	X neg	Record the sign of the multiplier
EXECU	TE FLOATING POINT		
04	$X^{1} \longrightarrow X^{2}$	X Neg	Complement the multiplier if it is negative
05	$X_{5} \longrightarrow X_{7}$		
06	$X^1 \rightarrow U^2$ (Extend Exp.)		Extract the exponent of the multiplier, Store the exponent in U ² . Retain the
07	$U^2 \longrightarrow U^1$		multiplier, less the exponent, in X1
07	Clear X1 Exp.		
08	$X^1 \longrightarrow X^2$		
12	Add R ¹ to U ²		Determine the exponent of the product
13	Clear R ¹		Place mult. step control quantity in R.
14	$I^2I^3 \rightarrow R^1$		Trace mares beep consist quantity in he
1 5	Execute Mult. Step)	
1 6	$R^1 \longrightarrow R^2$		Set $R^2 = R^1$
		2-	56 Rev. 12/60



32	FMU		
TIME	COMMAND	CONDITION	REMARKS
EXECU	TE MULTIPLY STEP		
00	Reduce R1 to R2	ן ר ר	Perform the actual multiplication
00	Shift AQ right	G)t	Shift once to position bit in sensing position.
Ol	$R^2 \rightarrow R^1$	Short J Loop	Add (X) to A if multiplier bit is 1, then shift (AQ) right; if the multiplier bit is 0, shift AQ right. Reduce the step control count once
01	$A^2 \rightarrow A^1$		each shift. Exit when the step control count is
ol	$Q^2 \longrightarrow A^1$		
ol	Exit to 0	R ≠ 0	
	End Correction	Q = 0 00 R = 0	Loop Loop
05	Add X ² to A ¹	Q = 1 00	
05	Exit to 0	R ≠ 0	
05	Exit to End Correction	R = 0	
EXECU	TE END CORRECTION		
ol	Set Part. Add in A FF		If the sign record flip-flop indicates a negative product in A, Q is complemented
02	$Q^1 \longrightarrow Q^2$		before concluding the routine.
03	$A^2 \longrightarrow Q^1$		
03	$Q^2 \longrightarrow A^1$		
03	Clear X1		
04	Comp. $X^1 \rightarrow X^2$		
05	Part. Add		
06	$Q^1 \rightarrow Q^2$		
07	$A^2 \rightarrow Q^1$		
07	$Q^2 \longrightarrow A^1$		
09	Part. Add X ² to A ¹	Sign Record = 1	
			Rev. 12/60



TIME	COMMAND	CONDITION	REMARKS
EXECUTE	ROUND		
22	Clear R ¹		
23	Set Execute Round FF	$A^{47} \neq Q^{47}$	
23	Մ²>Մ¹		
24	$R^1 \longrightarrow R^2$		
25	Clear X1		
25	Comp. $R^2 \rightarrow R^1$		
25	Set X ² to 1)	
26	X¹-→X²	A pos.	Set X ² to one or complement one
26	Comp. X¹→X²	A neg.	
27	U ² →V¹		
28	$R^1 \rightarrow R^2$		Set $R^2 = R^1$ for shift control
31	Add X ² to A ¹	$A^{47} \neq Q^{47}$	Perform round off if Q47 contains a one
30	Exit to Time 38	A = 0	
EXECUTE	NORMALIZE		
33	Shift A Left	A ³⁷ =A ³⁶ =A ³⁵	Position the most sig. 1 bit of the coefficient in position A ³⁵ . If the shift
34	Inhibit A¹→A²	A≠0	is left reduce R by one each shift and continue to shift until A ³⁵ =1. If the shift is right
35	Right Shift	A ³⁷ ≠A ³⁶	increase R by one each shift and comp. R.
37	Comp. $R^2 \rightarrow R^1$	A ³⁷ ≠A ³⁶	
		A≠ O	
37	Clear X	A ≠ O	Prepare X for use as assembly register
			.58



4.1 Set Part. Add in A FF 4.2 X ¹ → X ² 4.3 Comp. X ¹ → X ² 4.4 Add R ¹ to U ² 4.5 U ² → X ¹ 4.6 X ¹ → X ² 4.6 Comp. X ¹ → X ² 4.7 Part. Add X ² to A ¹ A pos. A pos. A pos. A pos. A place the coefficient in non-complement notation. Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X Prepare A to receive the result Insert the exponent into the proper range of X	TIME	COMMAND	CONDITION	REMARKS
Set X ¹ S.R. FF Set Part. Add in A FF 42 X ¹ → X ² 43 Comp. X ¹ → X ² 44 Add R ¹ to U ² 45 U ² → X ¹ 46 X ¹ → X ² A pos. A Neg. A Neg. A Neg. Place the coefficient in non-complement notation. Prepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign X was neg. at time 41. Part. Add X ² to A ¹ AQ≠0 Part. Add X ² to A ¹ Place result in A	EXECU	TE FINAL ASSEMBLY		
Set Part. Add in A FF 42 X ¹ → X ²	41	$A^1 \longrightarrow X^1$		Transfer the coefficient to X
A FF 42 $X^1 \rightarrow X^2$ 43 $X^2 \rightarrow X^1$ 44 Full Exit 45 Half Exit 46 Clear A ¹ 47 Add R ¹ to U ² 48 AQ \neq 0 AQ \neq 0 ANeg. Apply AQ \neq 0 Aneg. A pos. A neg. A pos. A neg. Place the coefficient in non-complement notation. Prepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign X was neg. at time 41. Add X ² to A ¹ AQ \neq 0 Place result in A	41	Set X1 S.R. FF	FF A Neg.	Record the sign of X
Place the coefficient in non-complement notation. Place the coefficient in non-complement notation. Place the coefficient in non-complement notation. Prepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign X was neg. at time 41. Prepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign X was neg. at time 41. Place result in A	41		·	,
A Neg. A Neg.	42	$X^1 \longrightarrow X^2$	A pos.	
Full Exit Half Exit Clear A ¹ Add R ¹ to U ² U ² → X ¹ exp AQ≠0 AQ≠0 AQ≠0 AQ≠0 Exp X pos. AQ≠0 Comp. X ¹ → X ² X pos. AQ≠0 AQ≠0 Position result in X ² , complement if sign X was neg. at time 41. Frepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign X was neg. at time 41. Flace result in A	42	$Comp. X^1 \longrightarrow X^2$	A Neg.	
Half Exit clear A ¹ Add R ¹ to U ² 45 U ² → X ¹ exp X pos. AQ#O AQ#O AQ#O AQ#O AQ#O AQ#O Position result in X ² , complement if sign X was neg. at time 41. Prepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign X was neg. at time 41. Place result in A	43	$X^2 \rightarrow X^1$	J	
Clear A ¹ Add R ¹ to U ² AQ#0 U ² → X ¹ exp AQ#0 Position result in X ² , complement if sign X was neg. at time 41. Place result in A	43	Full Exit		
Add R^1 to U^2 $U^2 \to X^1$ \exp 46 $X^1 \to X^2$ $Comp. X^1 \to X^2$ $AQ \neq 0$ $AQ \neq 0$ $X \text{ Neg. } AQ \neq 0$ $AQ \neq 0$ $X \text{ Neg. } AQ \neq 0$ $AQ \neq 0$ $X \text{ Neg. } AQ \neq 0$ $AQ \neq 0$ $X \text{ Neg. } AQ \neq 0$ $AQ \neq 0$ $X \text{ Neg. } AQ \neq 0$ $AQ \neq 0$ $X \text{ Part. Add } X^2 \text{ to } A^1$ $AQ \neq 0$ $X \text{ Place result in } A$	43	Half Exit		
range of X Position result in X², complement if sign X was neg. at time 41. range of X Position result in X², complement if sign X was neg. at time 41. Part. Add X² to A¹ AQ≠0 Place result in A	43	Clear Al		Prepare A to receive the result
45 U ² X ¹ exp 46 X ¹ X ² X pos. AQ 0 46 Comp. X ¹ X ² X Neg. AQ 0 47 Part. Add X ² to A ¹ AQ 0 Position result in X ² , complement if sign X was neg. at time 41. Place result in A	44	Add R ¹ to U ²	AQ≠0	
46 Comp. $X^1 \rightarrow X^2$ Part. Add X^2 to A^1 AQ\$\nu 0\$ Place result in A Place result in A	45	i I	AQ≠0 }	range of X
Part. Add X ² to A ¹ AQ≠0 Place result in A	46	X ¹ → X ²	X pos.	Position result in X^2 , complement if sign of X was neg. at time 41.
	46	$Comp. X^1 \longrightarrow X^2$	X Neg. AQ#0	
	47	Part. Add X ² to A ¹	AQ≠O	Place result in A
				,
Rev. 12/60				



CODE 33

FDV

INSTRUCTION Floating Divide

FUNCTION
Divide a number packed, in floating point in A, by a number also in floating point from memory. Store the

quotient in A, the residue in Q. SEQUENCE: Iterative (H⁶--V⁶--)

EXECUTION TIME:

3.2 us min., 56.0 us avg., 57.2 us max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹>U²		Transfer m to U ²
01	Clear X1		Set X to all zeros
07	Half Exit	A = 0	Leave the sequence if dividend = 0
07	Exit	A = 0	Leave the sequence if dividend = 0
04	Add R1 to U2	b # 0	Modify m to M
04	Init.Storage	A ≠ 0	Select M
04	Wait Storage	A ≠ 0	
04	$Comp. X^1 \longrightarrow X^2$		Set X to all ones
05	Part. Add X ² to A ¹	A neg	Complement the dividend if negative
05	Set SR FF	A neg	Register the sign of A
07	A¹—>X¹	}	Transfer dividend to X
80	$X^1_{\overline{U}} \rightarrow X^2_{\overline{U}}$		
08	Set I ² to 36		Set divide step control to 36
09	Clear A ¹		Set A to all zeros
10	$X^1 \longrightarrow U^2$ (Extend Exp)		į
11	U²>U¹	}	Extract the exponent from the dividend, store the exponent in U ² and return the dividend less
11	Clear X Exp		exponent to A.
12	$x_1 \longrightarrow x_s$		
13	Part. Add X ² to A ¹		
13	$A^2 \rightarrow Q^1$		



スス	Tribat 7
,,	rυv

TIME	COMMAND	CONDITION	REMARKS
13	Clear X1	·	Clear X to receive the divisor
14	$U^2 \longrightarrow R^2$		Place dividend exponent in R ²
14	$Q^1 \longrightarrow Q^2$		
15	Comp. $R^2 \longrightarrow R^1$		Prepare R for subtraction
1 5	$I^5 I^6 \longrightarrow X^1$]	
16	$X_J \longrightarrow X_S$	 	Transfer the divisor from storage to X ²
16	Inhibit $A^1 \longrightarrow A^2$		Prevent the normal unconditional transfer of $A^1 \longrightarrow A^2$
17	Comp. SR FF	X neg	Record the sign of the divisor
	EXECUTE FLOATING PO	PINT	
02	Shift Right		
04	Comp. $X^1 \longrightarrow X^2$	X neg	Complement the divisor if it is negative
05	$X^2 \longrightarrow X^1$		
06	$X^1 \longrightarrow U^2$]	Extract the exponent of the divisor, store the
07	(Extend Exp) $U^2 \longrightarrow U^1$	 	exponent in U^2 , retain the divisor, less the exponent in X^1 .
07	Clear X ¹ Exp		
08	$Comp. X^1 \rightarrow X^2$		
12	Add R1 to U2		Determine the exponent of the quotient
13	Clear R1		
14	$U^2 \rightarrow R^2$	>	Place the divide step control quantity in R
14	$I^2 I^3 \longrightarrow R^1$		
1 5	Execute Divide		
16	$R^1 \longrightarrow R^2$,	Set $R^2 = R^1$
18	Set U ² SR FF		
	·	2-	Rev. 12/60



REv. 12/60

33	FDV		
TIME	COMMAND	CONDITION	REMARKS
רציו	ECUTE DIVIDE STEP		
00	Red. R ¹ to R ²		Perform the division. Set least significant
00	Shift AQ Left		bit in Q to '1' if $X \le A$, to '0' if $X > A$. Shift AQ left once after comparing X to A.
ol.	$R^2 \rightarrow R^1$		Reduce R one count for each shift. Conclude the division when $R = 0$.
ol.	$A^2 \longrightarrow A^1$		the division when K = 0.
01	$\begin{array}{c} A \longrightarrow A \\ Q^2 \longrightarrow Q^1 \end{array}$		
ol.	Exit to 00	R ≠ 0, A< X	
ol ol		$R \neq 0, R \in X$ $R = 0$	
01	Exit to End Correction	K = 0	
05	Add X ² to A ¹	A ≥X	
05	Set Q _{OO} to 1	A ≥x	
05	Exit to 00	R ≠ 0	
05	Exit to End Correction	R = 0	
EXI	CUTE END CORRECTION	1	
00	Set Divide Fault	Q neg.	The quotient is initially determined as a posquantity; if a 'l' is present in Q_{47} , a fault
Ol	Set Part. Add in A FF		exists.
03	Clear X1		
04	Comp. X1 to X2		
05	Part. Add	Div. Sign = 1	Complement remainder if dividend negative
06	$Q^1 \longrightarrow Q^2$	<u> </u>	
07	$A^2 \longrightarrow Q^1$	>	Place quotient in A remainder in Q
07	$Q^2 \longrightarrow A^1$		
09	Part. Add	Sign record = 1	Complement quotient



33	FDV

33 F	33 FDV			
TIME	COMMAND	CONDITION	REMARKS	
EXECU	JTE ROUND			
22	Clear R ¹			
23	Set Execute Round FF	A ⁴⁷ ≠ Q ⁴⁷		
23	U²→U¹			
24	$R^1 \longrightarrow R^2$			
2 5	Clear X1			
2 5	Comp. $R^2 \rightarrow R^1$			
2 5	Set X ² to 1			
26	Add R ¹ to U ²		Makes exponent positive	
26	$X^1 \rightarrow X^2$	A pos.	Set X ² to one or complement one	
26	Comp. $X^1 \longrightarrow X^2$	A neg.		
27	U²→U¹			
28	$R^1 \rightarrow R^2$		Set $R^2 = R^1$ for shift control	
31	Add X ² to A ¹	$A^{47} \neq Q^{47}$	Perform round off if Q47 contains a one	
3 0	Exit to Time 38	A=0		
EXEC	TE NORMALIZE			
33	Shift A Left	A ³⁷ =A ³⁶ =A ³⁵	Position the most sig. 1 bit of the coefficient in position A ³⁵ . If the shift	
34	Inhibit $A^1 \rightarrow A^2$	A=0	is left, reduce R by one each shift and continue to shift until A ³⁵ =1. If the shift	
3 5	Right Shift	a ³⁷ ∤a ³⁶ a∮0	is right, increase R by one each shift and complement R.	
3 7	Comp. $R^2 \rightarrow R^1$	A ³⁷ ≠A ³⁶		
37	Clear X	A≠0 A≠0	Prepare X for use as assembly register	
	•	'	Rev 12/60	

33 FDV

TIME COMMAND CONDITION REMARKS EXECUTE FINAL ASSEMBLY $11 A^1 \rightarrow X^1$ $12 Set \ X^1 S.R. \ FF$ $14 Set \ Part. \ Add in A FF$ $15 FF \ A \ neg.$ $16 Comp. \ X^1 \rightarrow X^2$ $17 Add \ R^1$ $18 Add \ R^1$ $18 Add \ R^2$ $18 Add \ R^3$ $18 $	33 F	'DV		
41 A \rightarrow X 1 41 Set X 1 S.R. FF FF A neg. 41 Set Part. Add in A FF 42 $X^1 \rightarrow X^2$ A pos. 43 $X^2 \rightarrow X^1$ 44 Add R 1 to U^2 AQ#O 45 $U^2 \rightarrow X^1$ A pos. 46 $X^1 \rightarrow X^2$ X pos. 47 Part. Add X^2 to X^1 AQ#O 48 Prepare A to receive the result And $X^1 \rightarrow X^2$ In part. Apple AQ#O 48 Prepare A to receive the result Apple AQ#O Position result in X 2 , complement if sign of X was neg. at time 41 Prepare A to receive the result Apple AQ#O Position result in X 2 , complement if sign of X was neg. at time 41 Prepare A to receive the result Apple AQ#O Position result in X 2 , complement if sign of X was neg. at time 41 Prepare A to receive the result Apple AQ#O Position result in X 2 , complement if sign of X was neg. at time 41 Prepare A to receive the result Apple AQ#O Prepare A to receive the result	TIME	COMMAND	CONDITION	REMARKS
41 Set $X^1 S.R. FF$ FF A neg. 42 $X^1 \rightarrow X^2$ A pos. 43 $X^2 \rightarrow X^1$ 44 Half Exit 43 Half Exit 44 Add X^1 to U^2 AQ#O 45 $U^2 \rightarrow X^1$ 46 $X^1 \rightarrow X^2$ X pos. AQ#O Part. Add X^2 to X^1 AQ#O Part. Add X^2 to X^1 Ada X^2 Place the coefficient in non-complement notation Record the sign of X Place the coefficient in non-complement notation Prepare A to receive the result Insert the exponent into the proper range of X Position result in X^2 , complement if sign of X was neg. at time 41 Place result in X^2 Place result in X^2 Place result in X^2	EXECU	TE FINAL ASSEMBLY		
Set Part. Add in A FF 42 X^1 \rightarrow X^2	41	$A^1 \longrightarrow X^1$		Transfer the coefficient to X
A FF \(\frac{1}{2} \) \times \frac{1}{2} \	41	Set X S.R. FF	FF A neg.	Record the sign of X
Place the coefficient in non-complement notation Place the coefficient in non-complement notation Proposed to the coefficient in non-complement notation	41			
L2 Comp. $X^1 \rightarrow X^2$ $X^2 \rightarrow X^1$ 43 Full Exit 44 Half Exit 45 Clear A^1 46 $X^1 \rightarrow X^2$ Add A^1 to $A^1 \rightarrow X^2$ Applying the sum of the proper range of $A^1 \rightarrow X^2$ 46 Comp. $A^1 \rightarrow X^2$ Applying the sum of $A^1 \rightarrow X^2$ Ap	42	$X^1 \longrightarrow X^2$	A pos.	
Full Exit Half Exit Clear A ¹ Add R ¹ to U ² AQ = 0 The state of X Frepare A to receive the result Insert the exponent into the proper range of X Insert the exponent into the proper range of X Fosition result in X ² , complement if sign of X was neg. at time 41 Place result in A Flace result in A	42	Comp. $X^1 \longrightarrow X^2$	A neg.	
Half Exit Clear A ¹ Add R ¹ to U ² AQ\$\forall 0 The second of the image of X Comp. X ¹ \to X ² Prepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign of X was neg. at time 41 Prepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign of X was neg. at time 41 Prepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign of X was neg. at time 41 Prepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign of X was neg. at time 41 Prepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign of X was neg. at time 41 Prepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign of X was neg. at time 41	43	$X^2 \rightarrow X^1$	_	
Clear A ¹ Add R ¹ to U ² AQ\(\frac{4}{0}\) U^2 \rightarrow X^1 \\ exp AQ\(\frac{4}{0}\) AQ\(\frac{4}{0}\) AQ\(\frac{4}{0}\) AQ\(\frac{4}{0}\) AQ\(\frac{4}{0}\) AQ\(\frac{4}{0}\) AQ\(\frac{4}{0}\) AQ\(\frac{4}{0}\) Position result in X ² , complement if sign of X was neg. at time 41 Place result in A Prepare A to receive the result Insert the exponent into the proper range of X Position result in X ² , complement if sign of X was neg. at time 41 Place result in A	43	Full Exit		
Add R ¹ to U ² AQ\$\delta\$0 Insert the exponent into the proper range of X Insert the exponent into the proper range of X Insert the exponent into the proper range of X Insert the exponent into the proper range of X Insert the exponent into the proper range of X Position result in X ² , complement if sign of X was neg. at time 41 Part. Add X ² to A ¹ AQ\$\delta\$0 Place result in A	43	Half Exit		
Trange of X 145 U^2 \rightarrow X^1	43	Clear Al		Prepare A to receive the result
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	44	Add R ¹ to U ²	AQ≠0	
46 Comp. $X^1 \rightarrow X^2$ $X \text{ neg.}$ $AQ \neq 0$ $X \text{ was neg. at time } 41$ 47 Part. Add $X^2 \text{ to } A^1$ $AQ \neq 0$ Place result in A	45	1	A Q ≠ 0	
Part. Add X ² to A ¹ AQ≠0 Place result in A	46	$X^1 \longrightarrow X^2$		Position result in X ² , complement if sign of X was neg. at time 41
	46	Comp. $X^1 \longrightarrow X^2$	X neg. AQ≠O	
2-64 Rev. 12/60	47	Part. Add X ² to A ¹	AQ ≠0	Place result in A
2-64 Rev. 12/60				
2-64 Rev. 12/60				
2-64 Rev. 12/60				•
2-64 Rev. 12/60				
2-64 Rev. 12/60				•
2-64 Rev. 12/60				
2-64 Rev. 12/60				
2-64 Rev. 12/60				
			9	Rev. 12/60

CONTROL DATA CORPORATION

Computer Division



CODE 34

SCA

FUNCTION Shift (A) left until the bit position to the right of sign bit contains a 'l'. Store M_ρ in B^b .

SEQUENCE: Zero Address (H2-- V2--)

EXECUTION TIME:

2.8 us. min., 2.8 us. + .4 us./shift avg., 22 us. max.

		•	
TIME	COMMAND	CONDITION	REMARKS
00	U¹->U²		Transfer m to U ² (m = shift count)
05	Clear Bb		Clear B ^b to receive R _f
06	U ² →R ²		Load shift count (m) in R ² and R ¹
07	$R^2 \rightarrow R^1$	R ≠ 0	
10	Init. Shift	A47 = A ₄₈ A ≠ 0	
10	$R^2 \longrightarrow B^b$	A ₄₇ ≠ A ₄₆ or A = 0	Store M in B ^b
11	Half Exit	A ₄₇ ≠ A ₄₆ or A = 0	Exit if quantity is expressed in scaled format or quantity is equal to 0
11	Full Exit	A = 0	
11	Shift	A ₄₇ = A ₄₆	
		A ≠ 0	Shift (A) left until A ₄₇ # A ₄₆ , ie., until
12	Red. R ¹ to R ²	۱ ا	A ₄₈ hold most significant bit.
13	$\mathbb{R}^{\mathbf{z}} \longrightarrow \mathbb{B}^{\mathbf{b}}$		Store m minus number of shifts performed in Bb
13	Half Exit	A ₄₇ ≠ A ₄₈ A ≠ 0	Exit when $A_{47} \neq A_{46}$, $A \neq 0$ or when $R = 0$.
13	Full Exit	R = 0	
	1	1	_



CODE

INSTRUCTION

FUNCTION

35 SCQ

Shift (AQ) left until the bit position to the right of the sign bit contains a 'l'. Store M in Bb.

SEQUENCE: Zero Address (H2-- V2--)

EXECUTION TIME:

2.8 us. min., 2.8 us. + .4 us./ shift avg., 41.2 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹→U²		Transfer m to U^2 (m = shift count)
05	Clear Bb		Clear Bb to receive R
06	U ² →R ²		Load shift count (m) in R ²
07	$R^2 \longrightarrow R^1$	R ≠ O AQ ≠ O	
10	Init. Shift	$AQ \neq 0$ $A_{47} = A_{46}$	
10	$R^2 \rightarrow B^b$	A ₄₇ ≠ A ₄₈ or AQ = O	Store M in B ^b
11	Half Exit	A ₄₇ ≠ A ₄₆	Exit if quantity is already in scaled format or if quantity is equal to 0
11	Full Exit	AC = 0	
n	Shift	$A_{47} = A_{46}$ $AQ \neq 0$	Shift (AQ) left until $A_{48} \neq A_{47}$, ie., until A_{48} holds most significant bit.
12	Red. R ¹ to R ²	٦)	
13	$R^2 \rightarrow B^b$	}	Store m minus number of shifts performed in Bb
13	Half Exit	A ₄₇ ≠ A ₄₈ AQ ≠ 0 or	Exit when $A_{47} \neq A_{46}$, $A \neq 0$ or when $R = 0$
13	Full Exit	R = 0	
		·	



CODE SSK

INSTRUCTION

SEQUENCE: Read Operand (H3-- V3--)

EXECUTION TIME: 6.8 us. min., (Upper Inst.), 8.8 us. avg., 16 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	υ¹->υ²		Transfer m to U ²
01	Clear X1		Prepare X1 for receipt of (M)
04	Add R1 to U2	b ≠ 0	Modify m to M
04	Init. Storage		
10	Wait Storage		
15	I ⁵ I ⁶ →X¹		Load (M) to X1
19	Half Exit	(X) pos	Perform the next instruction
19	Full Exit	(X) neg	Skip the next instruction
			·



CODE 37 SSH

INSTRUCTION Storage Shift

FUNCTION
Skip next instruction if (M) is negative; in either

case, shift (M) left one.

SEQUENCE: Read Operand (H3-- V3--)

EXECUTION TIME:

10.8 us. min., 12.8 us. avg., 19.2 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹->U²		Transfer m to U ²
01	Clear X1		Prepare X for use as exchange register
04	Add R1 to U2	b ≠ 0	Modify m to M
04	Init. Storage		•
06	$Q^1 \longrightarrow Q^2$	7	Store A _i in Q ¹ ; clear A for use as operation
06	Clear A1		register.
07	$A^2 \rightarrow Q^1$		
10	Wait Storage		
15	I ⁵ I ⁶ →X¹		Place (M) in X for transfer to A
16	$X_1 \rightarrow X_5$		
19	Wait Storage		
20	Inhibit A¹→A²		
21	Clear X1		
21	Part. Add X ² to A ¹		Transfer (M) to A
22	Shift A ¹ to A ²		Shift (M) left
23	$A^2 \rightarrow A^1$	۱ ا	
25	A¹->X¹)	Load (M) in X1
27	Q ² —>A¹		Place Q _i in A ¹
28	Q¹→Q²		Place A _i in Q ²



37	SSH

TIME	COMMAND	CONDITION	REMARKS
28	Init. Storage		
29	$Q^2 \longrightarrow A^1$	٦	Restore (A_1) and (Q_1)
29	$A^2 \rightarrow Q^1$	\int	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
47	$X^1 \rightarrow Z^1Z^2$		Return (M) shifted one left to storage
47	Half Exit	No Skip	Perform next instruction (M pos)
47	x Full Exit	Skip	Skip next instruction (M neg)
	x Ordinarily this	instruction is l	imited to the upper instruction position
			·
			•
			al-



CODE 40 SST

SEQUENCE: Read Operand (H3-- V3--)

EXECUTION TIME:

TIME	COMMAND	CONDITION	REMARKS
00	n, ns		Transfer m to U ²
01	Clear X ¹		Prepare X for use as an exchange register
04	Add R1 to U2	ъ 🗲 О	Modify m to M
04	Init. Storage		
10	Wait Storage		
15	1516 → X1	_	Superimpose (M) and (A); 'l's in either or both
15	$A^1 \longrightarrow X^1$	}	words will cause corresponding bits in the combined word to be 'l'.
15	Clear A ¹		Clear A to receive (X)
16	$X^1 \rightarrow X^2$		Set (X1) in X2 for transfer to A
17	Half Exit		
17	Exit		
21	Part. Add X ² to A ¹		Transfer (X) to A
		3	



CODE 41

INSTRUCTION Selective Clear

FUNCTION

Clear bits of (A) according to 'l's of (M)

SEQUENCE:

Read Operand (H3-- V3--)

EXECUTION TIME: 4.8 us. min., 7.2 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹>U²		Transfer m to U ²
01	Clear X1		
04	Add R1 to U2	ъ ≠ 0	Modify m to M
04	Init. Storage		
06	Comp. $X^1 \longrightarrow X^2$	7	
07	Part. Add X2 to A3		Complement (A)
10	Wait Storage		.•
15	151e->X₁		Superimpose (M) and (A); 'l's in either or both
15	A ¹ →X ¹		words will cause corresponding bits in the combined word to be 'l'.
15	Clear Al		Prepare A to receive result
16	Comp. $X^1 \longrightarrow X^2$		Set result to proper order in X2; bits
17	Half Exit		corresponding to 'l's in (M) are now '0'.
17	Exit		
21	Part. Add X ² to A		Transfer (X ²) to A
			,
			•
			·



CODE 42 SCM

Selective Complement

FUNCTION Complement bits of (A) according to '1's of (M)

SEQUENCE: Read Operand (H3-- V3--)

EXECUTION TIME: 4.8 us. min., 7.2 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	$U^1 \rightarrow U^2$		Transfer m to U ²
01	Clear X1		Prepare X for use as an exchange register
04	Add R1 to U2	ъ 🗲 О	Modify m to M
04	Init. Storage	·	
10	Wait Storage		
15	I ⁵ I ⁶ →X¹	}	Transfer (M) to X ²
16	$X^1 \rightarrow X^2$	5	Hadister (M) to X
17	Half Exit		
17	Exit		
21	Part. Add X2 to A1		Transfer (M) to A; 'l's in M cause corresponding bits in A to be complemented.
			Corresponding bits in A to be compremented.
*			
			,



CODE 43

SSU

INSTRUCTION
Selective Substitute
Transfer bits of (M) to corresponding bits in A according to 'l's of (Q)

SEQUENCE: Read Operand (H3-- V3--)

EXECUTION TIME: 5.2 us. min., 7.4 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹->U²		Transfer m to U ²
01	Clear X1		
04	Add R1 to U2	ъ≠О	Modify m to M
04	Init. Storage		
06	$Q_1 \longrightarrow Q_2$		Place Q^1 in Q^2 for transfer to X
06	Comp. $X^1 \longrightarrow X^2$	7	
07	Part. Add X ² to A ¹	}	Complement A and X
07	x²->x¹		
07	TOX		Transfer Q to X1
10	Wait Storage		
11	A ¹ →X ¹		Superimposes A on X^1 ; selectively clears composit A _i by forcing bits to '1' if Q = 1.
11	Clear A ¹		Prepare A to receive (X)
12	Comp. $X^1 \rightarrow X^2$		Put selectively cleared A _i in normal form
13	Clear X1		Prepare X for use as an exchange register
15	I ⁵ I ⁶ →X ¹		Masks M for '0's in Q
15	TOX		
17	Part. Add X2 to A1		Enter selectively cleared A _i in A ¹
20	X¹->X²		Masked M to X ²
21	Exit		
21	Half Exit	;	
25	Part. Add X ² to A ¹		Substitutes masked M for cleared bits of Ai



CODE 1111 LDL

INSTRUCTION Load Logical SEQUENCE: Read Operand (H3-- V3--)

EXECUTION TIME: 5.2 us. min., 7.4 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹->U²	•	Transfer m to U ²
01	Clear X1		Prepare X for receipt of (M)
04	Add R1 to U2	ъ ≠ О	Modify m to M
04	Init. Storage		
06	$Q^1 \longrightarrow Q^2$		Position (Q) for logical multiply
06	Clear A ¹		Prepare A for receipt of the logical product
10	Wait Storage		
15	151e→X₁	7	The state of the s
15	TOX	\$	Form the logical product of (M) and (Q)
20	$X_1 \rightarrow X_5$)	
21	Full or half Exit	>	Load the logical product in A
25	Part. Add X ² to A ¹		
		J	
		,	
			·
·			

CONTROL DATA CORPORATION -

Computer Division



CODE 45 ADL

INSTRUCTION

the sum in A.

SEQUENCE: Read Operand (H3-- V3--)

EXECUTION TIME: 5.4 us. min., 7.4 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	$\Omega_{J} \rightarrow \Omega_{S}$		Transfer m to U ²
01	Clear X1		Prepare X for use as an exchange register
04	Add R1 to U2	b ≠ 0	Modify m to M
04	Init. Storage		
06	$G_1 \longrightarrow G_S$)	
10	Wait Storage		Form the logical product of (Q) and (M)
15	I ₂ I _e →X _I		
15	TOX		
20	$X_1 \rightarrow X_5$		Add LQM to A
21	Exit	}	
21	Half Exit		
25	Add X2 to A1		



CODE 46 SBL

INSTRUCTION Subtract Logical **FUNCTION**

Subtract the logical product of (Q) and (M) from ${\bf A_1}$ store the difference in A.

SEQUENCE: Read Operand (H3-- V3--)

EXECUTION TIME: 5.4 us. min., 7.4 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹->U²		Transfer m to U ²
01	Clear X ¹		Prepare X for use as an exchange register
04	Add R ¹ to U ²	ъ ≠ О	Modify m to M
04	Init. Storage		
06	Q¹→Q²]	
10	Wait Storage	}	Form the logical product of (Q) and (M)
15	1 ₂ 1 _e →x ₁		
15	TOX		
20	$Comp. X^1 \longrightarrow X^2$		Subtract LQM from A
21	Exit	}	
21	Half Exit		
25	Add X ² to A ¹		



CODE 47 STL

SEQUENCE:

Write Operand (H^4--V^4--)

EXECUTION TIME: 4.8 us. min., 7.2 us. avg., 9.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹→U²		Transfer m to U ²
01	Clear X1		Prepare X for use as an exchange register
04	Add R ¹ to U ²	ъ ≠ 0	Modify m to M
04	Init. Storage		
06	$Q^1 \longrightarrow Q^2$	7	Form the logical product of (Q) and (A)
07	A¹->X¹		
07	IOX		
07	Wait Storage	J	
08	Enable Full Write		
15	$X^1 \longrightarrow Z^1Z^2$		Store LQA at M
15	Exit		•
15	Half Exit		



CODE	INSTRUCTION	FUNCTION
50	Enter Index *	Enter the base execution address into Bb
•	Direct Theor &	Direct our pase execution and ess through
ロカゴ		

SEQUENCE: Zero address (H2-- V2--)

EXE	CCUTION TIME: 3.	.2 us. min., 3.0 u	s. ag., 3.2 us. max.
TIME	COMMAND	CONDITION	REMARKS
00	U¹→U²		Transfer m to U ²
05	Clear B ^b	٦	Enter m in the designated B register
06	U ² →R ²	}	
08	$R^2 \rightarrow B^b$		
09	Half Exit)	
09	Exit		
* Wit	h a b designation (f 0, this instruc	tion becomes the Pass Instruction



CODE 51 INI

INSTRUCTION

FUNCTION Add the base execution address to $(\mathbf{B}^{\mathbf{b}})$, store the sum in Bb.

SEQUENCE: Zero Address (H2-- V2--)

EXECUTION TIME: 3.2 us. min., 3.0 us. avg., 3.2 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	η 1 → η2		Transfer m to U ²
04	Add R1 to U2	b ≠ 0	Modify m to M
05	Clear Bb	٦	Store M in Bb
06	U ² →R ²	}	
08	R²→Bb		
09	Half Exit)	
09	Exit		
			.79



CODE 52 CODE

INSTRUCTION Load Index (Upper)

SEQUENCE:

Read Operand (H3-- V3--)

EXECUTION TIME:

TIME	COMMAND	CONDITION	REMARKS
00	U¹->U²		Transfer m to U ² .
01	Clear X1		Prepare X for use as exchange register
04	Init. Storage		
10	Wait Storage		
14	Clear Bb		Clear B ^b to receive $(m)_{UA}$
15	I5I6→X1		
18	X ¹ UA>I ²		
20	I _S I ₃ ->R ₁		Transfer $(m)_{UA}$ to B^b
22	$R^1 \longrightarrow R^2$		
22	$\mathbb{R}^2 \longrightarrow \mathbb{B}^b$		
23	Half Exit		•
23	Exit		
			·



CODE 53 LIL

INSTRUCTION
Load Index (Lower)

SEQUENCE:

Read Operand (H3-- V3--)

EXECUTION TIME: 4.8 us; min., 7.2 us. avg., 9.6 us. max.

IME	COMMAND	CONDITION	REMARKS
00	U¹->U²		Transfer m to U ²
01	Clear X1		Prepare X for use as an exchange register
04	Init. Storage		
10	Wait Storage		
14	Clear Bb		Prepare B ^b to receive (m) _{LA}
15	I ⁵ I ⁶ →X¹		
16	$X^1_{\overline{LA}} > X^2_{UA}$		Transfer (m _{LA}) to B ^b
17	$X^2 \overline{UA} > X^1 UA$		
18	X ¹ UA >I ²		
20	I²I³⇒R¹		
22	$R^1 \rightarrow R^2$		
22	R _S →Bp		
23	Half Exit		
23	Exit		



CODE 54 ISK

INSTRUCTION Index Skip

FUNCTION If (B^b) = the base execution address, skip the next instruction; if (B^b) \neq the base execution address, add

one to B° . (H²-- V° --)

SEQUENCE:

Zero Address

EXECUTION TIME:

5.6 us. min., 5.6 us. avg., 5.6 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	υ¹->υ²		Transfer m to U ²
02	$R^1 \longrightarrow R^2$		
04	Part. Add R1 to U2	ъ≠0	(nh) 0
05	Comp. $R^2 \rightarrow R^1$		Subtract (Bb) from m, load the difference in R ² .
05	Clear Bb		Clear Bb to receive modified (R)
06	$U^2 \rightarrow R^2$		
09	Exit *	R = 0	Proceed to next instruction step if $m - (B^0) = 0$
10	$R^1 \longrightarrow R^2$	R≠O	
12	Reduce R1 to R2	R≠O	Reduce (R) by one (this increases R _i by one)
13	Comp. $R^2 \rightarrow R^1$	R ≠ O	Express (R) in non-complement form
14	$R^1 \rightarrow R^2$	R≠O	Load (R) in B ^b
14	$R^2 \rightarrow B^b$	R ≠ 0	Load (k) III B
15	Half Exit	R ≠ O	Leave the sequence
¥ O:	rdinarily this instr	uction is limited	to the upper instruction position.
			•





CODE 55

IJP

FUNCTION

If $(B^b) \neq 0$, reduce B^b by one, jump to m

If $(B^b) = 0$, continue program

SEQUENCE:

Zero Address (H2-- V2--)

EXECUTION TIME: 2.8 us. min., 4.4 us. avg., 4.4 us. max.

TIME	COMMAND	CONDITION	REMARKS
00	υ¹->υ²		Transfer m to U ²
02	$R^1 \rightarrow R^2$		$R^1 = R^2$
05	U ² >P¹	R ≠ 0	Load m in P
05	Clear Bb		Prepare Bb to receive modified (R)
07	Jump Exit	R ≠ O	Leave routine, next program step located at m.
07	Exit	R = 0	Towns the common
07	Half Exit	R = 0	Leave the sequence
08	Reduce R1 to R2	R ≠ 0	Reduce (R) by one
08	$R^2 \rightarrow B^b$		Store modified (R)
			·
			,



CODE 56 SIU

INSTRUCTION Store Index (Upper)

SEQUENCE:

Write Operand (H4-- V4--)

EXECUTION TIME:

TIME	COMMAND	CONDITION	REMARKS
00	Init. Storage		Select m
00	Wait Storage		
00	$U^{1} \rightarrow U^{2}$		
Ol	Clear X1		Prepare X for use an an exchange register
03	Clear U ¹ UA	7	
04	U¹→U²	}	Clear U ²
06	Part. Add R1 to U2	j	
06	Enable Part. Write Upper		
07	U ² →X ¹ LA	}	Prepare (Bb) for transfer to upper address
08	$X^1 \xrightarrow{TA} X_5$		portion of word specified by m
09	$X^2 \rightarrow X^1 \cup A$		
11	Half Exit	<i>J</i>	
11	Exit		
11	$X^1_u \rightarrow Z^1Z^2$		Store (B ^b) at m
			Dog 19/60



CODE 57 SIL

INSTRUCTION Store Index (Lower) $\begin{array}{c} \text{FUNCTION} \\ \text{Store } (\textbf{B}^b) \text{ in the lower address of the location} \\ \text{specified by the base execution address} \end{array}$

SEQUENCE:

Write Operand (H4-- V4--)

EXECUTION TIME:

TIME	COMMAND	CONDITION	REMARKS
00	Init. Storage		Select m
00	Wait Storage	İ	
00	$U^1 \longrightarrow U^2$		
01	Clear X ¹		Prepare X for use as an exchange register
03	Clear U ¹ UA)	
04	$U^1 \longrightarrow U^2$		Clear U ²
06	Part. Add R1 to U2	֓֞֞֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	
06	Enable Part. Write Lower		
07	$U^2 \longrightarrow X^1$ LA ,		Transfer B ^b to lower address portion of word specified by m
11	Half Exit		
11	Exit		
11	$X^1_{LA} \rightarrow Z^1Z^2$		Store B ^b at m
	·		
		2-	85 Rev. 12/60



CODE 60 SAU

INSTRUCTION
Substitute Address
(Upper)

FUNCTION

Replace the upper address of (M) with the lowest

order 15-bits of (A)

SEQUENCE:

Write Operand

 (H^4--V^4--)

EXECUTION TIME:

TIME	COMMAND	CONDITION	REMARKS
00	U¹->U²		Transfer m to U ²
01	Clear X1		Prepare X for use as an exchange register
04	Add R1 to U2	ъ ≠ 0	Modify m to M
04	Init. Storage		
07	$A^1 \longrightarrow X^1$		Transfer (A) to X
07	Wait Storage		
08	Enable Part. Write Upper		
12	$X^1_{\overline{LA}} \times X^2_{UA}$		
13	$X^2_{\overline{UA}} > X^1_{UA}$	}	Place lowest order 15-bits of A in X ¹ UA and write into storage
15	Half Exit		write into storage
15	Exit		
15	$X^1 \longrightarrow Z^1 Z^2$		
			·



61 CODE SAL

INSTRUCTION Substitute Address (Lower)

order 15-bits of (A)

SEQUENCE: Write Operand (H4-- V4--)

EXECUTION TIME:

TIME	COMMAND	CONDITION	REMARKS
00	υ¹->υ²		Transfer m to U ²
01	Clear X1		Prepare X for use as an exchange register
04	Add R1 to U2	ъ ≠ 0	Modify m to M
04	Init. Storage		
07	A¹>X¹		Transfer (A) to X
07	Wait Storage		
08	Enable Part. Write Lower		Store only the lower 15-bits of (A) in storage
15	Half Exit	}	
15	Exit		
15	$X^1_L \rightarrow Z^1Z^2$		
		ا ل	
;		9-6	



CODE INT

FUNCTION Transfer $(B^{\dot{b}})$ words to storage beginning at M + $(B^{\dot{b}}$ - 1)

SEQUENCE: Search and Transfer (H5-- V5--)

EXECUTION TIME:

4.8 us. min., 4.0 + 4.8r avg., 6.8 + 4.8r max.

TIME	COMMAND	CONDITION	REMARKS
00	υ¹->υ²		Place terminal address in U ²
01	Clear X1		Prepare X for first word transfer
02	Set R ≠ 0 FF		
02	$R^1 \longrightarrow R^2$		
04	Reduce R1 to R2	ъ ≠ О	Determine if R = 0 before reduction and exit
05	$R^2 \longrightarrow R^1$		if condition exists. Prepare first storage address.
05	Set ST Not Complet	e R≠O + b=O	
80	Set Input Trans. Act	ST not complete	Enable input transfer of first word
09	Half Exit	ST Complete	Exit if no input transfer is to be performed
	Full Exit		
09	Clear B ^b	(Input Trans. Ready)	Prepare B ^b for reduced value
09	Set Wait Storage	(Input Trans. Ready)	
09	Clear Input Transfer Act		Inhibit further input transfer
09	Input Resume		
10	Add R1 to U2		Form first storage address
10	Init. Storage	(Input Trans. Ready)	



TIME	COMMAND	CONDITION	REMARKS
11	Clear X		Clear X for second and succeeding words
14	R ² ->B ^b		Store reduced value of B
14	Set R≠0 FF		Prepare to determine R=O condition
16	η 1 →η2		Place terminal address in U ²
16	Comp. $X^1 \rightarrow X^2$		Set X to all 'l's and accept input transfer word
17	X ₂ →X ₁		
17	I°—>X¹		
17	Set ST Not Complete	R ≠ O	Determine if R = 0 before reduction and exit if condition exists. Prepare second and
18	Reduce R ¹ →R ²		succeeding storage addresses.
19	$R^2 \rightarrow R^1$		
20	Set Input Trans.	(ST Not Complete	Enable input transfer of second and succeeding words
51	I ⁵ I ⁶ —>Z ¹ Z ²		Write input word in storage
22	Clear Wait Storage		
24	Add R ¹ to U ²		Form second and succeeding storage addresses
33	Init Aux Sequence	Auxiliary Request	Enter AUX if auxiliary request exists. Halt input transfer.
29	Half Exit Full	$(b=0)+(b\neq 0)$ -Exit	=1 Exit if block transfer is complete
	Return to time 08	on input transfer	ready.
		1	



CODE 63 OUT

INSTRUCTION Output Transfer FUNCTION

Transfer (Bb) words from storage beginning at m + (Bb - 1)

SEQUENCE:

Search and Transfer (H⁵-- V⁵--)

EXECUTION TIME:

4.8 us min., 4.0 = 4.8r avg., 6.8 + 4.8r max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹→U²		Place terminal address in U ²
01	Clear X1		Prepare X for first word transfer
02	Set R ≠ 0 FF		
02	$R^1 \rightarrow R^2$		
04	Reduce R ¹ to R ²	b ≠ 0	Determine if R=O before reduction
05	$\mathbb{R}^2 \rightarrow \mathbb{R}^1$	•	and exit if condition exists. Prepare
05	Set ST Not Complete	(R≠0) + (b=0)	first storage address.
09	Full Exit Half	ST Complete	Exit if no output transfer is to be performed
09	Set Wait Storage		
09	Clear Bb		Prepare Bb for reduced value
10	Add R ¹ to U ²		Form first storage address
10	Init. Storage		Read output word from storage
11	Clear X1		Prepare X for second and succeeding word transfer
14	$R^2 \rightarrow B^b$		Store reduced value of B
14	Set R#0 FF	,	Determine if R=0
16	$U^1 \rightarrow U^2$		Place terminal address in U ²



63	OUT		
TIME	COMMAND	CONDITION	REMARKS
17	Set ST Not Complete	R ≠ 0	
18	Reduce R1 to R2		Prepare second and succeeding storage addresses
19	$R^2 \rightarrow R^1$		
21	Set Output Trans-Active		Enable output transfer of word
21	I ⁵ I ⁶ →X ¹		Place output word in X
22	X ¹ →X ²		Position output word in X
23	$X^2 \rightarrow 0^4$		Place output word in 04
23	Clear Output Trans-Active		Stop transfer operation
24	Add R ¹ to U ²		
24	Return to time 08	(R#O) (b#O)	Re-enter loop to transfer second and succeeding words
25	Output Ready		
2 9	Half Exit Full	$(b \neq 0) + (b \neq 0) = Ex$	it=1 it=0 Exit to next instruction when block transfer is complete
31	$ \begin{array}{c} \text{Complement} \\ R^1 \longrightarrow R^2 \end{array} $		Prepare quantity in R (to be substituted for Bb) to allow for re-entrance to search and
32	Clear Bb		transfer after auxiliary operation is complete
32	$R^1 \longrightarrow R^2$		
33	Init. AUX	Buffer Request	Enter AUX for auxiliary operation
34	Reduce R ¹ to R ²		Increase value of R by 1
35	$R^2 \rightarrow R^1$		Prepare R for second reduce operation
3 6	Reduce R1 to R2		Increase value of R by 1
37	Complement R ² →>R ¹		Normalize R
3 8	$R^1 \longrightarrow R^2$		Prepare R for transmission to Bb
3 8	$R^2 \rightarrow B^b$	\bigcup	Substitute (R) for B ^b



CODE 64 EQS

FUNCTION Search (B^b) words beginning with $m + (B^b -1)$ for (M) = A. Exit.

SEQUENCE: Search and Transfer (H5-- V5--)

EXECUTION TIME:

3.6 us min., 4.0 + 3.6r avg., 6.8 + 3.6r max.

TIME	COMMAND	CONDITION	REMARKS
00	U³→U²		Place terminal address in U ²
01	Clear X ¹		Prepare X for first search word
02	Set R≠0 FF		
02	$R^1 \rightarrow R^2$		
04	Reduce R1 to R2	ъ≠0	Determine if R=O, exit if condition exists. Prepare first storage address.
05	$R^2 \rightarrow R^1$		
05	Set ST Not Complete	(R≠0) + (b=0)	
09	Half Full Exit	ST Complete (R=0)	Exit if no search is to be made
09	Set Wait Storage		
09	Clear B		Prepare Bb for reduced value
10	Add R1 to U2		Form first storage address
10	Init. Storage		Read word to be searched
11	Clear X1		Prepare X for second and succeeding words
14	$\mathbb{R}^2 \longrightarrow \mathbb{B}^{\mathbb{D}}$		Store reduced value of Bb
14	Set R≠0 FF		Determine if R=O before it is reduced
16	U¹->U²		Place terminal address in U ²
			·



64	EQS

64	EQS		
TIME	COMMAND	CONDITION	REMARKS
17	Set ST Not Complete	r ≠0	
18	Reduce R ¹ R ²		Prepare second and succeeding storage address
19	$R^2 \rightarrow R^1$		
21	I₂Ie→X ₇		Place word to be searched in X
22	Comp. $X^1 \longrightarrow X^2$		Prepare word from storage for comparison with A
24	Add R1 to U2		Form second and succeeding storage addresses
29	Full Exit *	X = A	Search condition satisfied. Skip next instruction.
29	Half Exit	(b=0) (R=0 at T=17) + (b=0)	Search block exhausted
3 0	Return to time 08	(R≠O) (b≠O)	Return to loop to compare second and succeeding words
33	Init. AUX.	Auxiliary Request	Terminate search, initiate auxiliary operation.
	* Ordinarily this	instruction is us	ed in upper position.



CODE 65 THS

FUNCTION

Search (B^b) words, beginning with $m + (B^b - 1)$. (M) (A): Exit

SEQUENCE:

Search and Transfer (H5-- V5--)

EXECUTION TIME:

3.6 us min., 4.0 + 3.6r avg., 6.8 + 3.6r max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹-→U²		Place terminal address in U ²
01	Clear X1		Prepare X for first search word
02	Set R#O FF		
02	$R^1 \rightarrow R^2$		
04	Reduce R1 to R2	ъ ≠ 0	Determine if R=0, exit if condition exists. Prepare first storage address.
05	$R^2 \rightarrow R^1$		
05	Set ST Not Complete	(R≠0)+(b=0)	
09	Half Exit	ST Complete (R#O)	Exit if no search is to be made
09	Set Wait Storage		
09	Clear Bb		Prepare Bb for reduced value
10	Add R1 to U2		Form first storage address
10	Init. Storage		Read word to be searched
11	Clear X1		Prepare X for second and succeeding words
14	$R^2 \rightarrow B^b$		Store reduced value of Bb
14	Set R#O FF		Determine if R=O before it is reduced
16	$U^1 \longrightarrow U^2$		Place terminal address in U ²



TIME	COMMAND	CONDITION	REMARKS
			TEMATING.
17	Set ST Not Complete	R ≠ O	
18	Reduce R ¹ to R ²		Prepare second and succeeding storage address
19	$R^2 \rightarrow R^1$		
21	I ₂ I _e →X _I		Place word to be searched in X
22	Complement $X^1 \rightarrow X^2$		Prepare word from storage for comparison with A
24	Add R ¹ to U ²		Form second and succeeding storage addresses
29	Full Exit *	X > A	Search condition satisfied. Skip next instruction.
29	Half Exit	(b≠0)(R=0)+(b=0)	Search block exhausted
50	Return to time 08	(R#O) (b#O)	Return to loop to compare second and succeeding words
53	Init. AUX.	Auxiliary Request	Terminate search, initiate auxiliary operation.
	* Ordinarily this	instruction is us	ed in upper position.
			•
- 1			



CODE 66 MEQ

INSTRUCTION Masked Equality

FUNCTION Search (B^b) words, beginning with $M + (B^b - 1)$

L(Q)(M) = (A): Exit

SEQUENCE: Search and Transfer (H5-- V5--)

EXECUTION TIME:

3.6 us min., 4.0 + 3.6r avg., 6.8 + 3.6r max.

02 R ¹ → 04 Reduc 05 R ² → 05 Set S Compl 08 Q ¹ → 09 Half Full 09 Set W Stora 09 Clear 10 Add R	X ¹ ≠0 FF R ² e R ¹ to R ² R ¹ T Not ete Q ² Exit	b \neq 0 (R\neq 0) + (b=0) 66 ST Complete (R=0)	Place terminal address in U ² Prepare X for first search word Determine if R=O, exit if condition exists Prepare first storage address. Position mask in Q Exit if no search is to be made
02 Set R 02 R ¹ —> 04 Reduc 05 R ² —> 05 Set S Compl 08 Q ¹ —> 09 Half Full 09 Set W Stora 09 Clear 10 Add R	≠0 FF R ² e R ¹ to R ² R ¹ T Not ete Q ² Exit	(R≠0)+(b=0) 66 ST Complete	Determine if R=O, exit if condition exists Prepare first storage address.
02 R ¹ → 04 Reduc 05 R ² → 05 Set S Compl 08 Q ¹ → 09 Half Full 09 Set W Stora 09 Clear 10 Add R	e R ¹ to R ² R ¹ T Not ete Q ² Exit	(R≠0)+(b=0) 66 ST Complete	Prepare first storage address. Position mask in Q
04 Reduce 05 R ² → 05 Set S Compl 08 Q ¹ → 09 Half Full 09 Set W Stora 09 Clear 10 Add R	e R ¹ to R ² R ¹ T Not ete Q ² Exit	(R≠0)+(b=0) 66 ST Complete	Prepare first storage address. Position mask in Q
05 R ² → 05 Set S Compl 08 Q ¹ → 09 Half Full 09 Set W Stora 09 Clear 10 Add R	R ¹ T Not ete Q ² Exit	(R≠0)+(b=0) 66 ST Complete	Prepare first storage address. Position mask in Q
05 Set S Compl 08 Q¹→ 09 Half Full 09 Set W Stora 09 Clear 10 Add R	T Not ete Q ² Exit	66 ST Complete	Position mask in Q
Compl O8 Q ¹ → O9 Half Full O9 Set W Stora O9 Clear 10 Add R	ete Q ² Exit	66 ST Complete	
09 Half Full 09 Set W Stora 09 Clear 10 Add R	Exit	ST Complete	
09 Set W Stora 09 Clear 10 Add R			Exit if no search is to be made
Stora O9 Clear 10 Add R	ait	1	
10 Add R			
	B_p		Prepare B ^b for reduced value
10 Init.	to U ²		Form first storage address
	Storage		Read word to be searched
11 Clear	X1		Prepare X for second and succeeding words
14 R ² ->	Вр		Store reduced value of Bb
14 Set R	€O FF		Determine if R=O before it is reduced
16 U¹→1	_J e		Place terminal address in U ²

66 MEQ



TIME	COMMAND	CONDITION	REMARKS
17	Set ST Not Complete	R ≠ O	
18	Reduce $R^1 \longrightarrow R^2$		Prepare second and succeeding storage address
19	$R^2 \longrightarrow R^1$		
21	I ₂ I _e →X ₇		Place word to be searched in X
21	LQX		Logical add Q + X
24	Add R ¹ to U ²		Form second and succeeding storage addresses
24	Comp. $X^1 \longrightarrow X^2$		Prepare masked word for comparison with A
29	Full Exit #	X > A	Search condition satisfied, skip next instruction.
29	Half Exit	(b≠0)(R=0)+(b=0)	Search block exhausted
30	Return to time 0	β (R≠0)(b≠0)	Return to loop to compare second and succeeding words
33	Initiate AUX	Auxiliary Request	Terminate search, initiate auxiliary operation.
	# Ordinarily th	is instruction is	limited to the upper position.
		:	
·			
	* Ordinarily th	_	-

CONTROL DATA CORPORATION Computer Division



CODE 67 MTH

FUNCTION

Search (B^b) words, beginning with M + (B^b - 1)

L(Q)(M) (A): Exit

SEQUENCE:

Search and Transfer (H⁵⁰⁰ V⁵⁰⁰)

EXECUTION TIME:

3.6 us min., 4.0 + 3.6r avg., 6.8 + 3.6r max.

TIME	COMMAND	CONDITION	REMARKS
00	$U_1 \rightarrow U_5$		Place terminal address in U ²
01	Clear X1		Prepare X for first search word
02	Set R#0 FF		
02	$R^1 \rightarrow R^2$		
04	Reduce R ¹ to R ²	ъ ≠ 0	Determine if R=O, exit if condition exists. Prepare first storage address.
05	$R^2 \rightarrow R^1$		
05	Set ST Not Complete	(R≠0)+(b=0)	
08	$Q^1 \longrightarrow Q^2$		Position mask in Q
09	Half Exit	ST Complete (R=O)	Exit if no search is to be made
09	Set Wait Storage		
09	Clear Bb		Prepare Bb for reduced value
10	Add R1 to U2		Form first storage address
10	Init.Storage		Read word to be searched
11	Clear X1		Prepare X for second and succeeding words
14	$\mathbb{R}^2 \longrightarrow \mathbb{B}^b$		Store reduced value of Bb
14	Set R≠0 FF		Determine if R=O before it is reduced
16	U¹→U²		Place terminal address in U ²



- CONTROL DATA CORPORATION Computer Division

67	мтн		
TIME	COMMAND	CONDITION	REMARKS
17	Set ST Not Complete	R ≠ O	
18	Reduce R1to R2		Prepare second and succeeding storage addresses
19	$R^2 \rightarrow R^1$		
21	I5Ie→X1		Place word to be searched in X
21	TOX		Logical add Q + X
24	Add R1 to U2		Form second and succeeding storage addresses
24	Comp. $X^1 \rightarrow X^2$		Prepare masked word for comparison with A
2 9	Half Exit	(b#O)(R=O)+(b=O)	Search block exhausted
2 9	Full Exit *	X > A	Search condition satisfied; skip next instruction.
30	Return to time 08	(R ≠ 0)(b ≠ 0)	Return to loop to compare second and succeeding words
33	Initiate AUX	Auxiliary Request	Terminate search, initiate auxiliary operation.
ж	Ordinarily this	instruction is li	mited to the upper position.
	,		
ł			



CODE 70 RAD

INSTRUCTION

Replace Add

FUNCTION

Store the sum of (M) and (A) at M and in A.

SEQUENCE: Read Operand (H3-- V3--)

EXECUTION TIME: 10.2 us min., 13.2 us avg., 16.0 us max.

		•	
TIME	COMMAND	CONDITION	REMARKS
00	υ ¹-> υ²		Transfer m to U ²
01	Clear X1		Replace X for use as exchange register
04	Add R1 to U2	ъ ≠ 0	Modify m to M
04	Init. Storage		
10	Wait Storage		
15	I ⁵ I ⁶ →X¹		
16	$X_1 \longrightarrow X_S$		
21	Clear X1	}	Add (M) and (A), store the sum in memory. The sum which is generated in A is not destroyed in
21	Add X ² to A ¹		A.
25	A¹>X¹		
28	Init. Storage		
19	Wait Storage		
47	$X^1 \longrightarrow Z^1Z^2$		
47	Half Exit		
47	Exit		



CODE 71 RSB

Replace Subtract

FUNCTION Store the difference of $(M)_1$ and A at M

and in A

SEQUENCE: Read Operand (H3-- V3--)

EXECUTION TIME: 10.2 us min., 13.2 us avg., 16.0 us max.

TIME	COMMAND	CONDITION	REMARKS
00	U¹->U²		Transfer m to U ²
01	Clear X1		Prepare X for use as exchange register.
04	Add R1 to U2	ъ≠0	Modify m to M
04	Init. Storage	_	
06	Comp. $X^1 \longrightarrow X^2$		
07	Part.Add X ² to A ¹		
10	Wait Storage	}	Subtract (A) from (M), by complementing (A) an adding. Store the difference at M. The diff-
15	I ₂ I _e ->X ₁		erence in A is not destroyed.
16	$X^1 \rightarrow X^2$		
21	Clear X1		
21	Add X ² to A ¹		
25	$A^1 \longrightarrow X^1$		
28	Init. Storage (Write)		
19	Wait Storage		
47	$X^1 \longrightarrow Z^1 Z^2$		
47	Half Exit	ر	
47	Exit		

CONTROL DATA CORPORATION Computer Division



CODE 72 RAO

INSTRUCTION Replace Add One

FUNCTION Store the sum of $(M)_1$ and one at M and in A.

SEQUENCE:

Read Operand (H3-- V3--)

EXECUTION TIME: 10.2 us min., 13.2 us avg., 16.0 us max.

TIME	COMMAND	CONDITION	REMARKS
00	$\Omega_1 \longrightarrow \Omega_S$		Transfer m to U ²
01	Clear X1		Clear X to all zeros
03	Set X ² to one		
04	Add R1 to U2	ъ ≠ 0	Modify m to M
04	Init. Storage		
06	$X^1 \longrightarrow X^2$)	
06	Clear A ¹	>	Place a 'l' in A
10	Wait Storage		
11	Part. Add X ² to A ¹		
13	Clear X1)	
15	I5Ie→X1		
16	X ₁ >X ₂		
19	Wait Storage		
21	Clear X1	>	Add (M) to the 'l' in A; store the sum at M.
21	Add X ² to A ¹		The sum in A is not destroyed.
25	A¹-→X¹		
28	Init. Storage (Write)		
47	X¹-⇒Z¹Z²		
47	Half Exit	J	
47	Exit		



-CONTROL DATA CORPORATION Compiler Division

CODE 73 RSO

INSTRUCTION Replace Subtract One Store $(M)_i$ less one at M and in A.

SEQUENCE:

Read Operand (H3-- V3--)

EXECUTION TIME:

10.2 us min., 13.2 us avg., 16.0 us max.

TIME	COMMAND	CONDITION	REMARKS
00	U ¹ —>U ²		Transfer m to U ²
01	Clear X ¹		Clear X to all zeros
03	Set X ² to one		
04	Add R1 to U2	ъ ≠ 0	Modify m to M
04	Init. Storage	_	
06	Comp. $X^1 \rightarrow X^2$		
06	Clear A ¹	}	Place a 'complement l' in A
10	Wait Storage		
11	Part. Add X ² to A ¹		
13	Clear X ¹	ן ה	
15	121e→X _J		
16	$X_{J} \longrightarrow X_{S}$		
19	Wait Storage		
21	Clear X1	>	Subtract a '1' from (M) _i by adding complement 1. The difference in A is not destroyed.
21	Add X ² to A ¹	J	1. The difference in A is not destroyed.
25	$A^1 \longrightarrow X^1$		
28	Init. Storage (Write)	}	Store (M); less one at M
47	$X^1 \longrightarrow Z^1 Z^2$	·	-
47	Half Exit	, ,	
47	Exit		
			100

CONTROL DATA CORPORATION Computer Division



CODE EXF 0 or 7

INSTRUCTION 74.0 or 74.7

FUNCTION Create or Sense Specific Conditions within External Equipments

SEQUENCE: External Function

EXECUTION TIME:

TIME	COMMAND	CONDITION	REMARKS
00	$U^1 \longrightarrow U^2$		Transfer m to U ²
ol	Clear X1		Prepare X for external function code
01	b to Aux Ref Desig		Prepare gating conditions for commands
03	Extend U ² in X		Place external function code in X
04	$X_{\mathbf{J}} \longrightarrow X_{\mathbf{S}}$	74.0 or 74.7	Place external function code in 0°
05	Set Select FF	74.0	Set external function counter to time
05	Set Sense FF	74.7	
24	Function or sense Ready		
63	Half Full ^{Exit}		Exit to next instruction



-CONTROL DATA CORPORATION Computer Division

CODE EXF

INSTRUCTION 74.1 - 74.6

FUNCTION Activate Buffer Channel

SEQUENCE:

External Function

EXECUTION TIME:

TIME	COMMAND	CONDITION	REMARKS
00	U¹→U²		Transfer m to U ²
01	Clear X1		Prepare X for initial address
01	Set f=74		Prepare gating conditions for
02	b to Aux Ref Designator		external function commands
02	p²->p¹	74.1 - 74.6	Advance P to next instruction address
02	Initiate Storage	74.1 - 74.6	
03	U²->X¹		Place initial address in X
05	Set Wait Storage	74.1 - 74.6	
06	Comp. Exit FF	74.1 - 74.6	Prepare proper exit condition to next instruction
10	$X^1 \longrightarrow X^2$	Not Adv Clk	District district address on VI
11	$X^2 \longrightarrow X^1$	Not Adv Clk	Position initial address in X ¹ U
13	X¹—>I²		Send initial address to I ²
13	I ⁵ I ⁶ ->X ¹		
14	$X^1 \longrightarrow X^2 \cup U$	74.1 - 74.6	Position terminal address in X ¹ U
15	X²>X¹	74.1 - 74.6	
17	Clear R1		Prepare R register



IME	COMMAND	CONDITION	REMARKS
	COMMINICATION	CONDITION	NEWARAS
18	I²I³→R¹		Place initial address in R
20	Part. Add R1 to U	?	Toggles initial and terminal addresses
22	U ² →R ²		Place comparison of initial and terminal address in R
23	Half Jump Exit	74.1 - 74.6	Exit to next instruction
23	Set R#0 FF	R≠0 R = 0	
25	Set Buffer Clear Act FF	R ≠ O R = O	Prepare buffer request



-CONTROL DATA CORPORATION Computer Division

CODE **75**

INSTRUCTION Selective Jump

FUNCTION
Cause a jump to occur in the program, the jump is conditioned by the state of b and the setting of the STOP keys

on the console.

SEQUENCE:

b = 0-3 Normal Jump

b = 4-7 Write Operand

EXECUTION TIME:

3.0 us min., 7.2 us avg., 11.6 us max.

TIME	COMMAND	CONDITION	REMARKS
Normal	Jump		
00	n₁→ns		
03	Jump Exit	Jump Satisfied	
03	Full Exit	Jump Not Satisf:	led
03	Half Exit	Jump Not Satisf:	led
03	U ² →P¹	Jump Satisfied	Insert next instruction address into P
Write	Operand		
00	U¹->U²		
04	Init. Storage		
06	Adv. P1 to P2	Jump Satisfied	Determine next address of current routine (P ₁)
07	Wait Storage		
07	Full Exit	Jump Not Satisf	ied
07	Half Exit		
08	$P^1 \rightarrow X^2$ LA		Position P_1 in X^2 for transfer to X^1 UA
08	U ² →P¹	Jump Satisfied	Transfer m to U^2 to select next instruction wor
08	Set Return Jump FF		Conditions later commands
08	Enable Part. Write Upper		



IME	COMMAND	CONDITION	REMARKS
09	$X^2 \rightarrow X^1$	ا	
11	Clear U ¹		
12	$X_1 \xrightarrow{IA} X_5$	\mid	Place P _i in X ¹ UA
13	$X^2 \rightarrow X^1$		
15	I ⁵ I ⁶ ⇒U ¹		Transfer next instruction to U1
15	Half Exit		
15	$X^1 \longrightarrow Z^1 Z^2$		Write return address (P _i) into storage
-			
į			



-CONTROL DATA CORPORATION Computer Division

CODE 76

INSTRUCTION Selective Stop

FUNCTION

Cause a stop to occur in the program, the action of the computer when the program is resumed is controlled by

the condition of b and the setting of the STOP keys on

SEQUENCE:

the console.

EXECUTION TIME:

b = 0-3 Normal Jump

b = 4-7 Write Operand 3.0 us min., 7.2 us avg., 11.6 us max.

TIME	COMMAND	CONDITION	REMARKS
01	Set Stop II FF	b = 0,4 b = 1-3 b = 5-7	With Stop Key 1-3 Set With Stop Key 1-3 Set
00	U¹->U²		
01	Stop operation to await manual intervention	Stop II-FF=1	
	Operator reinitiate and Stop II FF is	es instruction wit cleared at Time 09	h a start or step pulse (RNI Sequence)
	Normal Jump Sequen	e	Normal Jump
03	Jump Exit		
03	$\Gamma_{S} \longrightarrow F_{J}$		Place next instruction address in P
	Write Operand Sequ	ence	Return Jump
04	Init. Storage		
06	Adv. P1 to P2		Determine next address of current routine (P1)
07	Wait Storage		
08	$\Omega_{\mathbf{S}} \longrightarrow \mathbf{b_{J}}$		Transfer m to P to select next instruction word
08	$P^1 \longrightarrow X^2$		
08	Enable Part. Write Upper		



_
70

ГІМЕ	COMMAND	CONDITION	REMARKS
2 8	Set Return Jump FF		Conditions later commands
09	X²>X¹		Set $X^1 = X^2$
11	Clear Ul		Prepare U1 for next instruction
12	$X^1 \longrightarrow X^2$ UA	}	Store P _i
13	$X^2 \overline{U} > X^1 U$		
15	$X^1_{\overline{U}} > Z^1Z^2$		
L 5	I ⁵ I ⁶ >U ¹	_	Transfer next instruction to U1
15	Half Exit		
		·	



-CONTROL DATA CORPORATION Computer Division

CODE

FUNCTION

Halt main computer program for recognition of action demand by an external equipment.

SEQUENCE: AUX (INTERRUPT)

EXECUTION TIME:

3.2 usec.

TIME	COMMAND	CONDITION	REMARKS
00	Initiate Storage		Enable storage reference
01	Clear Trans. Act. FF		Computer will not recognize transfers
03	Wait Storage		Enable storage reference
O4	Enable Partial Write Upper		Delay writing content of P in upper portion of 00007 until interrupt control word is in I ⁵ I ⁶ .
04	$P^1 \rightarrow X^2$		
04	Interrupt Exit		Prepare proper exit from sequence
05	Set Interrupt Lockout		Exclude recognition of further interrupt sign
05	Clear Ul		Prepare U for interrupt control word
06	Set P to 00007		Set P to interrupt control word address
07	$X^2 \longrightarrow X^1$		Move contents of P to X
80	$X^1 \longrightarrow X^2$		
09	$X^2 \longrightarrow X^1$		Position P in X preparatory to storage in upper portion of 00007.
11	I ⁵ I ⁶ →U ¹		Take interrupt control word from storage
11	$X^1 \longrightarrow Z^1 Z^2$		Store P in upper address portion of 00007
1 5	Half Exit		Exit to first instruction of interrupt routin
			Rev. 12/60

CONTROL DATA CORPORATION -Computer Division



CODE

INSTRUCTION Advance Clock

FUNCTION
Advance real time count which is retained in special storage address 00000.

SEQUENCE:

AUX (ADVANCE CLOCK)

EXECUTION TIME:

8.8 usec.

TIME	COMMAND	CONDITION	REMARKS			
00	Init. Storage		Prepare to read control word 00000 from storage			
01	Clear Trans. Act. FF		Computer will not recognize transfer			
01	Rank 1 Scanner to Aux. Ref. Desig.					
02	Set S ¹ to 0		Prepare storage to read special address			
03	Wait Storage					
05	Set X ² to 1		Prepare the increment to clock value			
05	Clear X1		Prepare X for unincremented clock value			
05	Clear R ¹					
06	X¹>X²		Position clock increment preparatory to storage			
06	$Q_{\mathbf{J}} \rightarrow Q_{\mathbf{S}}$		Store contents of Q from previous instruction			
07	$A^2 \rightarrow Q^1$		Store contents of A from previous instruction			
07	Clear A1		Prepare A for advance clock operation			
11	Part. Add X ² to A ¹		Set lowest bit of A to 'l'			
11	I ₂ I ₆ →X ₁		Position unincremented clock value in X			
12	X¹->X²		Place unincremented clock value in both ranks			
13	Start Scanner		of X			
17	Clear X1		Clear one rank of X			
17	Add X ² to A ¹		Add unincremented clock value to increment			
19	A¹>X¹		Prepare incremented clock value for storage			
20	Init. Storage		Prepare to write incremented clock value in			
20	Wait Storage		storage			



-CONTROL DATA CORPORATION Computer Division

Adv. Clk

TIME	COMMAND	CONDITION	REMARKS
20	Clear AUX REQ.		Computer can recognize next auxiliary request
21	Q ² >A¹	7	
22	$Q_1 \longrightarrow Q_2$. }	Restore original contents of A and Q register
23	A ² ->Q¹		
23	$Q^2 \longrightarrow A^1$		- 1
43	Half EXIT		Exit to next instruction in main program
	,		



CODE

INSTRUCTION

FUNCTION

Exchange of one input or output word via buffer

channels

SEQUENCE:

AUXILIARY

EXECUTION TIME: 10.8 usec. - 17.2 usec.

	T		
TIME	COMMAND	CONDITION	REMARKS
00	Init. Storage		Prepare storage to read control word
01	Set Aux. Desig.		Set storage to control word
01	Clear Tran. Act.		Disable transfer operations
03	Wait Storage-1		
05	Clear X1		
05	Clear R ¹		Prepare R for determination of amended control word
07	Clear U ¹ U		Prepare U for initial address
09	Storage Resume		
11	$I^5I^6 \rightarrow U^1_U$		Place initial address in U ¹
11	$I^5I^6 \rightarrow X^1$		Place terminal word in X1
12	U¹—>U²		Place initial address in U ²
12	Init. Storage		Prepare storage to: read output word
17	Clear X1		write input word Set X to all '0's
18	$Comp. X^1 \longrightarrow X^2$	INPUT BUF	Set X to all 'l's
19	$X^2 \longrightarrow X^1$	INPUT BUF	Place 'l's in both ranks of X



-control data corporation Computer Division

BUFFER

Disable sample of input buffer lines Set ADV CLK REQ Prepare to recognize next advance clock reque X^1 -> X^2 OUTPUT BUF Place output word in both ranks of X End of R Complement initial address Prepare U ¹ for new initial address Place complement of initial address in both rof R Reduce R ¹ to R ² Init. Storage INPUT BUF Prepare storage to replace control word Normalize initial address Prepare to write terminal address in U ² Place initial address in U ²	TIME	COMMAND	CONDITION	REMARKS
20 Wait Storage -2 21 Storage Resume 23 Is Is -2 x Outfut HUF 23 Clear I -3 x Disable sample of input buffer lines 24 Prepare to recognize next advance clock reque 25 X -3 x Outfut HUF 26 R -3 x Clear U Disable sample of input buffer lines 27 Prepare to recognize next advance clock reque 28 Prepare to recognize next advance clock reque 29 Comp. R -3 x Clear U Disable sample of input buffer lines 20 Prepare to recognize next advance clock reque 20 Place output word in both ranks of X 21 Place output word in both ranks of X 22 Comp. R -3 x Clear U Disable sample of input buffer lines 23 Prepare to recognize next advance clock reque 24 Place output word in X 25 Clear U Disable sample of input buffer lines 26 Prepare to recognize next advance clock reque 27 Comp. R -3 x Clear U Disable sample of input buffer lines 28 Prepare U Disable sample of input buffer lines 29 Place output word in X 20 Complement initial address 20 Place complement of initial address in both roof R 21 Normalize initial address 22 Prepare to write terminal address in U Disable sample of input buffer lines 23 Prepare to recognize next advance clock reque 24 Place output word in X 25 Clear U Disable sample of input buffer lines 26 Prepare to recognize next advance clock reque 27 Comp. R -3 x Disable sample of input buffer lines 28 Prepare to recognize next advance clock reque 29 Comp. R -3 x Disable sample of input buffer lines 29 Place output word in X 20 Place output word in X 20 Place output word in X 21 Place output word in X 22 Place output word in X 23 Prepare to recognize next advance clock reque 24 Place output word in X 25 Prepare to recognize next advance clock reque 25 Comp. R -3 x Disable sample of input buffer lines 26 Prepare to recognize next advance clock reque 26 Place output word in X 27 Place output word in X 28 Place output word in X 28 Place output word in N 29 Place output word in X 20 Place output word in X 20 Place output word in X 20 Place output word in X 21 Place output word in X 22 Pl	20	U²>R²		Place initial address in R
Storage Resume 23	20	I°→X¹	INPUT BUF	Place input word in X
23 IS IS SX1 CUTFUT BUF 23 Clear IO X1 24 Set ADV CLK REQ 25 Set ADV CLK REQ 26 X2 O- 27 Set I -> O- 28 Clear U 29 Comp. R2 -> R 29 Reduce R 20 Init. Storage 20 INFUT BUF 21 INFUT BUF 22 Place output word in X 23 Disable sample of input buffer lines 24 Prepare to recognize next advance clock reque 25 Flace output word in both ranks of X 26 Comp. R2 -> R 27 Complement initial address 28 Prepare U 29 Frepare U 20 Frepare to recognize next advance clock reque 29 Frepare to next advance clock reque 20 Flace output word in X 20 Disable sample of input buffer lines 20 Flace output word in X 21 Disable sample of input buffer lines 22 Frepare to recognize next advance clock reque 24 Frepare to recognize next advance clock reque 25 Comp. R2 -> R 26 Flace output word in X 27 Prepare to recognize next advance clock reque 28 Frepare to recognize next advance clock reque 29 Frepare to recognize next advance clock reque 20 Frepare to recognize next advance clock reque 21 Frepare to recognize next advance clock reque 22 Frepare to recognize next advance clock reque 23 Frepare to recognize next advance clock reque 24 Frepare to recognize next advance clock reque 25 Comp. R2 -> R 26 Frepare to recognize next advance clock reque 26 Frepare to recognize next advance clock reque 27 Frepare to recognize next advance clock reque 28 Frepare to recognize next advance clock reque 29 Frepare to recognize next advance clock reque 29 Frepare to recognize next advance 29 Frepare to recognize next advance 29 Frepare to recognize next advance 29 Frepare	20	Wait Storage -2		
Disable sample of input buffer lines Set ADV CIK REQ Prepare to recognize next advance clock reque X^1 -> X^2 CUTFUT BUF Place output word in both ranks of X Ending the sample of input buffer lines Prepare to recognize next advance clock reque Place output word in both ranks of X Complement initial address Prepare U ¹ for new initial address Prepare U ¹ for new initial address in both rof R R1 -> R ² Reduce R ¹ to R ² Init. Storage INPUT BUF OUTFUT BUF OUTFUT BUF OUTFUT BUF Normalize initial address Prepare to write terminal address in U ² Place initial address in U ² Place initial address in U ²	21	Storage Resume		
Set ADV CLK REQ 24 X^1->x^2 OUTFUT BUF 25 X^2->0- 26 Set I^1->0- 27 Comp. R^2->R^1 28 Clear U^1_U Wait Storage -3 Reduce R^1 to R^2 29 Init. Storage INPUT BUF 20 Init. Storage INPUT BUF 20 Comp. R^2->R^1 31 Set Part. Add in U^2 32 V^1->V^2 Prepare to recognize next advance clock requestion and recognize next advance clock requestion. Prepare to recognize next advance clock requestion. Place output word in both ranks of X Complement initial address Prepare U^1 for new initial address Place complement of initial address in both roof R Prepare storage to replace control word Normalize initial address Prepare to write terminal address in U^2 Place initial address in U^2	23	I ⁵ I ⁶ →X ¹	OUTPUT BUF	Place output word in X
24 X ¹ ->X ² OUTFUT BUF Place output word in both ranks of X 25 X ² ->0- 25 Set I ¹ ->0- 25 Comp. R ² ->R ¹ Complement initial address Prepare U ¹ for new initial address Place complement of initial address Place complement of initial address in both rof R Prepare U ¹ for new initial address in both rof R Place complement of initial address in both rof R Prepare storage to replace control word OUTFUT BUF OUTFUT BUF OUTFUT BUF OUTFUT BUF Prepare storage to replace control word Normalize initial address Prepare to write terminal address in U ² Place initial address in U ²	23	Clear IO-X1		Disable sample of input buffer lines
25	23	Set ADV CLK REQ		Prepare to recognize next advance clock request
Set I ¹ > 0- Comp. R ² > R ¹ Clear U ¹ _u Prepare U ¹ for new initial address R ¹ > R ² Wait Storage -3 Reduce R ¹ to R ² Init. Storage Input Buf OUTPUT Buf OUTPUT Buf Set Part. Add in U ² Place initial address in U ² Place initial address in U ²	24	X¹->X²	OUTPUT BUF	Place output word in both ranks of X
Comp. $R^2 \rightarrow R^1$ Clear U^1_{U} Prepare U^1 for new initial address Place complement of initial address in both r of R Wait Storage -3 Reduce R^1 to R^2 Init. Storage Input EUF Comp. $R^2 \rightarrow R^1$ Normalize initial address Prepare to write terminal address in U^2 Place initial address in U^2	25	X ² ->0-		
25 Clear U ¹ _u R ¹ → R ² Wait Storage -3 28 Reduce R ¹ to R ² Init. Storage Comp. R ² → R ¹ Set Part. Add in U ² Prepare U ¹ for new initial address Place complement of initial address in both rof R Prepare storage to replace control word Normalize initial address Prepare to write terminal address in U ² Place initial address in U ²	25	Set I ¹ →0-		
Place complement of initial address in both r of R Place complement of initial address in both r of R Place complement of initial address in both r of R Prepare storage to replace control word Prepare storage to replace control word Comp. R²→R¹ Set Part. Add in U² Prepare to write terminal address in U² Place initial address in U²	25	Comp. $R^2 \rightarrow R^1$		Complement initial address
Wait Storage -3 Reduce R ¹ to R ² Init. Storage INPUT BUF OUTPUT BUF OUTPUT BUF Comp. R ² → R ¹ Normalize initial address Prepare to write terminal address in U ² V ¹ → V ² Place initial address in U ²	25	Clear Ulu		Prepare U ¹ for new initial address
24 Wait Storage -3 28 Reduce R ¹ to R ² 28 Init. Storage INPUT BUF OUTPUT BUF 29 Comp. R ² > R ¹ 31 Set Part. Add in U ² 32 Place initial address in U ² 33 Place initial address in U ²	26	$R^1 \rightarrow R^2$		Place complement of initial address in both ran
Init. Storage Input EUF OUTPUT EUF Comp. R ² → R ¹ Set Part. Add in U ² Prepare storage to replace control word Normalize initial address Prepare to write terminal address in U ² Place initial address in U ²	24	Wait Storage -3		OI K
OUTPUT BUF Comp. R ² → R ¹ Normalize initial address Prepare to write terminal address in U ² U ¹ → U ² Place initial address in U ²	28	Reduce R1 to R2		
Set Part. Add in U^2 Prepare to write terminal address in U^2 $U^1 \rightarrow U^2$ Place initial address in U^2	28	Init. Storage	1	Prepare storage to replace control word
in U^2 $32 U^1 \rightarrow U^2$ Place initial address in U^2	29	Comp. $R^2 \longrightarrow R^1$		Normalize initial address
32 U ¹ →U ² Place initial address in U ² 33 Clear X ¹ Prepare X for control word	31			Prepare to write terminal address in U ²
33 Clear X ¹ Prepare X for control word	32	U¹→>U²		Place initial address in U ²
•	33	Clear X1		Prepare X for control word



BUFFER

TIME	COMMAND	CONDITION	REMARKS
34	Add R ¹ to U ²		Place initial address in U ²
35	U ² →X¹ (With extension)		Place initial address in X
3 9	$X^1 \longrightarrow X^2$		
40	$X^2 \longrightarrow X^1_U$		
41	Storage Resume		
42	Clear Ready Resume FF	f ≠ 74	Prepare for recognition of next buffer request
43	U ² → U ¹		Position initial address in U1
43	I ⁵ I ⁶ →X¹		
43	Clear Request FF		Prepare to recognize next interrupt request
43	$X_1 \longrightarrow I_5$		
44	Clear Buffer Request FF		Prepare for recognition of next buffer request
44	$X_1 \longrightarrow X_5$	}	Position initial address in X upper
45	$X^2 \longrightarrow X^1$	ر	
47	Clear R1		•
48	I ² →R ¹		Place initial address in R
50	Part. Add R¹→JU²		Place initial address in U
52	U²—>R²		Compare initial and terminal addresses
53	Set R ≠ 0		Determine equality of initial and terminal addresses
53	Half Exit		Return to main program

CONTROL DATA CORPORATION Computer Division



CHAPTER 3

CONSOLE INPUT-OUTPUT EQUIPMENT

Maintenance is performed on the console input-output equipments (punch, reader and typewriter) and on the control and data circuits associated with each unit. The manufacturers' manuals provide the required maintenance procedures for each unit. These manuals, which are contained in a packet furnished with the computer, are:

punch Description, Adjustments and Lubrication Teletype Bulletin 215B

Parts Catalog, Teletype Bulletin 1154B

reader Ferranti High-Speed Tape Reader Type TR5 Technical Manual List

No. E.P. 9

typewriter Adjustment and Lubrication Procedures for Decoder and Power Unit

of the Computeriter

The section on modifications (immediately following) should also be consulted before performing maintenance.

Maintenance of the control and data circuits for these units is similar to that for circuits of the main computer.

Test routines are available for checking the operation of the console equipments.

ADDITIONAL TYPEWRITER PROCEDURES

Maintenance procedures in the manual for the decoder and power unit are to be supplemented with those listed below. It is recommended that adjustments be made on-line unless an off-line checker is available to simulate actual operating conditions.

LUBRICATION

Normally lubrication should take place after 100 hours of operation. Apply a heavy gear grease to all points where metal rubs on metal, for example, at the permutation bars where they are pulled by the arms of the rotary solenoids. Apply a light oil to all springs and pivot points.



POWER CAM UNIT

If acceleration of power cam (Soroban diagram D-5022) is sluggish, replace accelerator spring. If cam is hanging up on anti-repeat lug or trip lug, remove the power unit from the typewriter and manually energize the magnet (TCM), watch complete cycle of operation.

TRANSLATOR BAIL ASSEMBLY

If translator bail is not setting properly, check drive crank spring; if it is worn replace it. Shock is present each time the carriage is returned. After continued use the bail assembly and translator may need readjusting. Check adjustment every 100 hours or when a malfunction occurs.

MODIFICATIONS

READER

Modifications of the reader consist chiefly of removing plugs A and B as well as the four printed circuit boards. In their stead connector J20701 and the heavy-lined circuits of figure 3-1 are installed. For detailed diagrams of the reader circuits after modification see pages 73 and 74, volume 5.




Figure 3-1. PT Reader Modifications.



PUNCH

Physical modifications of the punch consist of:

- 1) Removal of the On-Off switch The Punch Motor switch on the reader-punch control panel replaces the On-Off switch on the punch itself.
- 2) Addition of the Out-of-Tape microswitch The Out-of-Tape switch provides a means of monitoring the tape supply reel.
- 3) Removal of the chad drawer The built-in chad bin in the console replaces the chad drawer originally supplied with the punch.

Electrical modifications to the punch consist of:

- 1) The punch magnet coils are rewound to allow energizing with -15 volts instead of the -90 volts normally required.
- 2) The -15 volt and the ground connections at the connector are interchanged so that pin R carries -15 volts and pin S carries ground.

The electrical modifications are indicated on page 71, volume 5.

TYPEWRITER

A decoder and a coder enable the IBM electric typewriter to communicate with the computer. The necessary modifications are described in the Soroban manual included in the packet of manufacturers' manuals.

CONTROL DATA CORPORATION - Computer Division



CHAPTER 4

POWER SYSTEM

Maintenance of the power system involves checking for proper output levels and occasional replacement of fuses. The system and associated protective circuits are described in chapter 7 of volume 2. Fuse locations in the various cabinets are listed in table 4-1.

MOTOR GENERATOR SET

The 400-cycle power for the computer system is furnished by a brushless motor generator (MG) set. A manual provided by the manufacturer (Electric Machinery Mfg. Co.) is included in a separate packet.

The manual motor switch on the MG control cabinet remains on as normally the MG set is turned on and off remotely by the Power switch at the console.

Preventive maintenance steps:

- 1) Check the voltage output at the control cabinet for a value of approximately 208 volts. The voltage adjust control should be used to obtain proper output level only when it is certain that improper output is not due to a malfunction.
- 2) Check the current output for a value of 13.5 15.0 amperes.
- 3) Check frequency of output for indication of 410 420 cps.
- 4) Replace the 2 pre-lubricated bearings on the MG set once a year.

A sharp jolt can occasionally cause the exciter field of the MG set to lose its residual magnetism. As a result the MG set fails to develop output voltage. The required residual magnetism can be restored by flashing the exciter field. This is done by connecting a 3-volt battery (two 1 1/2-volt dry cells) to the exciter field.

The exciter field is most conveniently accessible at terminals 4 and 5 of the terminal board on the regulator panel in the rear of the control cabinet (figure 4-1). The battery is connected as shown in figure 4-2. Remove the lead from terminal 5 and connect it to the positive battery terminal. Connect the negative battery terminal to terminal 5. Now run the MG set to develop voltage. If voltage fails to develop, stop the MG and reverse leads to the battery.






Figure 4-1. Regulator Panel




Figure 4-2. Circuit for Flashing MG Exciter



TABLE 4-1. CIRCUIT BREAKER AND FUSE LOCATION

		MAIN CAE	BINET				
Number	Protects	3	Numbe	er Protects			
F11 F12 F13	chassis	1	F51 F52 F53	chassis 5			
F21 F22 F23	chassis	2	F61 F62 F63	chassis 6			
F31 F32 F33	chassis	3	F71 F72 F73	chassis 7			
F41 F42 F43	chassis	4	F81 F82 F83	chassis 8			
	Rating 1.5A	208-vac,	3-phas	e input			
		CONSOL	ĿE				
Number Rating Protects							
	F01 F02 F03	2.0A 2.0A 2.0A	208-vac, 400-cps, 3-phase input (light modules, relays) 120-vac, 60-cps (punch, reade typewriter, outlets)				
	F04	8.0A					
	400 CYCI	E SWITC	H PANE	L			
	Number	Rating		Protects			
	CB101 CB102	20A 5 A	:	208-vac, 400-cps, 3-phase input to all computer chassis			
	60 CYC	LE SWITC	CH PANI	EL			
	Number	Rating		Protects			
	CB202 CB203	20A 15A	(computer (outlets, fans, etc.) console (outlets, punch, reader typewriter)			

APPENDIX A INSTALLATION

The standard 1604 Installation manual is included in the following pages to provide supplementary maintenance information.



Typical 1604 Computer Installation

CONTENTS

General	l Rec	quirements	1	
\mathbf{F}	loor		1	
T	emp	erature	2	
A	rea (Cleanliness	2	
\mathbf{F}	ire I	Precautions	2	
S	pace	and Layout Requirements	2	
P	ower	Requirements	3	
C	able	s	4	
		FIGURES		
Frontis	piec	e	ii	
Figure	1	False Floors	7	
	2	Sample Layouts of Computer Installation	8	
	3	1604 Computer System Layout Templets	9	
	4	Information Cable Lengths	10	
	5 Power Cable Lengths			
	6	1604 Computer Console	12	
	7	1604 Computer Cabinet	13	
	8	1604 Computer Cabinet (Underfloor Plenum Blower System)	14	
	9	1605 Adaptor Cabinet	15	
	10	1607 Tape System	16	
	11	1607 Tape System (Underfloor Plenum Blower System)	17	
	12	1608 Tape Control Unit Cabinet	18	
	13	1609 Adaptor Cabinet	19	
	14	1610 Adaptor Cabinet	20	
	15	IBM 521 and 523 Cabinets	21	
	16	IBM 088 and 407 Cabinets	22	
	17	Motor-Generator Set	23	
	18	Motor-Generator Control Cabinet	24	
	19	Typical Power Installation	25	
	20	Installation Power Requirements	2.7	

TABLES

Table	1	Specifications of Control Data 1604 System	3
	2	Cable Connections, 1604 Console	5
	3	Cable Connections, Input-Output Equipment	6

\$

INSTALLATION OF THE 1604 COMPUTER SYSTEM

The Control Data 1604 and 160 systems are designed to be used with a minimum of environmental restrictions. This manual, which will be furnished to the customer well in advance of shipment of the computer system, provides electrical and physical information to aid in the preparation of a suitable site for the system. Detailed data on equipment sizes, power requirements and cables are included.

Two months before the system is shipped, a detailed floor layout should be submitted to Control Data Corporation so that cable requirements may be determined. One month before shipment, the Control Data Corporation engineer responsible for delivery and installation of equipment will visit the site to discuss unloading of the equipment from the carrier and placing it in the computer area. The general area requirements will be reviewed at this time and any final modifications agreed upon.

GENERAL REQUIREMENTS

FLOOR

The weight of the cabinet is distributed over its entire base, causing a load no greater than 150 pounds per square foot. The leveling pads in each cabinet are not normally used to support the cabinet, but are provided to level the cabinet on an uneven floor. If leveling pads are used, the floor must be able to withstand the concentrated load thus created.

Cables connecting the cabinets in the computer system are run beneath the floor and enter the cabinets through openings in the bottom of each cabinet. To permit passage of the cables, raceways may be built into the floor, or a false floor may be laid above the room floor (figure 1). The false floor permits considerable freedom in equipment layout, as cables may be routed without restriction. A false floor is sometimes used to provide an underfloor plenum blower system instead of individual cabinet blowers.

TEMPERATURE

Blowers at the bottom of the cabinets or an underfloor plenum blower system cool the equipment by circulating room air through reusable air filters up through the cabinet and out at the top. Room air should not exceed a temperature of 70° F. Heat generated by the equipment should be quickly removed from the vicinity of the cabinets by circulation of the room air. The amount of heat generated by each equipment is listed in table 1; the additional heat load caused by the equipment can be dissipated through increased air conditioning capacity.

Recommended humidity limits are 40% low and 60% high. The low limit protects against static build-up on magnetic tape. The high limit protects punch card operation.

AREA CLEANLINESS

Clean the computer site regularly to avoid dust accumulation. Dust and cigarette ashes may collect on the magnetic tape, and cause errors in operation. Avoid smoking when handling magnetic tapes.

FIRE PRECAUTIONS

Locate fire extinguishing equipment throughout the room, and observe normal fire precautions in the area.

SPACE AND LAYOUT REQUIREMENTS

Positioning of the equipment cabinets will be partially determined by the size and shape of the area available for the computer installation. The operator seated at the console should be able to view the tape handlers and any other equipment with moving parts. It is not necessary for the computer cabinet to be in direct view of the console, although this is desirable for maintenance purposes. Cabinets should be arranged to permit ease of access both for the operator and for maintenance personnel and their equipment. Sample layouts of computer installations, which allow sufficient area between cabinets while remaining within the cable limitations are shown in figure 2. Installation information including dimensions, door swings, floor cutouts, connector data, and weights are given for each item of equipment on following figures. Physical dimensions and weights are summarized in table 1.

As an aid to planning, plastic templets of the equipments (figure 3) may be obtained from Control Data Corporation, 1604 Product Department. The templets are scaled 1/4 inch equals one foot.

TABLE 1. SPECIFICATIONS OF CONTROL DATA 1604 SYSTEM

Equipment	Length (ins.)	Width (ins.)	Height (ins.)	Weight (lbs.)	BTU/ Hr	400 (Breeke	60 r Spec.)
1604	89 1/8	27 1/2	67 3/4	2650	24,000	20A	20A
1605	473/4	20 1/2	43	575	4,000	5A	15A
1607	88 1/2	27 1/2	67 3/4	2580	30,000	5 A	40A
1608	47 3/4	20 1/2	43	575	4,000	5A	15A
1609	47 3/4	20 1/2	43	575	4,000	5 A	15A
1610	473/4	20 1/2	43	575	4,000	5A	15A
1612	72	31	56	890	პ, 400		16A
1604 Console	158	27 1/2	43 5/8	800	6, 800	5 A	15A
M/G Control	30	22	76	575			
M/G Set	39 1/2	19 1/8	18 1/2	610			

POWER REQUIREMENTS

The Control Data 1604 and 160 systems operate from 208-volt, 400-cycle, 4-wire service and from 208-volt, 60-cycle, 4-wire service (figure 20). The 400-cycle service is obtained from the motor-generator furnished with the computer system. The motor-generator, utility outlets and equipment blowers are operated from the 208-volt, 60-cycle service. The motor-generator and control cabinet should be located at a ventilated site remote from the computer area (figure 19). The motor-generator and control cabinet may also be located in separate areas.

The motor-generator and control unit (figures 17, 18 and 19) will be installed and wired by Control Data Corporation at the time of computer delivery. The spare motor-generator will also be installed to provide for a minimum of interruption due to generator failure (control and switch-over gear for spare unit included in single control unit).

Two control wires and four power wires from the motor-generator set to the computer area breaker panel are to be installed by the customer prior to shipment of the computer system. These wires may be routed in the same raceway. The motor-alternator output is 7.5-KW, 208-volt, 400-cycle. The four wires carrying the 400-cycle power should be sized to allow no more than a two per cent voltage drop over the length of the run. The two control wires should be sized, in accordance with the code for control circuits, to handle a pushbutton station operating a magnetic contactor.

Two circuit breaker panels provided by the customer (figure 19 shows a sample arrangement) are to be mounted side by side on a wall in the computer room and are to have a common wire raceway across the bottom. One panel handles the 208-volt, 400-cycle, 4-wire power from the motor-generator. This panel needs no main breaker, but one 3-phase breaker for each piece of equipment in the system must be provided.

The other panel handles the 208-volt, 60-cycle, 4-wire power for the various equipments in the computer system. It requires a magnetic contactor for the main disconnect; the size of this contactor will depend upon the amount of power used in the system. This panel should contain one 3-phase breaker for each equipment in the system. Breaker specifications are listed in table 1.

The output side of the breakers will be wired at the time of installation by Control Data Corporation. Space should be left in both panels for the addition of other breakers.

To ease routing and connection of power cables, locate the breaker panels in line with available floor raceways and in an area central to all equipment in the system.

CABLES

The information cables which connect the various elements in the computer system will be delivered at the time of installation. Prior to delivery, the customer can determine the length of the cables to be used by referring to figure 4. Equipment layout can then be revised if any of the cables exceed the maximum of 50 feet.

Cables supplying power to the cabinets (figure 5) originate at the breaker panel where they are permanently installed. Sufficient spare cable should be allowed to accommodate minor changes in location of the equipment. The power cable should not exceed 100 feet in length.

At the time the customer submits the final equipment configuration, Control Data Corporation should be advised of any unusual cabling requirements or obstructions beneath the floor that will interfere with the cables. This should be done no later than two months prior to shipment.

TABLE 2. CABLE CONNECTIONS, 1604 CONSOLE


1604 Console	1604 Computer		1604 Console	1604 Computer	
J20301	7H2 \	Chassis 7	J20318	5L1 🕽	,
J20302	711	Chabbib	J20319	5L2	
J20303	1M2		J20320	5M1	
J20304	1N1	•	J20321	5M2	·
J20305	1N2	Chassis 1	J20322	5N1 >	Chassis 5
J20306	101		J20323	5N2	
J20307	102		J20324	501	
J20308	1P1		J20325	502	
J20309	2M2		J20326	5P1	
J20310	2N1		J20327	6N2]	
J20311	$_{ m 2N2}$	Chassis 2	J20328	601	Chassis 6
J20312	201	Cilassis 2	J20329	602	
J20313	2O2		J20330	7 I 2	Chassis 7
J20314	2P1	•			
J20315		400 Power			
J20316	w	60 Power	*		
J20317		Power Control			

TABLE 3. CABLE CONNECTIONS, INPUT-OUTPUT EQUIPMENT


Type Designation	Cable Group 1	Cable Group 2	Cable Group 3	Cable Group 4
Input Channel Cable A	7J2	7L1	7M2	701
Input Channel Cable B	7K1	7L2	7M1	702
Input Channel Cable C	7K2	7M1	7N2	7P1
Output Channel Cable D	8J2	8L1	8M2	801
Output Channel Cable E	8K1	8L2	8N1	802
Output Channel Cable F	8K2	8M1	8N2	8P1

Except for variation in length all information cables used in the systems, including 1605, 1607 and other equipment, are identical. Detailed cable makeup and inter-connection data are found in the maintenance volume.

All cables used in the 1604 system are supplied by Control Data Corporation at the time of delivery.




A. False Floor - Raceway Type



B. False Floor - Pedestal Type

Figure 1. False Floors






Figure 2. Sample Layouts of Computer Installation





Figure 3. 1604 Computer System Layout Templets



Cable length is determined by the distance between the cable cutouts of two equipments plus 10 feet which allows sufficient cable for internal conditions.

Figure 4. Information Cable Lengths





Figure 5. Power Cable Lengths



√ Figure 6. 1604 Computer Console







Figure 7. 1604 Computer Cabinet



VFigure 8. 1604 Computer Cabinet (Underfloor Plenum Blower System)





Length 48

Width 20 1/4"

Height 43''

Weight 575 lbs.

Figure 9. 1605 Adaptor Cabinet






Figure 10. 1607 Tape System



VFigure 11. 1607 Tape System (Underfloor Plenum Blower System)







Figure 12. 1608 Tape Control Unit Cabinet






Figure 13. 1609 Adaptor Cabinet




Figure 14. 1610 Adaptor Cabinet




Figure 15. IBM 521 and 523 Cabinets




Figure 16. IBM 088 and 407 Cabinets




Figure 17. Motor-Generator Set





Figure 18. Motor-Generator Control Cabinet






Figure 19. Typical Power Installation




Figure 20. Installation Power Requirements



APPENDIX B

Card Schematics


This appendix contains schematic diagrams for all printed circuit cards used in the 1604 computer. Schematics for special cards used only in a given external equipment appear in the instruction book for that equipment.


The lower right-hand corner of the schematic shows the physical layout of components on the printed circuit board.


The schematics are arranged in ascending order of card type numbers.


Clock Disconnect Card 00


R-2





































B-16


















































CONTROL DATA CORPORATION



Computer Division

APPENDIX C

PREVENTIVE MAINTENANCE SCHEDULE

DAILY

Janitorial services: clean computer room, especially console top, tape baskets, and floors

Clean

PT Reader: remove tape setting clip to clean photo cell block

PT Punch: chad and paper lint

1607: -capstans, pinch rollers, and permanent leader

-heads (Ampex manual paragraph 2a)

-tape sensing slots and chambers (paragraph 2c)

-all surfaces over which tape moves

Lubricate

PT Punch: tape reel bearings if required (Teletype manual p.3-1)

Operating Checks

Run Test programs

PT Punch: registration of punches

1607: -Worn connectors on magnetic tape leaders

-Worn or noisy pinch roller or bearings

WEEKLY

Clean

Air filters in cabinets

Lubricate

PT Punch: -Toggle arm shaft, saturate felt washers

-Punch bail shaft, saturate felt washers

-grease tape reel bearings



-CONTROL DATA CORPORATION Computer Division

WEEKLY (cont'd.)

Typewriter: -heavy gear grease on points where metal is moved on metal

-light oil on springs and pivot points

Operating checks

1607: -gaps for brakes (Ampex manual paragraph 3e)

-adjust vacuum for 20 1/2 inches (paragraph 3f)

-gaps on pinch rollers (paragraph 3i)

-adjust servo gain using MT test (paragraph 3m)

Voltage margins using test programs and varying MG output voltages

MONTHLY

Clean

Typewriter: keys, platen and actuator solenoids

PT Reader: clean all surfaces above console top

Lubricate

PT Reader

PT Punch: each end of motor, feed wheel ratchet and punch block

1607: check positive pressure blower (paragraph 2i)

Operating Checks

Typewriter: worn ribbon

PT Punch: punch for wearing PT Reader: check festoon lamp

All Cabinets: check blowers

SEMIANNUALLY AND ANNUALLY

MG Control Cabinet and Relays: clean and check semiannually

Typewriter: clean and lubricate semiannually

MG Bearings: replace annually



APPENDIX D CABLING INFORMATION

The identification of input-output cables and the information carried on their lines are treated in the following tables. Table D-1 lists the labels on the individual cables of the four groups. Each label indicates the function of the cable in the group by a prefix letter. The expression following the slash gives the computer connector for the cable. Table D-2 lists the information on each line of the six cables in a group.

Other cables in the computer system such as those connecting chassis within the main cabinet or those connecting the main cabinet and console are labelled as required.



CONTROL DATA CORPORATION Computer Division

TABLE D-1. CABLE IDENTIFICATION







TABLE D-2. CONNECTOR PIN NUMBER ASSIGNMENTS

	Input Buffer or Transfer Channel			Output Buffer or Transfer Channel		
Pin No.	Cable A	Cable E	Cable C	Cable D	Cable E	Cable F
Α	bit 47	bit 24	bit 01	bit 00	bit 23	bit 46
В	46	23	00	01	24	47
C	45	22	Input Ready	02	25	Output Ready
D	44	21	Input Resume	03	26	Output Resume
E	43	20	Input Buffer Active*	04	27	Interrupt Function
F	42	19	External Master Clear	05	28	Input Function Ready*
Н	41	18	Not Used	06	29	Input Sense Ready*
J	40	17		07	30	Output Function Ready
K	39	16		08	31	Output Sense Ready
L	38	15		09	32	Sense Response
M	37	14		10	33	Output Buffer Active*
N	36	13		11	34	Function Bit 00
P	35	12		12	35	01
R	34	11		13	36	02
S	33	10		14	37	0 3
T	32	09		15	38	04
U	31	08		16	39	05
v	30	07		17	40	06
w	29	06		18	41	07
x	28	05		19	42	08
Y	27	04		20	43	09
Z	26	03		21	44	10
a	25	02	V	22	45	V 11
b	gnd	gnd	gnd	gnd	gnd	gnd

^{*} Buffer cable only, unused in transfer



CONTROL DATA CORPORATION

501 Park Avenue, Minneapolis 15, Minnesota