

CDC® MAGNETIC TAPE TRANSPORT CONTROLLER FA464, FA465

GENERAL DESCRIPTION
OPERATION
INSTALLATION AND CHECKOUT
THEORY OF OPERATION
DIAGRAMS
MAINTENANCE
PARTS DATA

HARDWARE REFERENCE/MAINTENANCE MANUAL

REVISION RECORD					
REVISION	DESCRIPTION				
tsoneral Area in in	Manual released class A. This manual includes data previously contained in publications 89600271 and 89600866				
(10/80)	which are obsolete.				
В	Manual revised; includes ECO DS022022, providing a revised cable assembly drawing.				
(1/81)					
., С	Manual revised; includes ECO DS022126, providing clarification of the A-register bits and addition of an FCC non-tested				
(9/81)	warning label.				
D ·	Manual revised; includes ECO DS022175, providing miscellaneous corrections.				
(8/82)					
E .	Manual revised; includes ECO DS022178, that eliminates double word transfers during long record transfers.				
(8/82)					
F	Manual revised; includes ECO DS022253, removing the unnecessary FCC EMI non-compliance warning label.				
(3/83)					
gament graph of the graph of th					
	•				
-					
Publication No. 60476010					

REVISION LETTERS I, O, Q, S, X, AND Z ARE NOT USED

1980, 1981, 1982, 1983
 by Control Data Corporation
 Printed in the United States of America

Address comments concerning this manual to:

Control Data Corporation Publications and Graphics Division 4455 Eastgate Mall San Diego, California 92121

or use Comment Sheet in the back of this manual.

MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

This manual reflects the equipment configurations listed below.

EXPLANATION: Locate the equipment type and series number, as shown on the equipment FCO log, in—the list below. Immediately to the right of the series number is an FCO number. If that number and all—of the numbers underneath it match all of the numbers on the equipment FCO log, then this manual accurately reflects the equipment.

EQUIPMENT TYPE	SERIES	WITH FCOs	COMMENTS	
			. ***	
FA464-A	04		V v V Market	
FA465-A	02			
	1			
FA465-B	02			
	Į.			
•				
				*
		1		
				3.1.571
		**		
				7161
				. 1
				· · · · · · · · · · · · · · · · · · ·
	1	·		?

LIST OF EFFECTIVE PAGES

New features, as well as changes, deletions, and additions to information in this manual, are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.

PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV
Cover Title Page ii iii/iv v/vi vii/viii iix x xi 1-1 1-2 2-1 thru 2-3 2-4 2-5 thru 2-10 2-11 2-12 thru 2-15 2-16 3-1 4-1 thru 4-21 4-22 5-1 thru 5-39 6-1 6-2 7-1 thru 7-16 A-1 A-2 B-1 thru B-76 C-1 thru C-99 Comment Sheet Cover									

				4 4
				•
•	•			
				.*
	•			
7				
		•		
				•
				•
				8

PREFACE

This manual describes the Control Data® FA464 and FA465 Magnetic Tape Transport Controller (MTTC) used in CYBER 18 Processor Systems. The MTTC interfaces the CYBER 18 computer to the phase encode (PE) or nonreturn to zero-inverted (NRZI) magnetic tape transport (BW101, BW303, BW305, and FA107) via a DZ101 Magnetic Tape Formatter.

The magnetic tape formatter can interface with any combination of one to four magnetic tape transports in a daisy-chain configuration.

The descriptions, diagrams, and drawings contained in this manual relate specifically to the FA465-A MTTC. However, they are equally applicable to all FA464 and FA465 MTTCs unless specifically stated otherwise.

The publications listed below provide more detailed information relative to equipments, subsystems, and systems.

Description	Publication No.
Basic Micro-Programmable Processor Hardware Maintenance Manual	39451400
CYBER 18 Computer Systems Central Processor Field Repair Guide	60475001
CYBER 18 Computer Systems with MOS Memory Installation Manual	96768360
CYBER 18 Computer System Overview Manual	60475000
CYBER 18 Processor with MOS Memory (Macro Level) Reference Manual	96768300
Magnetic Tape Transport (NRZI) Subsystem Field Repair Guide	60475041
Magnetic Tape Transport Subsystem, Dual Mode (NRZI/PE) Field Repair Guide	60475042

•

CONTENTS

		•	
1 GENERAL DESCRIPTION	1-1	3 INSTALLATION AND CHECKOUT	3-1
Physical Description	1-1		
Functional Description	1-1	4 THEORY OF OPERATION	4-1
Reference Data	1-1		
Nonoperating Environment	1-1	Format/Controller Interface Signals	4 -1
Transperdenting Environment	11	Transport Address (TADO, TADI)	4-1
		Initiate Command (GO)	4-1
2 OPERATION	2-1	Command Lines	4-1
2 OFENATION	2-1	Reverse/Forward (REV)	4-1
Controller Jumper Selection	2-1	Write/Read (WRT)	4-1
Unit Protect (UPO - UP3)	2-1	Write File Mark (WFM)	4-1
Autoload Enable (ALD)	2-1	Erase (ERASE)	4-1
Single/Dual Bus (SB)	2-1	Threshold (THR)	4-1
Bus Priority (BP)	2-1	Spacing Mode (SPM)	4-1
Equipment Code (Q07 - Q10)	2-1	Rewind (REW)	4-3
Controller Switch Selections	2-3	Off-Line (OFL)	4-3
On/Off Line Switch	2-3	Last Word (LWD)	4-3
Maintenance Switches	2-3		4-3
Continuous Write Zeros	2-3	Formatter Enable (FEN)	4-7
		Write Data Lines (W0 Through W7	4.7
Continuous Write Ones	2-3	and WP)	4-3 4-3
Continuous Read	2-3	Low Density (DEN)	4-3 4-3
Programming	2-3	Acknowledge (ACK)	
Q Register	2-3	Interface Outputs (Formatter to Controller)	4-3
A Register	2-4	Formatter Busy (FBY)	4-3
Output From A Operation	2-4	Identification (IDENT)	4-3
Interrupt Request Bus Connect	2-4	Check Character Gate (CCG)	4-3 4-3
	2-5 2 - 5	Hard Error (HER)	4-4
Unit Select		Corrected Error (CER) •	4-4
Block Length	2-6	File Mark (FMK)	
Director Function	2-7	Transport Status and Configuration	4-4 4-4
Clear Controller	2-9	Write Strobe (WSTR)	
Load File Address	2-9	Read Strobe (RSTR)	4-4
Self-Test 1	2-9	Read Data (R0 Through R7 and RP)	4-4
Self-Test 2	2-9	Command Reject (CRJ)	4-4
Self-Test 3	2-10	Data Transfer Error (TFER)	4-4
Self-Test 4	2-10	Read Mode Status (RDM)	4-4
Assemble/Sense Next Ready	2-10	NRZI Mode (NRZ)	4-4
Assemble Ready Status	2-10	7 Track (7-TR)	4-4
Sense Next Ready	2-11	Microprogramming Concept	4-5
Input to A Operations	2-11	Initialization	4-5
Unit Ready Bit	2-11	A/Q Waiting Loop	4-5
Controller Busy	2-12	A/Q Execute	4 - 5
End-of-Operation	2-12	Not-Busy Routines	4 - 5
Interrupt Response	2-12	First Word Address (CWA)	4-5
File Mark	2-12	Bank Select	4-6
End-of-Tape	2-12	Load File Address	4-6
Corrected Error	2-12	Block Length	4-6
Alarm (A03)	2-12	Interrupt Request	4-6
On-Bus and Bus Busy	2-12	A-Out Status	4-6
Controller Protected	2-13	Current Word Status	4-6
Alarm Status	2-13	Current Bank Status	4-6
Transport Status	2-15	File Status	4-6
Current Bank Status	2-15	Transport Status	4-6
Current Word Status	2-15	Busy Routines	4-6
Block Length Status	2-15	Director Functions	4-6
A-Out Status	2-15	Space Forward	4-7
File Register Status	2-15	Search File Mark Forward	4-7
LRC and CRC Status	2-16	Backspace	4-7

	Search File Mark Backward	4-7		Program Counter	5-4
	Fixed Erase	4-7		PROM	5-4
	Write File Mark	4-8		B Register	5-4
	Read Data	4-8		Word Counter Register	5-4
	Write Data	4-10		File Address Register	5-4
	Controlled Backspace Variable Erase	4-10		Arithmetic Logic Unit	5-4 5-5
	V ariable Erase Autoload	4-11 4-11		Parity Generator/Checker	5-5
	Self-Tests	4-11 4-12		Carry Out A B and Parity Latch B-Bus Selector	5 - 5
	Off-Line Maintenance	4-12 4-13		Current Word Address Register	5 - 5
	Assemble/Sense Next Ready	4-13 4-13		DMA Buffer	5-6
Micro	instruction Description	4 - 13		Buffer 1 Register	5-6
WIICIG	The Microinstruction Repertoire	4-13		Buffer 2 Register	5-6
	Inter-Register Microinstructions	4-13		DMA Buffer Control	5-6
	Load Constant Microinstructions	4-16		DMA Transfer Control	5-6
	Jump Microinstruction	4-16		Dual Access to the Devices	5-7
	Jumping to Subroutines	4-19		Destination Decoder	5-7
	Control Line and Set/Reset			Control Lines	5-7
	Flip-Flop Instructions	4-19		Flip-Flop Network	5-8
	. ,			Jump Condition Network	5 - 8
5 DI	IAGRAMS	5-1		Unit Protect Jumpers	5-8
				Maintenance Switches	5-8
A/Q I	nterface	5-1		Jumper JM	5-9
	Input/Output Operations	5-1	Logi	c Diagrams	5 - 9
	Equipment Identification	5 - 1		-	
	WField	5-1			
	READ Signal	5-1			
	WRITE Signal	5 - 1			
	Sequencer Enable	5-1	6 N	MAINTENANCE	6-1
	Power-On Reset	5-1			
	Clock Circuit	5-1			
	Phase Generator	5-2		tenance Philosophy	6 - 1
	Sequencer	5-2		ating Adjustments	6-1
	Reject Circuit	5-2		entive Maintenance	6-1
	Reply Circuit	5-3		age Margins	6-1
	Microprogram Execute Circuit	5-3	A/Q-	DMA Slot Pin Assignments	6-1
	Controller Reset	5-3			
	A-Output Register	5-3			
	A-Out Register Buffer	5 - 3	7 0	ADTC DATA	7-1
	A-Bus Selector	5-3	/ P	ARTS DATA	/-1
		APPEN	אוח	EG	
		AFFEI	DIA	LO	
Α .	Operating Procedures	A-1	С	Firmware List	C-1
В	Flow Charts	B-1			
•		EIOU	DEC		
		FIGU	ne:		
1-1	Magnetic Tape Transport		4-1	Common Device Controller	
	Controller (MTTC)	1-2		Block Diagram	4-2
1-2	Typical System Configuration	1-2	4-2	NRZI Write File Mark (7-Track)	4-8
2-1	Switch and Jumper Locations	2-2	4-3	Phase Encode Write File Mark	4-9
2-2	A-Register Format for Unit Select	2-6	4-4	NRZI Read Operation	4-9
2-3	A-Register Format for Bank Select	2-6	4-5	PE Read Operation	4-10
2-4	Dynamic Status	2-10	4-6	NRZI Write Operation	4-11
2-5	A Register Format for Assemble/	**	4-7	PE Write Operation	4-12
	Sense Next Ready	2-10	4-8	Microinstruction Groups	4-14
2-6	Read Status Format	2-11	4-9	Subroutine Jump Instruction Sequence	4-20
2-7	A-Register Format for Status 1	2-11	5-1	Phase Pulses	5-2
2-8	Alarm Status A-Register Bits	2-13	5-2	Sequencer Pulses	5-3
2-9	A-Register Transport Status	2-15	5-3	Timing for Operation Mode of File	5-4

60476010 A

5-4	Magnetic Tape Transport Controller Logic Diagram	5-12	7-3	FA465-B Magnetic Tape Transport Controller Cable Assembly	7-4
7-1	FA465-B Magnetic Tape Transport		7-4	Magnetic Tape Transport Controller	
	Controller Spare Parts List	7-2		PROM Set	7-11
7-2	Magnetic Tape Transport Controller,		7 - 5	Magnetic Tape Transport Controller	
	Assembly Parts List	7-3		Assembly Parts List	7-13
-					

TABLES

2-1	Jumper Selection	2-1	4-3	Source B Codes	4-15
2-2	Off-Line Operations	2-3	4-4	Destination Register Codes	4-15
2-3	Q-Register Function Code	2-4	4-5	ALU Control Code Inter-Register	
2-4	Density High/Low Select	2-6		Microinstructions	4-16
2-5	Director Function Codes	2-7	4-6	Jump Condition Codes	4-17
2-6	Transport Stop Time	2-8	4-7	Flip-Flop Codes	4-20
2-7	Formatter/Controller Bus Status	2-13	4-8	Control Line Codes	4-21
2-8	ESO Through ES4 Alarm Status	2-14	4-9	File Register Usage	4-22
2-9	Transport Mode Code	2-15	5-1	Off-Line Operation	5-8
2-10	File Usage	2-16	5-2	Inputs from Formatter	5-9
4-1	Director Function Command Coding	4-7	5-3	Outputs to Formatter	5-10
4-2	Source A Codes	4~15	6-1	A/Q-DMA Slot Pin Assignments	6-1

 The magnetic tape transport controller (MTTC) contains the logic that: interprets the CYBER 18 central processing unit (CPU) function codes, assembles and disassembles the 16-bit words passed between the CPU and the DZ101-A magnetic tape formatter and provides the magnetic tape transport (MTT) status information to the CPU. The MTTC and the CPU communicate via the A/Q channel for status, control information, and test, and via the DMA channel for data transfer.

PHYSICAL DESCRIPTION

The MTTC, illustrated in figure 1-1, uses the concept of microprogramming. It contains TTL (transistor-to-transistor) logic components mounted on one CYBER 18, 11- by 14-inch (279- by 355-millimeter) printed wiring assembly (PWA) that occupies one A/Q-DMA slot in the CYBER 18 processor chassis.

FUNCTIONAL DESCRIPTION

The MTTC, via the magnetic tape formatter, can control up to four tape transports when the tape transports are connected in a daisy-chain arrangement (refer to figure 1-2). A cable assembly connects the MTTC with the formatter.

The MTTC, via the formatter, can handle any type of tape transport in any sequence of densities. It can control combinations of up to four MTTs having speeds of 25 or 50 inches per second (ips), 7- or 9-track, single or dual mode, with densities of 556 or 800 bits per inch (bpi) for 7-track transports, 800 bpi (NRZI) or 1600 bpi (PE) for 9-track transports.

The MTTC has the following capabilities:

- Provides interface control for one to four MTTs via the magnetic tape formatter
- Decodes the CPU function codes, selects the MTT, and controls the tape-motion direction
- Assembles, disassembles, and transfers data between the CPU and the magnetic tape formatter
- Detects operation and transmission errors
- Provides the processor with MTT status information

- Four on-line self-tests are available for checking:
 - Internal data paths and arithmetic logic unit (ALU)
 - 2. Internal flip-flop and jump conditions
 - Data read via the DMA channel and data transmitted via the A/Q channel
 - 4. The A/Q channel data path
- Off-line maintenance and test operation

REFERENCE DATA

Transfer Rate:

50 ips Maximum transfer rate to the computer

is 40 kilowords per second.

25 ips Maximum transfer rate to the computer

is 20 kilowords per second.

Density:

Low 556 bpi (7 track transport)

800 bpi (9 track transport)

High 800 bpi (7 track transport)

1600 bpi (9 track transport)

Power: +5 V at 9 amps

Temperature: 40°F to 120°F (4°C to 49°C)

Humidity: 10 to 90 percent relative humidity with

no condensation.

Warm-Up Time: None

NONOPERATING ENVIRONMENT

Temperature: -30°F to 150°F (-22°C to 65°C)

Humidity: 5 to 95 percent relative humidity with no

condensation.




Figure 1-1. Magnetic Tape Transport Controller (MTTC)




Figure 1-2. Typical System Configuration

This section describes the operating and maintenance jumpers and switches of the MTTC. The section also describes the programming instruction formats required to function the controller.

The magnetic tape transport controller (MTTC) switch and jumper positions are illustrated in figure 2-1. Table 2-1 indicates the jumper positions that designate subsystem address and enable/disable operational functions. For information on the maintenance switches that provide for selection of maintenance operations and test conditions, refer to table 2-2.

CONTROLLER JUMPER SELECTION

UNIT PROTECT (UP0 - UP3)

There are four unit protect jumpers, one per tape transport. To protect a transport, the jumper must be inserted. When a protected tape transport is selected, only status requests and protected instructions can access the MTTC.

The MTTC, after being connected to a protected tape transport, remains in the protected state until a deselect instruction is received or an unprotected transport is selected. Jumpers UPO, UP1, UP2, and UP3 select unit protect function for transports MTT0, MTT1, MTT2, and MTT3, respectively.

AUTOLOAD ENABLE (ALD)

This jumper when inserted allows the MTTC to be the autoload controller. When this jumper is removed, the MTTC is disabled from performing autoload operations. This operation is not supported in CYBER 18 systems; this jumper must be removed.

SINGLE/DUAL BUS (SB)

This jumper when inserted indicates dual CPU access to the magnetic tape formatter bus. For CYBER 18 operation, this jumper must be removed.

BUS PRIORITY (BP)


This jumper determines which controller gains control of the bus when there are simultaneous bus requests from both processors. Control goes to the controller that has the jumper removed. When operating in a dual CPU system, only one MTTC must have the jumper inserted. This operation is not supported by CYBER 18 systems; the jumper must be removed.

EQUIPMENT CODE (Q07 - Q10)

These four jumpers are used to represent any hexadecimal number from 0 to F. They are used to assign an

TABLE 2-1. JUMPER SELECTION

		Position		
Jumper Name	Function	. Inserted	Removed	
Q07 - Q10	Determine equipment code	Logic 1	Logic 0	
ALD [†]	Autoload enable			
SB [†]	Single/dual bus access		· 	
UPO - UP3	Unit protect	Unit protected	Unit unprotected	
SDO - SD3	Not applicable to MTTC			
BP [†]	Bus priority			
т, т	Mode jumper			



2252

Figure 2-1. Switch and Jumper Locations

TABLE 2-2. OFF-LINE OPERATIONS

MS2	MS1	Off Line Operation Performed (LS Switch Off)
0n	On	Continuous write - 0's
0n	0ff	Continuous write - 1's
Off	N/A	Continuous read
NOTE: Place LS switch on while changing MS1 or MS2 switch conditions.		

equipment number to the MTTC. Any instruction sent by the computer must be accompanied by an equipment number (bits Q07 through Q10) that matches the setting of the plugs. The W field must be zero.

CONTROLLER SWITCH SELECTIONS

ON/OFF LINE SWITCH

When in the on-line position, this switch enables normal controller operation. When the switch is in the off-line position, the controller is disconnected from the controller CPU bus and is placed in maintenance mode. The type of off-line operation that is performed is a function of the maintenance switch positions.

MAINTENANCE SWITCHES

Table 2-2 shows the available off-line operations selected by maintenance switches MS1 and MS2. Switches MS1, MS2, and MS3 should be changed only when the on/off-line (LS) switch is in the on-line position.

Switch MS3 determines the density at which the off-line operation is performed. MS3 on indicates low density operation, MS3 off indicates high density operation.

The off-line operation is performed on the first unit that is ready, starting at unit 0. If no unit is ready, the controller aborts the off-line operation and remains busy until the controller is placed in the on-line mode. The unit on which the maintenance is to be performed should be made ready prior to placing the on/off-line switch in the off-line position. If the unit becomes not-ready during the maintenance operation, the operation is aborted. To restart the operation when the unit does become ready, the on/off-line switch must be set to the on-line position and then set again to the off-line position. Placing the on/off-line switch in the on-line position terminates the maintenance operation. The controller remains on bus, but a new unit select command must be issued.

Continuous Write Zeros

The controller writes a continuous record of 0000_{16} on the tape until an end-of-tape (EOT) marker is reached, the unit becomes not-ready, or the controller is placed in

the on-line mode. If the unit is write-protected, no writing is done. When an EOT marker is detected, the controller terminates tape motion and exits from the maintenance routine. All data transfer errors are gated off.

Continuous Write Ones

This operation is the same as continuous write zeros except that the data written on the tape is FFFF16.

Continuous Read


The controller continuously reads data from the tape. When the end of a record is reached, the controller will read the next record. Tape motion continues until the unit becomes not-ready, an EOT marker is detected, or the controller is placed in the on-line mode. When an EOT marker is detected, the controller terminates tape motion and exits from the maintenance routine. Data transfer errors and file marks are disregarded in this mode.

PROGRAMMING

The MTTC communicates with the central processing unit via the A/Q and direct memory access channels.

Q REGISTER

The Q register designates the equipment to be referenced and specifies the operation to be performed when an input or output instruction is executed. The Q-register format is shown below:



The W field (bits Q15 through Q11) must always be zero.

The equipment field (bits Q10 through Q07) selects the MTTC. These bits must match the equipment code setting of the MTTC. The equipment code is determined by jumper conditions on the MTTC assembly.

Bits Q05 and Q06 are ignored by the MTTC.

Bits Q00 through Q04 specify the function to be performed by the controller in response to an input or output instruction.

Refer to table 2-3 for the available functions and their corresponding codes. Any code not appearing in table 2-3 is illegal.

When the CPU executes output instructions with the Q register according to table 2-3, the controller loads the A register with the requested controller status.

Codes listed in table 2-3 as illegal are rejected by the MTTC. Status reading and all operation initiation takes place via the A/Q channel. Data is transferred via the DMA channel.

TABLE 2-3. O-REGISTER FUNCTION CODE

Q04	Q03	Q02	Q01	Q00	Output	Input
1	0	0	0	0	Clear controller	Dynamic status
0	0	0	0	1	Director function	A-out status
0	0	0	1	0	First word address	Current word status
0	0	0	. 1	1	Bank select	Current bank status
0	0	1	0	0	Load file address	File status
0	0	1	0	1	Sense/assemble next ready	Transport status
0	0	1.	1	0	Unit select	Illegal
0	0	1	1	1	Block length	Illegal
0	1	0	0	0	Bus connect	Illegal
0	1	0	0	1	Internal request	Illegal
0	1	0	1	1	Illegal	Illegal
0	1	1	0	0	Self-test 1	Illegal
0	1	1	0	1	Self-test 2	Illegal
0	1	1	1	0	Self-test 3	Illegal
0	1	1	1	1	Self-test 4	Illegal

A REGISTER

OUTPUT FROM A OPERATION


All operations initiated by an output instruction, with the exception of clear controller, are rejected if a protect fault is detected or if the MTTC is busy. Clear controller is rejected only if a protect fault occurs. Excessive noise on the A/Q channel may cause valid operations to be rejected.

Interrupt Request

The MTTC generates an interrupt for the following conditions:

- End of operation (EOP)
- Alarm

The interrupt request command allows the CPU to select the conditions under which the interrupt response (signal) becomes active. This command is also used for clearing the interrupt response. The A-register format is shown below:



The interrupt request command is rejected when the controller is busy or if a protect fault occurs. The controller does not become busy upon acceptance of this command.

The conditions for interrupt selected in the interrupt request command remain valid for all subsequent instructions. Master clear, clear controller, and clear interrupts deselect all interrupts and deactivate the interrupt response.

Clear Interrupts

When bit A07 is set, all EOP and alarm interrupt requests and status responses are cleared. Interrupt requests may be cleared and deselected in the same interrupt request command. The order of execution is to first clear all interrupt requests and then select them according to bits A05 and A04. If A07 is not set there is no change in interrupt select.

Master clear and clear controller clear all interrupt requests and responses. Bits A00 through A03 and A08 through A15 are ignored by the controller.

EOP Interrupt Request

When bit A05 is set an EOP interrupt is enabled. An interrupt is generated upon completion of an operation that caused the controller to go busy. An interrupt becomes active approximately 2 microseconds before end of operation (EOP) status is set. An EOP interrupt is generated, if one has been requested, upon completion of any of the following operations.

- Director function
- Bus connect
- Unit select
- Test modes 1, 2, 3, and 4
- Assemble/sense next ready

Once enabled in the interrupt request command, interrupts remain enabled for all subsequent instructions until disabled by clear interrupt, clear controller, or master clear.

If A05 is clear there is no change in EOP interrupt enable.

Alarm Interrupt Request


When bit A04 is set, an alarm interrupt is generated whenever an alarm condition is detected. The interrupt is sent 2 microseconds before the EOP status bit is set regardless of when the alarm status bit is set. If the alarm bit is active when an interrupt request command with A04 equal to 1 is received, an interrupt is generated immediately.

If A04 is clear there is no change in alarm interrupt enable.

Once enabled by the interrupt request command, alarm interrupt remains enabled until it is disabled by interrupt clear, clear controller, or master clear.

Bus Connect ·

The magnetic tape formatter can be shared by two MTTCs on a common bus. When it is necessary for the MTTC to reference the formatter, exclusive control of the formatter/controller bus must first be established. The bus connect command is used for this purpose. The A-register format for bus connect is shown below:



The bus connect command is rejected if the controller is busy or a protect fault occurs. Acceptance of the command causes the MTTC to become busy until bus control is established.

When the MTTC is off-bus (bus control has not been established) and not busy, the following commands are rejected:

- Director function
- Unit select
- Transport status
- Assemble/sense next ready

Bus Connect/Release

When bit A07 is set the MTTC establishes bus control. The MTTC is busy until bus control is established. The mode of the connect is determined by A05.

When A07 is clear, the MTTC releases the bus. The controller does not go busy for bus release. Clear controller does not affect on-bus status. Master clear causes a bus release.

Bus Connect Requests

When the bus connect request is active, bit A05 is clear. The MTTC first checks bus and usage and goes busy. When the bus becomes available, the MTTC gains control and notifies the CPU by setting on-bus status and by generating EOP status and EOP interrupt (if EOP interrupt was selected).

A force release signal from the alternate has the same effect on the MTTC as a master clear, except that EOP and alarm interrupt requests are not affected by this signal. They are cleared by master clear.

Unit Select

The unit select command is used to select one of the four tape transports. This command also selects operating conditions for the selected transport. Figure 2-2 shows the A-register format for unit select. Bits 4 and 5 select the operational unit.

Unit select commands are rejected if the controller is off-bus, a protect fault is detected, or the controller is busy.

Select/Deselect

When bit A07 is set, the transport specified by the code contained by bits A04 and A05 is selected.

When A07 is cleared, any transport that was previously selected is deselected. A04 and A05 have no meaning for deselect. The controller does not go busy for a unit deselect.

A master clear deselects all units.

If a change in operating conditions of the selected transport is desired, a new unit select command must be issued.

BCD/Binary Select

When bit A13 is set, binary coded decimal (BCD) format (7-track transport only) is selected. Data is written onto the tape with even parity and data read from the tape is checked for even parity. In BCD format, the all-zero character is illegal. If an attempt is made to write or read an all-zero character, a parity error is generated.

When A13 is not set, binary format (7- or 9-track) is selected. Data is written on the tape with odd parity. Data read from the tape is checked for odd parity.




Figure 2-2. A-Register Format for Unit Select

For 9-track transports, A13 is ignored. Data is always read/written in the binary format.

A master clear selects binary format. Clear controller does not affect the format selection.

Density High/Low Select (A15)

Bit A15 selects the higher or lower of the two available densities (refer to table 2-4).

TABLE 2-4. DENSITY HIGH/LOW SELECT

A15	Density (Bpi)	9-Track Dual Mode	7-Track (NRZI)
1	Low	800 (NRZI)	556
0	High	1600 (PE)	800

Density selection can be changed only when the transport is at beginning of tape (BOT). If the density select is changed when the transport is in the middle of a tape reel, operations continue at the previous density selection until the transport reaches BOT, at which time a switch is made to the new density selection. A master clear selects high density. Clear controller does not affect the density selection.

When reading on a dual-mode transport, data is read in the NRZI mode if no identification (ID) burst is detected, or in PE mode if an ID burst is detected regardless of the state of A15.

A PE tape without an ID burst cannot be read in PE mode on a dual-mode transport.

Bank Select

The bank select command specifies one of four 65K banks in which the address of the first word of a buffer is to be found. The code of the bank is contained in A07 and A06. Figure 2-3 shows the A-register format. Bank select and the first word address together provide an 18-bit address, allowing the first word of the transferred data buffer to be located within 265K of memory. The bank select command is rejected if the controller is busy or a protect fault has occurred.

Block Length

The block-length instruction specifies the length of the buffer to be transferred starting at the first-word address. Bits 0 through 15 of the A register are used to specify a maximum block length of 65K.

Bank boundaries may be crossed during data transfers.

This command is rejected if the controller is busy or a protect fault occurs.





Figure 2-3. A-Register Format for Bank Select

Director Function

The director function command specifies the operation and motion that the selected transport is to perform. The director function A-register format is shown below. Table 2-5 details the director function codes.



Director function commands are rejected if the controller is busy, off-bus, or a protect fault is detected. A master clear or clear controller causes all transport motion to cease.

Functions listed in table 2-5 as illegal should not be used by the programmer. If an illegal code is received, the MTTC goes busy. Upon determining that the received code is illegal, EOP status is set followed by not busy status 1 microsecond after EOP. If an EOP interrupt was requested, an interrupt is sent to the CPU. Illegal director function codes act as NOPs.

Bit A05 specifies the read threshold. If A05 is set, it specifies a lower threshold within the read amplifier for

recovering errors when normal read fails. If it is not set, it specifies a normal read.

Bit A07 is relevant only for write operations and specifies whether an odd (1) or an even (0) number of tape words is to be written.

With A07 set, only the upper portion of the last computer word is written onto the tape. (The lower portion is not written). This results in a record consisting of an odd number of tape words.

In this manner the record length to be written can be specified in tape words rather than in computer words.

Completion of the motion function, master clear, or clear controller selects normal read and write even.

The controller accepts a new motion function only after busy status is cleared and EOP status is set.

Table 2-6 provides the transport stop times following read and write operations for 50 ips and 25 ips tape speeds. New motion functions in the same direction as a previous motion received within the stop time interval is performed without stopping.

Read Data

Two 8-bit bytes are read from the tape and assembled into one 16-bit computer word. Data is written into the memory starting at the first word address and continues until the number of words specified in block length has

TABLE 2-5. DIRECTOR FUNCTION CODES

A03	A02	A01	A00	Function
0	0	0	0	Read data
0	o	0	1	Space forward
0	0	1	0	Search file mark (forward)
0	o	1	1	Search file mark (backward)
0	1	0	0	Back space
0	1	0	1	Write data
0	1	1	0	Write file mark
0	1	1	1	Rewind
1	0	0	0	Fixed erase
1	0	0	1	Variable erase
1	0	1	. 0	Controlled backspace
1	0	1	1	Rewind off-line
1	1	0	0	Illegal
1	1	1	0	Illegal

TABLE 2-6. TRANSPORT STOP TIME

	Command		
MTT Speed	Write	Read	
25 ips	15 ms	19 ms	
50 ips	7.5 ms	12.5 ms	

been transferred or the end of record is reached. Upon acceptance of this command, the controller becomes busy and remains busy until the next interrecord gap is detected, after which EOP is set. Busy status is reset 1 microsecond after EOP.

If the first record following BOT is a file mark and not data, the controller does not continue to the next record.

Space Forward

The tape is moved forward until the next interrecord gap; if a file mark is detected, file mark status is set. Upon acceptance of this command, the controller becomes busy until the next interrecord gap or file mark is detected, after which EOP status is set and busy status is reset.

Search File Mark (Forward)

The tape is moved forward until the next file mark is detected. File mark status is set. The operation for EOP and busy is the same as for space forward.

Search File Mark (Backward)

The tape is moved backward to the previous file mark and file mark status is set. If no file mark is detected, motion stops at load point. The operation for EOP and busy is the same as for space forward.

Backspace

The tape is moved backward until the next interrecord gap; if a file mark is detected, file mark status is set. Upon acceptance of this command, the controller becomes busy until the next interrecord gap or file mark is detected, after which EOP status is set and busy status is reset.

Write Data

Starting at the first word address, 16-bit data words are read from the memory, disassembled into two 8-bit tape bytes, and written onto the tape. This process continues until the number of computer words specified in the block length have been written on the tape. If a write odd operation was specified (A07 = 1), writing stops after the upper byte of the last computer word. The lower byte is not written, resulting in an odd number of tape words in the record. This feature allows record-length specification to be done in tape words rather than in computer words.

With A07 = 0, both the upper and lower portions of the last computer word are written on the tape. After completion of the write, an interrecord gap is created on the tape and tape motion stops. EOP and busy status operation are the same as for read data.

Write File Mark

The tape is erased forward approximately 6 inches (152 millimeters) and a file mark is written on the tape. Upon acceptance of this command, the controller becomes busy. After writing the file mark, EOP status is set and busy status is reset.

Rewind

The tape is rewound at high speed to load point. The controller is busy only long enough to validate the command and to initiate tape motion, after which EOP status is set and busy status is reset.

Fixed Erase

A 6-inch (152-millimeter) length of tape is erased, after which tape motion stops. EOP and busy status operations are the same as for write file mark.

Variable Erase

Variable erase allows a variable length of tape to be erased. The length is controlled by the block length and is equal to approximately twice the block length tape words. After erasing the specified number of words, tape motion ceases. EOP and busy status operation are the same as for write file mark.

Controlled Backspace

This feature allows the formatter to position the tape back to the previous interrecord gap for a record that has just been written in error. The amount of tape words backspaced is equal to twice the length specified in block length. When the last tape word is backspaced, the formatter goes through its normal termination sequence. The result is the positioning of the write head 0.13 inch (3.3 millimeters) ahead of its original position prior to the erroneous record. This function provides a means of reversing over dropouts without possible positioning errors.

The operation for EOP and busy status is the same as for space forward:

Rewind (Off-Line)

High-speed rewind motion to load point is initiated in the selected transport, after which the selected transport goes off-line. The controller is busy only long enough to initiate the rewind motion, after which the EOP status is set and busy status is reset. Once the rewind motion is initiated, the controller is able to accept motion functions to another transport. This command allows the rewind of one transport and motion functions in another transport to be carried out in parallel.

Clear Controller


The clear controller command clears controller statuses, registers, interrupt requests, and responses. The A register contents do not affect this command.

This command is rejected only if a protect fault occurs.

Clear controller causes all motion (except rewind motion) in the selected transport to cease, but the unit select and on-bus status are not affected.

Load File Address

The load file address command specifies the address of the MTTC 16 register file, which will be read by a file registers status request. The load file address A-register format is shown below:



The load file address command is rejected if the controller is busy or a protect fault is detected.

Self-Test 1

Self-test 1 causes the MTTC to check its internal data paths and arithmetic logic unit ALU. The lower eight bits of the A register specify the data that is to be transferred (transfer data) along the internal data paths of the MTTC. The upper and lower eight bits of the A register specify the data that is to be operated on by the ALU. The self-test 1 A-register format is shown below:




Upon acceptance of this command, the MTTC becomes busy and remains busy until the internal transfers and ALU operations are complete. After completion, the EOP status is set and busy status is reset 1 microsecond later. If EOP status is not set within 3 microseconds, this is an indication that the MTTC is defective.

After the busy status is reset, the A-out status should be read to determine the success of the test. The upper eight bits of the A register should contain the same data as that was originally sent in the lower eight bits of the A register in self-test 1, plus F_{16} . The lower eight bits should contain an expected result, which is a function of

the data originally sent in the upper and lower eight bits of the A register during self-test 1 according to the following equation:

A Low = ((((A up - 1) \times 2 + A low) + 1 - A up)·A low) or A up carry-out is disregarded.

The self-test 1 result is shown below:



Self-test 1 also loads the 16 file registers in the following manner:

FILE (0) = Transfer data +
$$F_{16}$$

FILE (1) = Transfer data

FILE (2) = Transfer data + 1

FILE (3) = Transfer data +2

FILE (4) = Transfer data + 3

FILE (5) = Transfer data + 4

FILE (6) = Transfer data + 5

FILE (7) = Transfer data + 6

FILE (8) = Transfer data + 7

FILE (9) = Transfer data + 8

FILE (A) = Transfer data + 9

FILE (B) = Transfer data + A₁₆

FILE (C) = Transfer data + B₁₆

FILE (D) = Transfer data + C_{16}

FILE (E) = Transfer data + D16

FILE (F) = Transfer data + E16

In general, FILE (N) contains the transfer data plus (n-1), except FILE (0), which contains transfer data plus F₁₆.

After reading A-out status, the contents of the 16 file registers should also be read and examined for the proper data.

Self-test 1 must be preceded by a clear controller command.

Self-Test 2

Self-test 2 checks the MTTC internal flip-flops, jump conditions, and dynamic status flip-flops. The A register

is not used for the self-test 2 command. Upon acceptance of this command, the controller becomes busy until the test is completed, after which EOP status is set. Busy is cleared 1 microsecond later. If EOP is not set 3 microseconds after the controller becomes busy, this is an indication that the controller is defective.

Prior to the execution of self-test 2, a clear controller command should be issued to ensure that all dynamic status flip-flops are in their quiescent state. Figure 2-4 illustrates the dynamic status after execution of clear controller and self-test 2.

When the test is complete (busy status reset), A-out status should be read immediately after the completion of the test to determine if the test is successful. A-out status ACED $_{16}$ indicates that the test is successful. A-out status DEAD $_{16}$ or any other status indicates that the controller is defective.

If A-out status gives the successful result (ACED $_{16}$), dynamic status should be read and compared to bit box B in figure 2-4. If these are not identical, the controller is defective.



Figure 2-4. Dynamic Status

Since after the execution of self-test 2, the dynamic status does not indicate the true status of the controller, a clear controller command should be issued before performing any further operations.

Self-test 2 is rejected if the controller is busy or a protect fault is detected. $\label{eq:controller} % \begin{subarray}{ll} \end{subarray} %$

Self-Test 3

2277

Self-test 3 checks the capability of the MTTC to read data via the DMA channel and transmit data via the A/Q channel. With the Q register loaded according to table 2-3, execution of an output instruction causes the MTTC to read data from the memory at the location specified by the first word address and bank select commands, and write the data into the MTTC A-out register.

Upon acceptance of the output instruction command, the controller becomes busy and remains busy until the operation is complete. EOP status is reset 1 microsecond after EOP.

After completion of the output instruction command, A-out status should be read. The A-out status should be compared with the original contents of the address specified by the last word address and bank select. If these two are not identical, the controller is defective.

Self-test 3 must be preceded by a clear controller command. Self-test 3 is rejected if the controller is busy or a protect fault is detected.

Self-Test 4


Self-test 4 checks the A/Q channel data path of the MTTC by reading data via the A/Q channel and writing the same data via the DMA channel. With the Q register loaded according to table 2-3, execution of an output instruction causes the MTTC to read the data contained in the A register and then write it into memory at the address specified by the first word address and bank select commands.

Upon acceptance of this command, the controller becomes busy and remains busy until the transfer into memory is complete, after which EOP status is set; busy status is reset 1 microsecond later. The CPU should then compare the word written into the memory by the MTTC with the one originally sent via the A/Q. If they are not identical, the controller is defective.

Self-test 4 must be preceded by a clear controller command. Self-test 4 is rejected if the MTTC is busy or a protect fault is detected.

Assemble/Sense Next Ready

The assemble/sense next ready command has two modes of operation selected by bit 15 of the A register. With A15 set, the assemble mode is selected. This allows the CPU to receive information about the ready status of each of the four units. With A15 clear, the sense mode is selected. This mode allows the CPU to receive notification when a change in the ready status occurs. Figure 2-5 shows the A-register format for assemble/sense next ready.



†RELEVANT FOR SENSE NEXT READY ONLY (A15 = 0). 2278

Figure 2-5. A Register Format for Assemble/Sense Next Ready

Assemble Ready Status

With the Q register loaded according to table 2-3 and A15 set to 1 (all other bits of the A register are irrelevant), execution of an output instruction causes the MTTC to go busy and sample unit ready status of each of the four MTTC units. The assemble status is then written into the register file at address $E_{16}.$ The processor can read this status by executing a load file address command specifying file address E_{16} and then reading file status.




Figure 2-6. Read Status Format

Figure 2-6 illustrates the ready status format that is contained in file address E_{16} after execution of the assemble ready status command.

After execution of the command, all units are deselected, although controller protected status is not affected. The CPU must issue a new unit select command.

Sense Next Ready

This command allows rewinding to be performed in parallel (overlap rewind) with the CPU receiving notification (EOP interrupt) of the completion of each rewind by detecting any change in the unit ready status of the four units (that is, a unit that was previously not ready becoming ready). With the Q register loaded according to table 2-3 and with A15 reset to 0, bits 0 through 3 of the A register specify the initial unit ready status. Each bit corresponds to one of the units (A00 is unit 0, A01 is unit 1, A02 is unit 2, and A03 is unit 3). Upon acceptance of this command, the controller becomes busy and samples the ready status of each of the four units. The result of this sampling is then compared with the unit ready status originally received via the A register. The sample and compare operation continues until the original unit ready status and the actual (sampled) unit ready status are not equal, indicating that one or more of the units that was previously not ready has become ready, or vice versa.

EOP status and EOP interrupt, if requested, are generated when a change in the ready status is detected. Busy status is then reset 1 microsecond after EOP. After completion of this command, file address ϵ_{16} contains the sampled status in which the change from the original was detected. The CPU should read this status to determine which of the units has become ready.

Execution of the sense next ready command causes all units to be deselected although controller protected status is not affected. The processor must issue a new unit select command.

The sense next ready command can be used for detecting either the completion of a rewind operation or the mounting of a new tape reel on one of the transports. When used together with the rewind command, the sense next ready command detects the completion of the rewind operation. When used with the rewind off-line command, the sense next ready command can detect when the operator mounts a new tape reel on the transport and manually places the transport on-line.

The assemble/sense next ready command is rejected if the controller is off-bus, the controller is busy, or a protect fault is detected.


INPUT TO A OPERATIONS

With the Q register loaded according to table 2-3, execution of an input instruction causes the controller to load the A register with the desired controller status. All status requests except dynamic status requests are rejected if the controller is busy.

Figure 2-7 shows the A-register format for status 1. Status 1 requests are always accepted.

Unit Ready Bit

If A00 is set, the selected transport is ready to receive commands. A00 not set indicates that the selected transport is either rewinding or off-line.



¹ THESE BITS ARE AVAILABLE AS DEFINED IN THE STATUS 1 WORD AND ARE USED BY THE FIRMWARE TO DETERMINE THE OUTCOME OF OPERATIONS INTERNALLY. THEY ARE NOT CONSIDERED USEFULL FOR SOFTWARE PURPOSES AND SHOULD BE MASKED OUT IN NORMAL OPERATIONS.

2280

Figure 2-7. A-Register Format for Status 1

The following conditions should exist for the unit to be ready:

- All interlocks are satisfied
- Initial load or rewind sequence is completed
- Transport is on-line
- Transport is not rewinding or unloading

If the unit becomes not ready during any motion function except rewind, the motion terminates and the alarm status becomes active.

Controller Busy

When bit A01 is set, the controller is busy upon acceptance of the following commands:

- Unit select
- Bus connect
- Director function
- Test modes 1, 2, 3, and 4
- Assemble/sense next ready

All commands to the controller except clear controller and dynamic status requests are rejected when the busy status is set.

The busy status is cleared by the completion of the command, which caused the controller to become busy. A master clear controller also clears the busy status.

End-of-Operation

When EOP status (A08) is set, it indicates that the previous operations have been completed.

EOP status is reset approximately 1 microsecond after busy status is set and becomes set 1 microsecond before busy status is reset.

No new motion commands are accepted by the controller when it is busy. When EOP is set, it indicates that the controller will finish its current operation within 1 microsecond.

An EOP interrupt, if enabled, is sent to the CPU 1 microsecond before EOP status is set.

Interrupt Response

If bit A02 is set, the MTTC's interrupt signal is active. A02 is reset by clear interrupts, clear controller, and master clear.

File Mark

File mark status (A09) is set whenever the read head of the selected transport detects the code of a file mark during a read, space, write file mark, or search file mark operation.

End-of-Tape

EOT (end-of-tape) status (A07) is an indication that an end-of-tape marker was detected by the sensor. This is a warning that there is only approximately 18 feet (5.5 meters) of tape left on the reel. EOT can occur only during forward tape motion.

EOT status becomes active and causes alarm status to become active approximately 3 microseconds before the end of the current operation regardless of when the end of the tape marker was detected. An alarm interrupt is generated 2 microseconds after alarm status if alarm interrupt was enabled.

Once an EOT marker is detected, the transport continues sending EOT status until the EOT marker passes under the sensor in the reverse direction. Consequently, all director function operations initiated in the tape region following the EOT marker terminate with alarm and EOT status.

Corrected Error

Bit All becomes set whenever a single-channel dropout has been detected during a data transfer and the formatter performed an error correction. This status serves only as a warning since the data is correct.

Acceptance of a new motion function, clear controller, or master clear resets the corrected error status.

Alarm (A03)

A03 becomes active when an uncorrectable error occurs during a data transfer or conditions arise that require external intervention. Bus relinquish, ready, EOT status bits, and alarm status should be checked to determine the cause of alarm (note that the alarm status word may be checked only after the controller becomes not busy).

Any alarm condition except EOT causes a termination of the data transfer.

During write operations the record being written is terminated immediately after the error condition is detected, resulting in a shorter record than requested. The controller becomes not busy and the tape motion ceases after the appropriate post record delay.

During read operations DMA data transfers ceases immediately after the detection of the error, but the controller remains busy and tape motion continues until the next interrecord gap.

If alarm interrupt was enabled, an alarm interrupt is sent to the CPU approximately 1 microsecond before EOP status becomes active regardless of when alarm status became active.

The alarm status bit and the alarm status word are reset upon acceptance of any new command that causes the controller to become busy. Clear controller master clear does not clear the alarm status word.

On-Bus and Bus Busy

On-bus and bus busy status bits (A12 and A15) together determine the status and usage of the

TABLE 2-7. FORMATTER/CONTROLLER BUS STATUS

Bus Busy	On Bus	Formatter/Controller Bus Status
0	0	The bus is not being used by either MTTC
0	1	This MTTC has control of the bus and can access the formatter.
1	0	The other MTTC has control of the bus.
1	1	This MTTC has control of the bus, and the alternate controller is sending a bus request. This condition generates an interrupt if alternate bus request interrupt is selected.

formatter/controller bus according to table 2-7. These status conditions are not supported by CYBER 18 systems.

Unit select, director function, and transport status requests are rejected if on-bus status is not set.

On-bus status is cleared when:

- A bus release command is accepted
- A bus is relinquished due to a bus force from the other CPU
- A master clear is generated

Bus busy is reset when the alternate controller releases or relinquishes the bus.

Controller Protected

Bit Al4, when active, indicates that a protected transport is selected. The controller rejects all unprotected output instructions. Unprotected status requests are accepted.

Deselecting the protected unit or selecting an unprotected unit clears A14.

Alarm Status

Figure 2-8 shows the alarm status A-register bit assignments. The alarm status word is valid only when the alarm status bit of dynamic status is active.

The alarm status word is cleared by the acceptance of any new command that causes the controller to become busy. Clear controller or master clear does not clear the alarm status word.

Alarm status requests are rejected if the controller is busy. Alarm status resides in the MTTC register file in address B_{16} and $\mathsf{A}_{16}.$ To read alarm status, A_{16} should be loaded by a load file address command, and then the status of the file registers should be read.

ESO through ES4

ESO through ES4 are uncorrectable hard errors that occur during data transfers. The transfer is terminated when one of these errors is detected. ESO may occur during space, search, file mark, or read operations when no characters are detected within 25 feet of tape movement after initiation of the motion. Table 2-8 shows the meaning of ESO through ES4 for both tape formats.




Figure 2-8. Alarm Status A-Register Bits

TABLE 2-8. ESO THROUGH ES4 ALARM STATUS

Error Status	9-Track Phase Encoding	7-Track or 9-Track NRZI
ES0	False preamble or postamble	VRC error
ES1	Skew error or buffer overflow	CRC error
ES2	Multichannel dropout	LRC error
ES3	Parity error	Not assigned
ES4	No character read in 25 feet (7.62 meters)	No character read in 25 feet (7.62 meters)

<u>Fill</u>

Bit A05 is set if an odd number of bytes are read from the tape during a read operation. The controller fills the lower portion of the last word transferred into the memory with random data. Fill status is an indication that the last byte transferred into the memory originated from the controller, not the tape.

Formatter Reject

Bit A06, when active, indicates that the formatter rejected a command from the controller.

The following conditions activate the formatter reject:

- Reverse commands to a transport at BOT
- Write commands to a transport unit not having a write-enable ring inserted

Bus Relinquish

Bit A07 is set if bus control was relinquished by the controller in response to a bus-force signal from another controller.

The bus relinquish status bit has precedence over all other alarm status bits. If A07 is active, all other bits should be disregarded.

This condition is not supported by CYBER 18 systems.

Lost Data

Bit A08 is set if an attempt is made to transfer data at a faster rate than the controller can handle.

Memory Protect Fault

Bit A09 is set if a transfer initiated by an unprotected instruction attempts to write data into a protected area of memory. The original contents of the memory are not changed.

Memory Address Error

Bit A10 is set if an attempt is made to reference a nonexistent memory bank.

Memory Parity Error

Bit All is set if a parity error occurs during a read from memory.

Transmission Parity Error

Bit A12 is set if a parity error is detected during a data transmission between the formatter and controller.

Transport Status

The transport status describes the physical configuration and operating conditions of the selected transport. Figure 2-9 shows the A-register transport status bit assignments.

Transport status requests are rejected if the controller is off-bus or the controller is busy.

The transport mode code and speed option statuses are sampled during selection of the unit. If the unit is off-line when the transport is selected, reading transport status does not give the correct status for the previously mentioned status bits even though the unit may have been placed on-line. Transport status requests should be preceded by a unit select command to ensure that the status is correct.

NRZI

Bit A01, when active, indicates that the selected transport is in the NRZI operating mode. When not active, the selected transport is in the PE operating mode.

Speed Option

Bit A02, when active, indicates the selected transport is operating at 50 ips. When A02 is inactive, the selected transport is operating at 25 ips.




Figure 2-9. A-Register Transport Status

Transport Mode Code

Bits A03 and A04 describe the physical configuration of the selected transport. Table 2-9 defines the code.

TABLE 2-9. TRANSPORT MODE CODE

A04	A03	Transport Description
0	0	7-track NRZI
0	1	9-track dual mode (PE or NRZI)
1	0	9-track NRZI
1	1	9-track PE

Rewinding

Bit A08 is set whenever the selected transport is performing a rewind operation. A08 is cleared upon completion of the rewind.

Load Point

Bit A09, when active, indicates that the sensor of the selected transport is over a BOT reflective marker.

Write Protected

Bit A10, when active, indicates that the tape reel mounted on the selected transport does not have a write-enable ring inserted. Write, erase, or write file mark commands are rejected by the formatter.

Deselect

Bit A14, when active, indicates that no unit has been selected.

Off-Line

Bit A15, when active, indicates that the transport is off-line.

Current Bank Status

The lower two bits of the A register are filled with the code of the memory bank that was last referenced. The upper bits of the A register are filled with zeros.

This request is rejected if the controller is busy.

Current Word Status

This status provides the address of the last memory reference plus 1 (LWA + 1).

This request is rejected if the controller is busy.

Block Length Status

The block length status indicates how many data words remain to be transferred when the data transfer is terminated or when the end of record is reached. Block length status is resident in the MTTC register file at addresses 8 and 9 and is read in the same manner as alarm status. After a data transfer operation, the block length status specifies the number of words that remain to be transferred minus 1 (for example, if 100_{16} words remain to be transferred, block length status is FF1₆). If the entire block length has been transferred, block length status is FFFF1₆.

A-Out Status

A-out status is used for reading the results of the MTTC self-tests 1, 2, and 3. After execution of one of these self-tests, the result resides in the MTTC A-out register. Since the A-out register is also used for sending other data on the A-lines, self-test results should be read directly following the execution of the self-test to ensure that the result is not lost.

File Register Status

File register status requests allow the contents of the MTTC internal 16 register file to be read. The file address is specified by the load file address command. Since the file is 8 bits wide, two consecutive file words are loaded into the A register. The lower portion of the A register is loaded with the contents of the file at the address specified by the load file address command. The upper portion of the A register is loaded with the contents of the specified file address plus one.

Table 2-10 specifies the usage of the file registers.

LRC and CRC Status

After an NRZI read operation, file addresses 12 and 13 contain the CRC and LRC characters whenever the entire record was read. This status is read in the same manner as alarm status.

TABLE 2-10. FILE USAGE

File Address	Usa	ge
REG. 1 + 0	Return address [†]	
REG. 3 + 2	N/A	
REG. 5 + 4	Interrupt stora	ge [†]
REG. 7 + 6	Transport statu	s
REG. 9 + 8	Block length	
REG. B + A	Alarm status	
REG. D + C	(NRZI read)	LRC character (NRZI read) 7 and 9 track
REG. F + E	N/A	Ready status
† Used for internal firmware operations only		

Used for internal firmware operations only.

Refer to the CYBER 18 Computer Systems with MOS Memory Installation Manual for installation of magnetic tape transport subsystems.

			•
			-
			F
			e.
			·
			*
	•		<u>-</u>
			,
·		÷	

The magnetic tape transport controller (MTTC) provides the interface between the CYBER 18 Computer and the DZ101-A Magnetic Tape Formatter. The formatter in turn controls up to four magnetic tape transports.

The CYBER 18 sends functions or status requests to the MTTC via the A/Q channel. The functions received from the CYBER 18 are decoded by the MTTC. If the function requires the operation of the tape transport, the MTTC issues the appropriate command to the formatter. The formatter in turn transmits proper control signals to the transport to perform the operation. The MTTC is a microprogrammed controller. The hardware is of a general nature with the firmware providing the interface to the formatter. The controller contains on one standard PWA board: a lK-by-16-bit PROM, an ALU for performing logical and arithmetic operations, a 16-by-8-bit register file, auxiliary registers, and other random logic necessary to read, decode, and execute microinstructions. Figure 4-1 illustrates the common device controller block diagram.

Data transfers between the CYBER 18 and the controller are made via the DMA channel. Control and status information is via the A/Q channel.

FORMAT/CONTROLLER INTERFACE SIGNALS

The following subsection describe the controller/formatter interface signals. All formatter and controller pulse signals are latched by the controller. The output from the latches are then input to jump condition multiplexers. Level signals are also input directly to jump condition multiplexers.

TRANSPORT ADDRESS (TADO, TADI)

These lines determine which one of the four transports has been selected for operation with the formatter. The codes correspond to the transport select lines as follows:

TADO	TADI	TRANSPORT UNIT SELECTION
False	False	Unit 0 select
False	True	Unit 1 select
True	False	Unit 2 select
True	True	Unit 3 select

INITIATE COMMAND (GO)

This is a pulse that initiates the commands specified by the command lines. The information to the command lines is transferred to the relevant command registers on the falling edge of the GO pulse. If the formatter and the selected transport are ready, the command is accepted and FBY (formatter busy) is set (active).

COMMAND LINES

The levels of these lines specify a command to the formatter. They are transferred to a command register on the trailing edge of the GO pulse. The levels should be held ready for 0.5 microseconds immediately before and after the trailing edge of the GO pulse. The command lines are as follows:

•	REV	•	ERASI
•	WRT	•	THR
•	WFM	•	SPM

REVERSE/FORWARD (REV)

This level if active specifies reverse tape motion, and if inactive, specifies forward tape motion.

WRITE/READ (WRT)

This level if active specifies the write mode of operation and if inactive specifies the read mode of operation.

WRITE FILE MARK (WFM)

If this level is active along with active WRT, it specifies a file mark to be written on tape.

ERASE (ERASE)

If this level is active in conjunction with WRT being active, it causes the formatter to execute a pseudo write command. A length of tape as defined by last word (LWD) will be erased.

Alternately, if the ERASE, WRT, and WFM command lines are all active, the formatter writes a fixed erase gap of approximately 6 inches (152 millimeters) of tape.

THRESHOLD (THR)

If the level of this line is active in conjunction with WRT being false, it specifies the read recovery mode. The read recovery mode specifies a lower threshold within the read amplifiers as defined by the threshold control.

SPACING MODE (SPM)

This level is active whenever a spacing operation is to be performed. Read strobe (RSTR) is not transferred over the read data bus lines to the controller during this mode of operation. A combination of write, reverse, and spacing mode causes a backspace until LWD goes active. During this time, write current is off in the selected tape unit. In this mode, only the tape runaway error is enabled.




Figure 4-1. Common Device Controller Block Diagram

REWIND (REW)

When this pulse is active it causes the selected transport to revert to the off-line mode.

OFF-LINE (OFL)

This pulse, when active, causes the selected transport to revert to the off-line mode. It is redesignated as NR (not ready) at the transport interface. Issuing REW and OFL commands simultaneously causes the transport to rewind to beginning of tape (BOT) and go off-line.

LAST WORD (LWD)

When this level is active during a write or erase command indicates that the next character to be transferred is the last character of the tape record. This level should be set active at the time the last data character is placed on the interface lines.

FORMATTER ENABLE (FEN)

This level when false causes the formatter to reset to its quiescent state. This line may be used to clear the formatter if controller power is lost or other unusual conditions are encountered.

WRITE DATA LINES (W0 THROUGH W7 AND WP)

The eight write data lines, W0 through W7, are used to transmit data from the controller to the formatter. The formatter normally generates the parity bit (WP). A jumper option on the board allows the controller bit to be used as the parity bit, while the formatter checks it for proper parity. In the case of externally (controller) generated parity, an error status (TFER) is set if incorrect parity is sensed. W0 corresponds to the least significant bit, and W7 to the most significant bit of each character.

The first character of a record should be available on these lines less than 40 character periods after data busy (DBY) goes active until the trailing edge of the first write strobe (WSTR) issued by the formatter. The next character should be placed on the lines within one half of a character period.

Subsequent characters of a record are transferred in this manner until LWD is set active by the controller when the last character is transmitted.

LOW DENSITY (DEN)

This level when active selects the lower of two predetermined densities in a dual-mode transport during write operations and for all NRZI 7-track read/write operations.

ACKNOWLEDGE (ACK)

This pulse is used to acknowledge the transfer of data during a read or write operation.

During a write operation, the ACK signal should be used to acknowledge the data request as signified by the write strobe signal (WSTR). ACK indicates that the controller has accepted the last write strobe and is waiting for the next strobe.

During a read operation, the ACK signal should be used to indicate the readiness of the controller to receive data from the formatter. ACK indicates that the controller has accepted the last byte and is ready for a read strobe for the next byte.

INTERFACE OUTPUTS (FORMATTER TO CONTROLLER)

FORMATTER BUSY (FBY)

This level becomes active on the trailing edge of the GO pulse if the command issued by the controller is accepted by the formatter. The level remains true until the appropriate post-record delay has elapsed, after which the formatter is available to accept another command. The off-line and rewind commands cause the formatter to go busy long enough to validate the command or to complete a write jog if the write electronics are on.

IDENTIFICATION (IDENT)

This level goes true to identify phase encoded tapes. If an identification burst is detected as the BOT marker passes over the read head, this line is set true for a short period (approximately 40 through 64 character times). This line is timeshared with check character gate (CCG).

CHECK CHARACTER GATE (CCG)

This level brackets the CRC and/or LRC check characters on the read data lines during NRZI transport operations. The signal line is timeshared with IDENT. The lines can be used to distinguish data and check information by gating read strobes with CCG or its complement.

HARD ERROR (HER)

When this pulse or level is active it indicates that an uncorrectable read error has been detected by the formatter. The HER pulse should be used to sample the error status (ESO through ES4) lines.

ESO through ES4 indicates the detected error that caused the hard error (HER) indication. The status lines are defined as follows:

• 1600 PE

ES4

ES0	•	False preamble or postamble detected
ES1		Skew error or buffer overflow
ES2	-	Multichannel dropout
ES3	-	Parity error during read after write or without associated channel dropouts

meters)

No character read in 25 feet (7.62

NRZI

ESO - VRC error

ES1 - CRC error

ES2 - LRC error

ES3 - Not assigned

ES4 - No characters read in 25 feet (7.62

CORRECTED ERROR (CER)

This line is set active (pulsed) when a single channel dropout has been detected and the formatter is performing error correction.

FILE MARK (FMK)

This line is set active (pulsed) whenever the formatter read logic has detected a file mark. This may be during any read forward, read reverse, or read after write file mark commands.

TRANSPORT STATUS AND CONFIGURATION

These lines indicate the relative status or configuration of the selected transport; their definitions are identical to the definitions in the transport to formatter input description. These lines are as follows:

Transport Status

RDY - Ready

ONL - On-line

RWS - Rewinding

FPT - File protect

LDP - Load point (BOT)

EOT - End of tape

Configuration

MOP1 - Mode option 1

MOP2 - Mode option 2

SOP - Speed option

WRITE STROBE (WSTR)

This is a pulse generated for each data character to be written on tape. The write data lines (W0 through W7 and WP) are sampled by WSTR and are transferred into the write register of the formatter.

The first character must be available before the first WSTR is generated, and subsequent characters must be set up within one half of a character period after the trailing edge of each WSTR pulse.

Data transferred during erase commands, while the WSTR is still active, is ignored by the formatter.

READ STROBE (RSTR)

This is a pulse level that identifies each read character on the read lines (R0 through R7 and RP). RSTR pulses are nominally spaced at character intervals but vary due to skew and speed fluctuations. The RSTR pulse should be used to sample the read data lines.

READ DATA (R0 THROUGH R7 AND RP)

These levels are used to transmit the data from the formatter to the controller during a read operation. Each character should be sampled during the RSTR pulse time.

COMMAND REJECT (CRJ)

The command reject signal (pulse) is used to signify those commands that the formatter or transport cannot logically perform or respond to at this time. The following conditions cause the reject command signal to be active:

- Commands to a transport unit that is busy
- Reverse commands to a transport unit at BOT
- Write command issued to a transport not having a write-enable ring installed
- Read forward or space forward commands issued to a transport having a write WCON status condition (reading with write current on)
- Write and reverse commands issued at the same time unless spacing mode (SPM) is active

DATA TRANSFER ERROR (TFER)

When active this signal level indicates the controller failed to acknowledge the data request or transfer during either a write or read operation. This signal level is also used during a write operation to indicate the incorrect data/parity transfer from the controller for data bus options that include the parity bit.

READ MODE STATUS (RDM)

When active this signal level indicates that the formatter is performing a read operation (not writing or spacing).

NRZI MODE (NRZ)

When active this signal level indicates that the selected transport is in the NRZI operating mode.

7 TRACK (7-TR)

When active this signal level indicates that the selected transport is a 7-track unit.

MICROPROGRAMMING CONCEPT

INITIALIZATION

Power on, master clear, or clear controller clears the program counter (PC). Upon completion of the master clear or clear controller pulse, microcode execution of the master clear routine, whose starting address is zero, commences. Three possible conditions can reset the PC to zero:

- Master clear (power ON or from panel)
- Clear controller
- Force bus release

The master clear routine determines the reason for the PC reset so that appropriate action may be taken. First, the force bus line is sampled and, if active, a branch is made to a bus relinquish routine that sets bus relinquish status and alarm status. Next, the ROM execute flip-flop (ROM EXEC F/F), which is used to inform the microcodes that an A/Q command has been received from the processor, is sampled. The ROM EXEC F/F being active indicates that a clear controller command has been received. This causes a branch to a body of code that resets statuses not cleared by the clear controller pulse and issues a reply. If neither ROM EXEC or bus force are active, the reason for the PC reset is assumed to be master clear. For all three PC reset conditions, the program flows through the terminate busy routine. This is an initialization routine that sets the proper statuses and operating flip-flops. Control then passes to the waiting loop.

A/Q WAITING LOOP

The controller initiates all of its operations, with the exception of dynamic status requests and clear controller, from the waiting loop. This loop continuously samples the following jump conditions:

- A/Q execute flip-flop set This flip-flop is set whenever an A/Q command, with Q04 = 0 and the proper equipment code are received.
- Autoload line active This line is activated whenever the autoload switch is pushed. (Not supported by CYBER 18.)
- On/off-line switch Whenever the off-line maintenance switch is placed in the off-line position this line goes low (active).
- Alternate bus request line active If the controller is on bus, and alternate interrupt was requested, an interrupt is generated. (Not supported by CYBER 18.)


Whenever any one of the above conditions is active, an exit is made from the waiting loop and the required action is performed. All actions are terminated by a return to the waiting loop.

A/Q EXECUTE

The function code Q-bit lines Q00 through Q04 together with the WRITE signal are one input to the A-bus selector. When the A/Q execute flip-flop is detected as being active by the waiting loop routine, the Q input to the A bus selector is complemented, masked, and loaded directly into the PC. This preload causes a 32-way microprogram branch. Each of the 32 branch locations contains the starting address of the routine, which performs the function whose code is found in Q00 through Q04.

Not all of the 32 function codes are valid. The branch location of illegal codes contains a jump to the reject routine. This routine issues a reject and then jumps back to the waiting loop.

The following is an example of the preload. The first word address function (Q=60(2)) is received. Since this function is initiated by an output instruction, the WRITE signal is active. The complemented Q input to the A-bus selector is shown below.



Bits 6 and 7 are always low, bit 5 is high because the WRITE signal is active; bit 4 is made high by a program-mask operation; bits 3, 2, and 0 are low; and bit 1 is high. When this code (32_{16}) is loaded into the PC, a branch is made to ROM location 32_{16} , which contains a branch instruction to the start of the first word address routine. Bits 8, 9, and 10 of the PC are set to zero by the hardware for the preload operation.

The routines for executing each one of the A/Q functions can be divided into two categories: those that cause the controller to go busy, and those that do not.

NOT-BUSY ROUTINES

Routines that do not cause the controller to go busy (such as first word address) are checked for legality to determine whether they will be accepted (replied to) or rejected. Once a reply or reject is issued, a jump back to the waiting loop is made.

The following conditions cause the reject to be active:

- Commands to a transport that is busy
- Reverse commands to a tranport at BOT
- Write commands to a transport that does not have a write-enable ring installed.

First Word Address (CWA)

The data received from the CPU is transferred from the A lines (lower and upper) of the A-bus selector via the ALU

to the CWA registers (CWAU and CWAL). These registers provide 16 bits of the address during the DMA transfer operations. At the completion of a DMA transfer, the CWAL register is incremented. Overflow from CWAL increments the CWAU and overflow from the CWAU increments the CWAL.

Bank Select

Bits 6 and 7 of the A lines are transferred into the CWA upper upper (CWAUU) register of the CWA register. This register selects one of four 65K memory banks.

Load File Address

The lower 8 bits of the A lines are transferred to the B register. When the file status is requested, the contents of the B register are moved to the file address register.

Block Length

The data received on the A lines is complemented and transferred to file address 8 and 9. File address 8 contains the lower 8 bits, and address 9 contains the upper. During data transfers, file address 8 is incremented. If there is a carry out, this indicates that the lower 8 bits of the block length have reached zero, in which case the upper 8 bits (file 9) are incremented. If another carry out results, this indicates that the entire block length has reached zero and the data transfer is to be terminated.

Interrupt Request

A-line bits 5, 6, and 7 are tested to determine interrupt conditions. Corresponding flag flip-flops are set so that the requested interrupts may be activated when conditions warrant. If the alarm interrupt request (bit A05) is active, the alarm status bit is tested. If the alarm status bit is active, the interrupt response is activated.

A-Out Status

This routine simply issues a reply, sending the contents of the controlled A-out register to the CPU.

Current Word Status

CWAL will be moved to A-out lower and CWAU are moved to A-out upper, allowing the CPU to read the contents of the CWA registers.

Current Bank Status

The two bits of the CWAUU are decoded and 0, 1, 2, or 3 are placed in the A-out lower register according to the results of the decoded bits. The A-out upper is set to zero.

File Status

The contents of the B register are loaded into the file address register. The contents of the file at address B are loaded into the A-out lower register. The B address is then incremented by one and again loaded into the file address. The file contents of B+1 are moved into the A-out upper register.

Transport Status

The jump conditions of the device status lines are tested. If the line is active, a 1 is placed in the bit position corresponding to the device status. An inactive signal causes a 0 to be placed in the bit position. Transport status bits are assembled in this manner until the entire status word is assembled.

BUSY ROUTINES

For functions that cause the controller to go busy, a check is also made for the legality of the command. If all conditions for acceptance are present, a reply is issued and the flip-flop is set. This flip-flop informs the A/Q control logic to reject all commands with Q04=0. The busy flip-flop remains set for the duration of the operation.

Completion of the operation causes a branch to the terminate busy routine. This routine sets the initial conditions that were changed by execution of the previous command, checks whether an EOP or alarm interrupt is to be generated, resets the busy flip-flop, and returns control to the waiting loop.

The following two command routines are necessary for all tape transport operations:

Bus Connect Routine - The execution of this routine activates the on bus flip-flop. This flip-flop enables all the output lines to the formatter.

Unit Select Routine - This routine activates formatter lines TADO and TADI. These two lines provide the formatter with the code of the transport that the CPU selected. The DEN (low density) and PAR (even parity) lines may also be activated depending on the parity and density options selected by the CPU in the unit select command.

DIRECTOR FUNCTIONS

Once a bus connect and unit select are made, all operations with the tape transport are initiated via a director function command. When the Q function code is decoded as code 31₁₆, a branch is made to the director function routine. This routine checks that the controller is on-bus, a unit has been selected, and that the selected unit is ready. If any one of these conditions is not true, the command is rejected. If all the conditions are true a replay is issued, and the busy flip-flop is set.

The 4-bit director function field, A00 through A03, is decoded in the same manner as in the Q-function code. This field is masked and loaded directly into the PC causing a 16-way microprogram branch.

The MTTC issues commands to the formatter by activating the five formatter command lines in combinations. The command coding is given in table 4-1. Upon receipt of a GO pulse from the controller, the formatter initiates the execution of the command and becomes busy. The formatter remains busy for the duration of the operation. If a command to the formatter is illegal (for example, write commands to units not having the write-enable ring inserted), the formatter issues a command reject (CRJ) pulse.

All director function operations are terminated when the formatter busy (FBY) signal goes low. This termination is

TABLE 4-1. DIRECTOR FUNCTION COMMAND CODING

		Function										
I/O Line	Read REV	Space REV	Read FWD	Space FWD	Write	Controlled Backspace	Write File Mark	Erase Variable	Erase Fixed			
GO (Pulse)	х	х	х	Х	х	X	Х	х	Х			
WRT					х	Х	х	Х	Х			
REV	Х	Х				X						
WFM							х		Х			
ERASE								Х	Х			
SPM		Х		Х		Х						

done through a terminate director function routine which checks the following conditions:

- File Mark (FMK) To determine if a code of a file mark was encountered during the previous operation.
- Hard Error (HER) Hard error statuses ESD through ES3 are latched in the HER shift register. The output of this register goes active whenever a HER pulse is present. Upon detection of this latched HER pulse, a jump is made to a routine that shifts and samples the HER shift register to determine which ES condition causes the hard error. The ES conditions are assembled in the alarm status word where it is available to the CPU.
- End-of-Tape (EOT) To determine if an end-of-tape marker passed under the sensor.
- Corrected Error (CER) This is a warning that a PE error occurred that was corrected by the formatter.
- Command Reject (CRJ) Alarm statuses are set to inform the CPU that the previous director function command was rejected by the formatter.

The terminate director function routine jumps into the terminate busy routine, which then flows back into the waiting loop.

Space Forward

The controller activates the SPM line, deactivates all other command lines to the formatter, and issues a GO pulse. The formatter goes busy and performs the operation.

Throughout the operation the controller checks the following conditions:

- RDY (Ready) To determine that the unit continues to be ready throughout the operation
- FBY (Formatter Busy) An indication that the formatter completed the operation (FBY goes low)

When FBY is low, the MTTC checks the HER (hard error) line. The only error that may occur during space operations is tape runaway (no data encountered within 25 feet (7.62 meters) of commencing tape motion).

Search File Mark Forward

This operation is similar to the space forward operation. The controller issues a space forward command to the formatter. At the completion of the space, the controller checks file mark status (FMK). If no file mark has been detected, the controller issues another space command. Spacing continues until either a FMK or HER (tape runaway error), or RDY = LOW (unit not ready) is detected.

Backspace

The backspace operation is the same as space forward except the reverse (REV) command flip-flop is activated by the controller prior to the GO pulse.

Search File Mark Backward

The controller issues successive backspace commands until one of the following formatter signals becomes active:

- FMK (file mark)
- HER (tape runaway)
- LDP (load point) When performing reverse motion operations, tape motion always stops at load point.
- RDY Low; unit becomes not ready.

Fixed Erase

The controller activates the WRT, WFM, and ERASE command lines and issues a GO pulse. The formatter goes busy and erases a 6-inch (152-millimeter) portion of tape. While the fixed erase operation is in progress, the controller samples the FBY and HER lines. When FBY is clear, a jump is made to the terminate director function routine.

Write File Mark

The controller issues a fixed erase command to the formatter. When the fixed erase is complete, the ERASE line is deactivated and another GO pulse is issued commanding the formatter to write a file mark. This two-step operation results in a 6-inch (152-millimeter) erased error followed by a file mark.

Figures 4-2 and 4-3 illustrate the write file mark controller formatter waveforms for NRZI and PE modes.

Read Data

Figures 4-4 and 4-5 illustrate the NRZI and PE read operation waveforms. The controller deactivates all the command lines and issues a GO pulse. The formatter goes busy and initiates forward motion in the selected transport. If the read is in PE and the motion started at BOT, the formatter pulses the IDENT line to inform the controller that a PE identification burst was detected. Once the tape is up to speed and the appropriate pre-record delay has transpired, the formatter issues the first read strobe (RSTR) to inform the controller that the first character is on the R0 through R7 interface lines.

Read data is multiplexed at the input of the B register with the ALU bus. During read operation, R0 through R7 are selected as the input to the B register. When the RTSR pulse is detected, the controller strobes the R0 through R7 data into the B register. The controller then pulses the ACK line to inform the formatter that the character has been received. The character in the B register is passed via the ALU through a parity generator. The output of the generator is compared with the parity bit (RP) received from the formatter. If these two are not equal, the transmission parity alarm status is activated and the alarm bit is set. In addition to parity checking, the controller samples the hard error (HER) line to detect errors in transport to the formatter transmission.


If no errors are detected, the data in the B register is transferred to the buffer 2 upper (BF2U) register. The second character received is transferred to the buffer 2 lower (BF2L) register. In this way two tape bytes are assembled into one processor memory word. Once both the upper and lower bytes are received, the controller initiates a DMA write cycle. The controller is capable of internally buffering four tape bytes. If a fifth byte is received and the DMA cycle is still not complete (BF2 full status is not set), lost data and alarm status are set.

The DMA address is provided by the CWAL; CWAU and CWAUU registers. These three registers form an 18-bit counter combination and the completion of each DMA write cycle increments this counter. The block length is contained in two file address registers at address 8 and 9.

The completion of each DMA write cycle activates a decrement block-length subroutine. This subroutine decrements the two file registers and checks for block length equal to 0.

The read operation continues until one of the following conditions is detected:

- FBY goes low indicating that the end of the record is reached
- HER goes high indicating that one of the ESO through ES4 error conditions is detected
- RDY goes low indicating that the unit has become not ready
- A transmission parity error is detected
- A lost data condition is detected
- A block length = Zero condition is detected.



TCONTROLLER-TO-FORMATTER WAVEFORMS ††FORMATTER-TO-CONTROLLER WAVEFORMS


NOTES:

1. WAVEFORMS ARE SHOWN LOW TRUE.

2. PRE-RECORD DELAY FOR WRITE FILE MARK AS SPECIFIED IN TABLE 4-1.
3. POST-RECORD DELAY AS SPECIFIED IN TABLE 4-1.
4. WD3 AND WD3 ARE APPLICABLE TO 7-TRACK TAPE TRANSPORTS ONLY.
5. WD4 IS APPLICABLE TO 9-TRACK TAPE TRANSPORTS ONLY.

2283


Figure 4-2. NRZI Write File Mark (7-Track)



1. WAVEFORMS ARE SHOWN LOW TRUE.
2. PRE-RECORD DELAY FOR WRITE, FILE MARK AS SPECIFIED IN TABLE 4-1.
3. POST-RECORD DELAY AS SPECIFIED IN TABLE 4-1.

2284

Figure 4-3. Phase Encode Write File Mark




[†]CONTROLLER-TO-FORMATTER WAVEFORMS

1. WAVEFORMS ARE SHOWN LOW TRUE.
2. PRE-RECORD DELAY FOR READY OPERATION AS SPECIFIED IN TABLE 4-1.
3. POST-RECORD DELAY AS SPECIFIED IN TABLE 4-1.

2286

Figure 4-4. NRZI Read Operation

^{††}FORMATTER-TO-CONTROLLER WAVEFORMS



[†]CONTROLLER-TO-FORMATTER WAVEFORMS.

NOTES:

1. WAVEFORMS ARE SHOWN LOW TRUE.

2. PRE-RECORD DELAY FOR READY OPERATION AS SPECIFIED IN TABLE 4-1.
3. POST-RECORD DELAY AS SPECIFIED IN TABLE 4-1.

2285

Figure 4-5. PE Read Operation

When the formatter reaches the end of a NRZI record, the check character gate (CCG) line is activated to indicate that the next two characters are the LRC and CRC check characters. The controller does not transfer these characters into the memory, but they are written in the file at addresses C_{16} and D_{16} where they are available to the CPU as status.

Write Data

Figures 4-6 and 4-7 show the formatter/controller waveforms for NRZI and PE write operations. The $\,$ controller activates the WRT command line and issues a GO pulse; the formatter either issues a reject to the command, if the selected unit is not write enabled, or goes busy and intiates forward tape motion.

DMA data is multiplexed at the input of the buffer 2 lower (BF2L) and upper (BF2U) registers with the ALU output bus. During write operations, the DMA data is selected as the input. When the controller issues a DMA read request, the DMA control logic of the CPU strobes the DMA data into the BF2U and BF2L registers and sets BUF2 full status indicating completion of the DMA cycle.

While the formatter is going through the pre-record delay, the controller issues a read request to the DMA. If a leading edge of a WSTR (write strobe) pulse is recieved from the formatter prior to the completion of the DMA

cycle, this is a lost data error condition. Having received the DMA data prior to the WSTR, the controller places the first tape byte into the write character (WC) register and places the second tape byte into the B register. With the BF2U and BF2L registers cleared of data, a new DMA request is sent. In this way tape bytes are double-buffered in the WC, B, and BF2 registers.


The output of the WC register is connected to the write data interface lines. Data must be placed in the WC register prior to the leading edge of the WSTR pulse and can be changed only after the trailing edge of WSTR. For each byte placed into the WC register, a parity bit is generated. When the trailing edge of WSTR is detected, data is transferred from the B register into the WC register and the controller waits for the next WSTR. When two tape bytes have been transferred, the block length is decremented; and when block length reaches zero, the last word data (LWD) signal is activated to inform the formatter that the last word is being transferred.

All the error conditions listed in read data also cause premature termination of a write operation.

Controlled Backspace

The controlled backspace allows the tape to be positioned 0.13 inches (3.3 millimeters) ahead of its original position for a record that has been written in error. The controller

^{††}FORMATTER-TO-CONTROLLER WAVEFORMS.



†CONTROLLER-TO-FORMATTER WAVEFORMS ††FORMATTER-TO-CONTROLLER WAVEFORMS

- 1. WAVEFORMS ARE SHOWN LOW TRUE.
- 2. PRE-RECORD DELAY AS SPECIFIED IN TABLE 4-1.
 3. POST-RECORD DELAY AS SPECIFIED IN TABLE 4-1.

Figure 4-6. NRZI Write Operation

activates WRT, REV, and SPM, and pulses the GO line. The formatter does a pseudo write in reverse. When the two WSTR pulses are received, the block length is decremented although no data is transferred. When the block length reaches zero, the last word detected (LWD) signal is activated, and the operation is terminated.

Variable Erase

The controller activates the WRT and ERASE command lines and issues a GO pulse. The formatter either rejects the command if the unit is not write enabled, or goes busy and executes a pseudo-write onto the tape, erasing each character cell. For each cell erased, a WSTR is issued. For each two WSTRs received, the controller decrements the block length. When the block length reaches zero, the controller activates the LWD line to terminate the operation.

Autoload

Whenever the autoload switch is activated, the autoload jump condition goes low. When this condition is sensed in the waiting loop, the on-bus and unit-selected jump conditions are sampled. If either of these lines are active, the controller remains in the waiting loop and the autoload operation is not performed. If both of these conditions are not active, an exit is made from the waiting loop to the autoload initiation routine.

This routine sets the autoload flip-flop. This flip-flop is active during the entire autoload operation and ensures coordination of the various routines utilized during the autoload operation. The autoload initiation routine causes a branch to the bus connect routine. At the completion of bus connect, the autoload flip-flop is sampled and control returns to the autoload initiation routine. From autoload initiation, control passes to the assembled sense next ready routine to determine which is the first unit in the daisy-chain that is ready. If no units are ready, control passes back to the waiting loop. Once a unit is found ready, that unit is designated as the autoload device and a

[†]Not supported by CYBER 18




Figure 4-7. PE Write Operation

branch is made to the rewind routine. This routine initiates rewind motion and passes control back to the autoload routine. The autoload routine waits until completion of the rewind (autoload unit becomes ready once more). The CWAU and CWAL registers together with the CWA are set to zero and the block length is set to FFFF 16, specifying the maximum block length. A branch is then made to the read data routine. This routine transfers data from the first record after BOT into the processor memory starting at address 0, bank 0. The transfer continues in the same manner as for normal read until the end of record is reached or an alarm condition occurs. The end of the read routine samples the autoload flip-flop and passes control back to the autoload routine. A check is made of alarm status in the autoload routine. If alarm is active, a determination is made of the number of times that the read failed. Four failures pass control back to the waiting loop. The density select (DEN), read threshold (THR), and parity mode (PAR) flip-flops are changed in the following manner:

9-1 rack		7-Track	
THR	DEN	DEN	PAR
Attempt 1 Normal	High	Attempt 1 High	Binary
Attempt 2 Normal	Low	Attempt 2 Low	Binary
Attempt 3 Low	High	Attempt 3 High	BCD
Attempt 4 Low	Low	Attempt 4 Low	BCD

7-Track

Self-Tests

O Tapale

The controller has four self-tests for checking hardware via firmware. Self-test 1 checks the internal controller data paths and ALU operations. The data received from the CPU is divided into upper and lower portions, called A

upper and A lower, and transferred via the ALU to the B register and BF2L register. These registers feed the A and B sides of the ALU, respectively. The logical/arithmetic operations, specified by the self-test 1 equation, are performed on these two registers and the result is placed in the lower portion of the A-out register. The A lower data is then transferred and incremented through all 16 file registers and then through all of the controller registers. A-out upper is the final destination of the data. The CPU can examine the self-test 1 result (contained in the A-out register) by reading A-out status.

Self-test 2 checks flip-flops and jump conditions. A clear controller command must be received prior to self-test 2 to ensure that all the flip-flops are in the reset state. Every jump condition flip-flop that should be reset by a clear controller pulse is tested to determine that it is in a reset condition. Any active flip-flop causes the hexadecimal number DEAD to be placed in the A-out register and a return to the waiting loop.

After testing for the reset conditions, the flip-flops are set and then tested for the set condition. The parity generator and all other jump conditions that can be activated by microcode are also tested both in their set and reset states. If all tested conditions are in the proper state, the program loads ACED $_{16}$ into the A-out register and returns to the waiting loop via terminate busy.

Self-test 3 initiates a DMA read request. The data read is placed into the A-out register where it is available to the CPU as status.

Self-test 4 transfers the data in the A-in lower and A-in upper to the BF2L and BF2U registers, respectively and then initiates a DMA write cycle. When the cycle is complete, control passes back to the waiting loop.

Off-Line Maintenance

All of the off-line maintenance operations are initiated by the detection of an active signal caused by the on/off-line switch being in the off position during the waiting loop. An exit is made from the waiting loop to a maintenance initiation routine, which sets the initial conditions of the controller. Control then passes through the bus connect routine to connect onto the bus and the assemble/sense next ready routine, to select the unit on which the maintenance will be performed.

Maintenance switches 1, 2, and 3 are decoded and the selected operation is performed. Each of the operations continuously samples the EOT and on/off-line switch. Detection of EOT causes a termination of tape motion and entry into a loop that waits for the on/off-line switch to be placed in the on-line position so that a return to the waiting loop can be made.

Assemble/Sense Next Ready

This command is used either to assemble the ready status of each of the four units or to sense a change in the ready status. The controller selects each of the units starting with unit 0 and then samples its ready status. A 1 for ready or a 0 for not ready is placed in the bit position corresponding to that unit. This sampling continues until the ready status of all four units is assembled. This assembled status is written into file address E_{16} . If the

command is an assemble command, control passes back to the waiting loop via the terminate busy routine. If the command is a sense command, the assembled ready status is compared with the status received from the CPU. As long as these two are identical, the controller remains in a loop sampling and comparing the status. Once a change from the original is detected, an exit is made from this loop and control passes to the waiting loop via the terminate busy routine.

The portion of this routine that samples the ready status of all four units starting from unit 0 is used by the autoload and the off-line maintenance routine to determine which is the first unit in the daisy chain that is ready.

MICROINSTRUCTION DESCRIPTION

Most of the control logic within the controller is implemented by microinstructions contained within read-only memory (ROM). This design approach replaces the more conventional hard-wired random logic.

To understand the controllers logic, the reader must first understand how the microcontrol section operates and then how to follow the logical program flow as shown in the flow charts.

The following description describes the microinstructions and their implementation. The microprogram flow charts are provided in appendix A.

THE MICROINSTRUCTION REPERTOIRE


The microinstruction set is divided into four groups:

- Inter-register instructions
- Load constant instructions
- Control line and flip-flop instructions
- Jump instructions

The 16-bit microinstruction word is denoted R00 through R15, with R00 being the least significant bit. Figure 4-8 is a summary of the various microinstruction group formats.

INTER-REGISTER MICROINSTRUCTIONS

Inter-register microinstructions are identified by R14=1 and R15=1. These instructions cause data from a combination of two sources to be sent through the ALU to a destination register. Various logic and arithmetic operations, selected by the ALU control lines, are performed on the data as it passes through the ALU. The instruction format is shown below:






Figure 4-8. Microinstruction Groups

The source A field bits R00, R01, and R02 select one of eight available source A registers. Table 4-2 provides the source A codes.

TABLE 4-2. SOURCE A CODES

Sour	ces = R1	5-R14	
R02	R01	ROO	Source A
0	0	0	File (RAMS)
0	0	1	Word counter (WCS)
0	1	0	A-lines low (AINLS)
0	1	1	A-lines up (AINUS)
1	0	0	B-register (BREGS)
1	. 0	1	Q-lines (QS)
1	1	0	ROM (RO-R7)
1	1	1	Program counter (PCS)

The source B field, bits R13 and R12, select one of four available source B registers. Table 4-3 provides the source B codes.

TABLE 4-3. SOURCE B CODES

R13	R12	Source B
0	0	Current word address lower (CWALS)
0	1	Current word address upper (CWAUS)
1	0	Buffer 2 lower (BF2LS)
1	1	Buffer 2 upper (BF2US)

The destination field, bits R08 through R11, selects one of 12 destination registers. Table 4-4 provides the destination codes. The ALU control field, bits R03 through R07, activates five of the six ALU control lines. The remaining ALU control carry-in lines, are activated by a control flip-flop. Table 4-5 provides the ALU operation codes.

TABLE 4-4. DESTINATION REGISTER CODES


Destination	R11	R10	R09	R08	Destination
. 0	0	0	0	0	Not used
1	0	0	0	1	Not used
2	0	0	1.	0	Not used
. 3	0	0	1	1	Not used
4	o	1	0	0	File address register (RAMADD)
5	0	1	0	1	Current word address upper upper (CWAUU)
6	0	1	1	0	File (RAMD)
7	0	1	1	1	Program counter (PCD)
8	1	0	0	0	Word counter (WCD)
9	1	0	0 ··	1	A register upper (AOUTUD)
10	1	0	1	0	Current word address lower (CWALD)
11	1	0	1	1	Current word address upper (CWAUD)
12	1	1	0	0	A register lower (AOUTLD)
13	1	1	0	1	Buffer 2 lower (BF2LD)
14	1	1	1	0	Buffer 2 upper (BF2UD)
15	1	1	1	1	B register (BREGD)

TABLE 4-5. ALU CONTROL CODE INTER-REGISTER MICROINSTRUCTIONS

	ALU Control			Logic	Ar	ithmetic	
\$3	S2	S1	SO.	16=1	16 = 0, C = 1	16 = 0, C = 0	
0	0	0	0	Ā	А	A plus 1	
0	0	0.	1	A+B	A+B	(A+B) plus 1	
0	0	1	0	Ā∙B	A+B	(A+B̄) plus l	
0	0	1	1	Logic 0	Minus 1 (2's comp)	Zero	
0	1	0	0	•B	A plus A • B	A plus A • B plus 1	
0	1	0	1	B	(A+B) plus A • B	(A+B) plus (A • B) plus 1	
0	1	1	0	A plus B	A minus B minus I	A minus B	
0 -	1	1	1	A•B	A • B minus 1	A∙B	
1	0	0	0	A+B	A plus A B	Aplus A Bplus 1	
1	0	0	1	A plus B	A plus B	A plus B plus 1	
1	0	1	0	В	(A+B) plus A•B)	(A+B) plus (A • B) plus 1	
1	0	1	1	A∙B	A • B minus 1	A∙B	
1	1	0	0	Logic 1	A plus A = 2xA	A plus A plus 1	
1	1	0	1	A+B	(A+B) plus A	(A+B) plus A plus 1	
1	1	1	0	A+B	(A+B) plus A	(A+B) plus A plus 1	
1	1	1	. 1	Α	A minus 1	A	

LOAD CONSTANT MICROINSTRUCTIONS

The load constant microinstruction, identified by R13=0, R14=0, and R15=1, loads an 8-bit character (constant) originating from the PROM into one of 12 destination registers. The instruction format is shown below:




Bits R08 through R11 select the destination register. Table 4-4 provides the destination register codes.

Bits R00 through R07 designate the address in ROM that contains the constant to be transferred to the specified destination.

JUMP MICROINSTRUCTION

Jump-type microinstructions are identified by R15=0. The jump microinstruction format is shown below:



The jump condition select field consists of bits R09 through R14. There are 72 available jump conditions divided into 9 groups of 8. The jump condition group (JC GRP-9) enable flip-flop, which is set or reset by the flip-flop/control line instruction, selects the group. Bits R14 through R09 select the condition within the group. (For the group of eight, only R09 through R11 are valid). Table 4-6 shows the jump condition select codes and the corresponding jump conditions.

TABLE 4-6. JUMP CONDITION CODES

Jump Condition	R15	R14	R13	R12	R11	R10	R09	Magnetic Tape Transport
10	0	0	0	1	1	1	0	Autoload enable
11	0	0	0	1	1	0	0	Write add
12	0	0	0	1	0	1	0	
13	0	0	0	1	0	0	0	Check character flag
14	0	0	0	0	1	1 ,	0	Program protect
15	0	0	0	0	1	0	0	ROM execute
16	0	0	0	0	0	1	0	Write strobe line
17	0	0	0	0	0	0	0	Hardwire high (unconditional jump)
20	0	1	0	1	1	1	1	Bus busy
21	0	1	0	1	1	0	1	CRC error
22	0	1	0	1	0	1	1	Load point
23	0	1	0	1	0	0	1	Read strobe latch
24	0	1	0	0	1	1	1	Autoload push-button
25	0	1	0	0	1	0	1	Write strobe latch
26	0	1	0	0	0	1	1	On/off-line switch
27	0	1	0	0	0	0	1	Read strobe line
30	0	0	1	1	1	1	1	DMA write complete
. 31	0	0	1	1	1	0	1	Half-word
32	0	0	1	1	0	1	1	Current word address bit 2-16
33	0	0	1	1	0	0	1	Buffer 1 full
34	0	0	1	0	1	1	1	Current word address bit 2-17
35	0	0	1	0	1	0	1	
36	0	0	1	0	0	1	1	First of data complemented
37	0	0	1	0	0	0	1	Read parity
40	0	0	0	1	1	1	1	ALU A=B
41	0	0	0	1	1	0	1	ALU carry out complemented
42	0	0	0	1	0	1	1	DMA protect fault
43	0	0	0	1	0	0	1	Hard error output
44	0	0	0	0	1	1	1	Buffer 2 full
45	0	0	0	0	1	0	1	DMA parity error
46	0	0	0	0	0	1	1	DMA address error
47	0	0	0	0	0	0	1	

TABLE 4-6. JUMP CONDITION CODES (Contd)

Jump Condition	R15	R14	R13	R12	R11	R10	R09	Magnetic Tape Transport
50	0	1	1	1	1	1	0	Mode operation 1
51	0	1	1	1	1	0	0	Formatter busy
52	0	1	1	1	0	1	0	Ready
53	0	1	1	1	0	0	0.	On-line
54	0	1	1	0	1	1	0	File protect
55	0	1	1	0		0	0	Parity bit latch
56	ĺ		1	0	1			Transfer error
	0	1	1		0	1	0	
57	0	1	0	0	0	0	0	File mark
60		ļ				1	0	Biot amount
61	0	1	0	1	1	0	0	Disk error
62	0	1	0	1	0	1	0	Alarm
63	0	1	0	1	0	0	0	B-register bit 7
64	0	1	0	0	1	1	0	Index 2
65	0	1	0	0	1	0	0	Unit protected
66	0	1	0	0	0	1	0	
67	0	1	0	0	ď	0	0	End of tape status
70	0	1	1	1	1	1	1	Identification burst
71	0	1	1	1	1	0	1	Mode operation 2
72	0	1	1	1	0	1	1	Speed option
73	0	1	1	1	0	0	1	7-track
. 74	0	1	1	0	1	1	1	Read mode
75	0	1	1	0	1	0	1	NRZI
76	0	1	1	0	0	1	1	Rewind status
77	0	1	1	0	0	0	1	Command reject
80	0	0	1	1	1	1	0	On-bus
81	0	0	1	1	1	0	0	Search file mark
82	0	0	1	1	0	1	0	Selected parity
83	0	0	1	1	0	0	0	
84	0	0	1	0	1	1	0	Selected
85	0	0	1	0	1	0	0	B-register bit 5
86	0	0	1	0	0	1	0	Check character flag
87	0	0	1	0	0	0	0	Corrected error status bit
			-	-				

TABLE 4-6. JUMP CONDITION CODES (Contd)

Jump Condition	R15	R14	R13	R12	R11	R10	R09	Magnetic Tape Transport
90 [†]	0	0	0	1	1	1	0	End of tape
91	0	0	0	1	1	0	0	Corrected error
92	o	0	0	1	0	1	0	Maintenance switch 2
93	0	0	0	1	0	0	0	Maintenance switch 3
94	0	0	0	0	1	1	0	Unit single density
95	0	0	0	0	1	0	0	Maintenance switch 1
96	0	0	0	0	0	1	0	
97	0	0	0	0	0 -	0	0	Auxiliary

'Jump condition group 9 - ENB flip-flop must be set.

There are two types of jump instructions:

- Unconditional Jump This type is identified by the fact that R14 through R09 equal zero. program counter, bits 0 through 8, is loaded with R00 through R08. Program counter bit 9 is loaded with the contents of the ROM bank select (RMBNKS) flip-flop.
- Conditional Jump If the selected condition is true, the program counter is loaded with R00 through R08 and the bank select (RMBNKS) flip-flop. If the selected condition is false, the program counter is incremented by one.

JUMPING TO SUBROUTINES

Jumping to subroutines is a two-step process. First the return address must be saved, and then a jump (conditional or unconditional) must be made to the starting address of the subroutine. (The RMBNKS flip-flop must be set according to the bank in which the subroutine is located prior to the jump.) Figure 4-9 shows the instruction sequence necessary for jumping to and returning from subroutines. P incremented by one (P+1) is loaded into the register file at address 0 via an inter-register instruction. Address 0 is provided to the file address register (RAMADD) by the hardware. Execution of this instruction also causes the upper two bits of the PC to be saved in flip-flops. Next, a jump is executed to the starting address of the subroutine. To return from the subroutine, zero is loaded into the file address register (RAMADD) via a load constant instruction. The contents of RAM 0 is incremented by one and loaded into the PC. This causes a jump to the return address (P+2). The upper two bits that were saved in flip-flops are loaded into the upper bit positions by hardware.


R08 through R00 specifies the jump address. The 1K ROM is divided into two banks of 512 words each (locations 0 through 511 are called the lower bank, locations 512

through 1023 are called the upper bank). R00 through R08 specifies the address within a bank. The ROM bank select (RMBNKS) flip-flop, which is set or reset by the flip-flop/control line instruction, selects the bank to which the jump will be made.

The jump instruction that causes the jump to the starting address of the subroutine cannot be located in ROM addresses 255, 256, 511, 512, 767, 768, 1023, or 1024 due to the structure of the PC.

CONTROL LINE AND SET/RESET FLIP-FLOP INSTRUCTIONS

These instructions, identified by R13=1, R14=0 and R15=1, are used for setting or resetting up to 64 control flip-flops and for providing a pulse on one of 16 available control lines. Both of these operations can be performed in the same microinstruction. The instruction format is shown below:



The flip-flop select field, ROO through RO5, selects one of 56 available flip-flops. Table 4-7 provides the flip-flop codes. If bit R12 is clear, the selected flip-flop is reset. If it is set, the selected flip-flop is set.

The control line select field selects one of 16 available control lines to be strobed. Table 4-8 provides the control line codes. Table 4-9 provides tabulation of file register usage.




Figure 4-9. Subroutine Jump Instruction Sequence

TABLE 4-7. FLIP-FLOP CODES

FDD Group		R05	R04	R03	R02	R01	R00	Magnetic Tape Transport
1	0 1 2 3 4 5 6 7	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 0 0	1 1 1 1 0 0	1 1 0 0 1 1 0	1 0 1 0 1 0 1	Low threshold Write file mark Rewind Check character flag ROM bank select Search file mark flag Spacing mode Corrected error status
. 2	0 1 2 3 4 5 6	0 0 0 0 0	1 1 1 1 1 1	0 0 0 0 0	1 1 1 0 0 0	1 1 0 0 1 1 1 0	1 0 1 0 1 0	Select buffer 1 Off-line Last word data Go Write Formatter enable Acknowledge Selecter buffer 2
3	0 1 2 3 4 5 6 7	0 0 0 0 0 0	1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 0 0 0	1 0 0 1 1 0	1 0 1 0 1 0 1	Write/read processor Buffer 1 enable Enable double buffer Write parity Enable word sync Compare 1 Read/write mode Parity mode

TABLE 4-7. FLIP-FLOP CODES (Contd)

FDD Group		R05	R04	RO3	R02	R01	ROO	Magnetic Tape Transport
4	0 1 2 3 4 5 6	1 1 1 1 1 1 1	0 0 0 0 0	1 1 1 1 1 1	1 1 1 0 0	1 0 0 1 1 0	1 0 1 0 1 0	Alarm Busy Select B register DMA write protect Hard error load mode Jump condition group 9 enabled Interrupt response
5	0 1 2 3 4 5 6 7	0 0 0 0 0	0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1	1 1 1 0 0 0	1 0 0 1 1 0	1 0 1 0 1 0	Erase Reverse Autoload enable protect system Off-line maintenance Write add
6	0 1 2 3 4 5 6	1 1 1 1 1 1	0 0 0 0 0	0 0 0 0 0	1 1 1 1 0 0 0	1 0 0 1 1 0	1 0 1 0 1 0	Auxiliary Transport address 1 Density select Parity select On-bus Transport address O ALU carry in
7	0 1 2 3 4 5 6 7	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	1 1 1 0 0 0	1 0 0 1 1 0 0	1 0 1 0 1 0 1	Parity Index 2 Selected File mark status End of operation End of tape status Controller protected

TABLE 4-8. CONTROL LINE CODES

Control Line	R11	R10	R09	R08	Magnetic Tape Transport Controller
0	.0	0	0	0	Not used
1	0	0	0	1	Set reject (REJ)
2	0	0	1	0	Set DMA request (DMAREQ)
3	0	0	1	1	Set reply (RPLY)
4	0	1	0	0	Clear data strobe(CLDSTR)
5	0	1	0	1	Clear DMA request (CREQ)
6	0	1	1	0	Set read strobe latch (SRSTR)
7	0	1	1	1	Reset MTT status latch (CLSTAT)
8	1	0	0	0	Set buffer 1 full (SBF1F)

TABLE 4-8. CONTROL LINE CODES (Contd)

Control Line	R11	R10	R09	R08	Magnetic Tape Transport Controller
9	1	0	0	1	Set buffer 2 full (SBF2F)
10	1	0	. 1	0	Clear hard error latch (CLHER)
11	1	0	1	1	Shift hard error latch (SFTHER)
12	1	1	0	0	Clear first of data (CFSTDT)
13	1	1	0	1	Clear DMA error (CDMAER)
14	1	1	1	0	Set write strobe latch (SWSTR)
15	1	1	1		Not used

TABLE 4-9. FILE REGISTER USAGE

File Register	RAM A	ddres	s Reg	ister	Magnetic Tape Transport Controller
0	0	0	0	0	Return address [†]
1	0	0	0	1	Assembly/disassembly [†]
2	0	0	1	0	N/A
3	0	0	1	1	N/A
4	0	1	0	0	Interrupt storage [†]
5	0	1	0	1	N/A
6	0	1	1	0	Transport status lower
7	0	1	1	1	Transport status upper
8	1	0	0	0	Block length lower
9	1	0	0	1	Black length upper
10	1	0	1	0	Alarm status lower
11	1	0	1	1	Alarm status upper
12	1	1	0	0	LRC character
13	1	1	0	1	CRC character
14	1	1	1.	0	Ready status
15	1	1	1	1	N/A
†Used fo	r inter	nal f	irmwa	re ope	rations only.

This section contains the detailed circuit description of the magnetic tape transport controller logic diagrams included at the end of this section. The logic diagrams specifically reflect the FA465-A MTTC. However, they are applicable to all FA464 and FA465 MTTCs.

A/Q INTERFACE

INPUT/OUTPUT OPERATIONS

The necessary conditions for an A/Q input or output operation are as follows:

- The equipment code must match the equipment number.
- The W=0 field signal (WE0) must be true.
- The required read or write signal must be active (low).

Equipment Identification

The equipment number is determined by four jumper plugs individually inserted into (or removed from) socket terminals marked Q7, Q8, Q9, and Q10 at location S8B. Inserting a jumper plug into the Q7 terminal, for example, selects a zero for that bit. Removing a jumper plug from the Q8 terminal selects a one for that bit, and so on. The four hexadecimal bits of the equipment code are received from the computer on the ADR08/, ADR09/, ADR10/, and ADR11/ lines at pins 281, 282, 283, and 284, respectively. These four signals are compared with the equipment code jumper settings.

The equipment code bits from the computer are compared to the equipment number jumper plug settings by a 4-bit magnitude comparator at S9. If the compared bits match and the WEO/ signal is low (that is, A=B in is high), the A=B out comparator output (S9-6) goes high. The high output obtained at S9-6 is the first condition necessary for the activation of the A/Q interface sequencer (high level at U4-1).

W Field

The signal WEO/ must be low for read or write operations. If the W field = 0 condition exists, then WEO/ at pin 292 is low. This signal is received and inverted to a high level by a Schmitt-trigger inverter at T9-11/10; T9-10 is connected to the A=B in comparator input (S9-3).

READ Signal

The third condition for a read operation is an active (low) read signal from the computer at pin 248 (READ SSTB/). If read is active, then read at H9-13 is low, and the inverter output (READ BUF) is high at H9-12. The READ BUF signal is connected to the reply flip-flop (T4-12), a 2-input positive OR gate (T5-9), the A-bus selector (F8-6), and a 3-input positive NAND gate (B3-5).

When READ BUF is high, the output of the OR gate at T5-8 is high. This provides the second enable to the 3-input positive AND gate at U4-2.

WRITE Signal

The third condition for a write operation is an active (low) WRITE/ signal from the computer at pin 290. If the write signal is active, T9-3 is low and the output of this inverter at T9-4 is high. This output (T9-4) is connected to an OR gate (T5-10), a 3-input positive AND gate (U4-10), and a 2-input positive NAND gate at R2-9.

For a write operation, the output of the OR gate at T5-8 goes high and gives the second enable to U4-2.

Sequencer Enable

If the on/off-line switch (location L1) is in the on position, the sequencer at location U3 is able to initiate a sequence of pulses. The enable is effected by the release of the clear input at U3-1.

The hardware uses a digital filter formed by two hex D flip-flops at location U6. When U4-12 goes high, the OR gate output (T5-11) also goes high. U4-12 is connected to U6-4; U6-5 goes high after 0 to 50 nanoseconds (the clock of U6 is 20 MHz). U6-5 is connected to U6-14; U6-15 goes high after an additional 50 nanoseconds. The result is that the signal at T5-13 goes high 50 to 100 nanoseconds after the leading edge of U4-12.

Power-On Reset

This circuit generates a reset pulse at power-on. C32 is charged through R30; at this time inputs T7-2 and U6-1 are low.

NOTE

UM1, UM2, UM3, and UM4 are external connection points.

Diode D1 is used to discharge the capacitor at power-off. The master reset signal (MR/) from pin 46 is received at Schmitt-trigger inverter G9-13. Flip-flops U6-3/2 and U6-13/12 form a digital filter. When G9-12 is high, U6-3 and T6-5 are also high. U6-2 goes high after approximately 50 nanoseconds, raising U6-13 to a high level. U6-12 goes high after an additional 50 nanoseconds. If the MR/ signal at G9-13 is still active after the 100-nanosecond delay, T6-6 goes low, driving T7-3 low, which in turn generates a low level at T7-6. The GR/ signal from T7-6 drives U1-3 high, generating the master reset pulse (CCMR).

CLOCK CIRCUIT

The controller incorporates a 20-MHz crystal-controlled oscillator. The oscillator is built from transistors Q1 and Q2; gates T7-9, 10/8, T6-13, 12/11, and T6-9, 10/8; crystal Y1; capacitors; and resistors.

Phase Generator

The clock input at U6-9 is 20 MHz. Flip-flop U6-6/7 and NAND gate T6-1, 2/3 form the 20-MHz divider. The output is a 10-MHz clock that is connected to U5, a hex-D type flip-flop. The path from U5-5 through U5-6/7 and T3-13/12 to U5-4 forms the first part of a phase generator. G2 is a decoder/demultiplexer. Inputs 1A (G2-2) and 1B (G2-3) are connected to U5-5 and U5-7. G2-4, 5, 7, and 6 are phase-generator outputs Φ 0/, Φ 1/, Φ 2/, and Φ 3/ respectively. Figure 5-1 illustrates the phase pulses.

Sequencer

Flip-flop U3 is the sequencer used for A/Q commands. The sequencer is clocked at 10 MHz. When the controller receives an A/Q command in the on-line state, sequencer input U3-1 (clear) goes high. The leading edge of the first 10-MHz clock pulse (U3-9) initiates the sequencer operation. Figure 5-2 illustrates the sequencer pulses.

When an immediate reject condition exists, the controller generates the reject signal at S0 (U3-10) and the sequencer stops. A low level at AND gate U2-10 determines low at the U3-14 data input.

If an immediate reject condition does not exist, SO causes the generation of S1 (U3-15).


Pulse S2 is generated when the A/Q command is a clear controller or a read dynamic status command. For clear controller or dynamic status commands, ADR05/ is low (making Q04 equal to 1), AND gate input U2-13 is high, and data input U3-13 (S1 • Q4) is high.

If $S1 \bullet Q4$ is high, the sequencer generates pulses S2 and S3. The leading edge of pulse S3 generates the reply pulse. The ending of the A/Q command determines the reset of all S pulses.

REJECT CIRCUIT

A/Q commands with Q04 = 0 (ADR05 high) cause a reject condition if the controller is in the busy state. In this case, flip-flop BUSY (G1-5) is high, U2-5 is high, U2-4 is high, and AND gate output U2-6 is high. Flip-flop U6-11/10 and AND gate U2-1, 2/3 form a digital filter for the Q4 line.

Another condition for reject is protect violation. If flip-flop CNTPRT (B1-12) is high, the controller is protected. An unprotected A/Q write command causes a protect violation (U4-8 is high). Flip-flop T4-2, 3/5 is the reject flip-flop. A reject condition (T4-2 high) causes the generation of the reject pulse at the leading edge of S0.



NOTE: PHASE PULSES ϕ 0/, ϕ 1/, ϕ 2/, AND ϕ 3/ HAVE A PULSE WIDTH OF 100 NSEC EACH.

Figure 5-1. Phase Pulses




Figure 5-2. Sequencer Pulses

If the A/Q command requires microprogram intervention, the program determines if and when the controller will send a reject pulse to the CPU. In this case, control line SET REJECT/ sets the reject flip-flop (active low signal at T4-4). The reject pulse is transmitted to the CPU via driver B9-13, 12/11 to pin 220.

REPLY CIRCUIT

Flip-flop T4-12, 11/9 is the reply flip-flop. For A/Q commands with Q04=1, the reply condition (T4-12 high) causes generation of the reply pulse at the leading edge of S3.

If the A/Q command requires microprogram intervention, the program decides if and when the controller will generate a reply pulse. In this case, control line RPLY/ sets the reply flip-flop (active low signal at T4-10).

The reply pulse is transmitted through driver B9-9, 10/8 to pin 216. The reply and reject circuits are enabled only at the time of an A/Q command (T4-13 and T4-1 are both high).

MICROPROGRAM EXECUTE CIRCUIT

All A/Q commands with Q04=0 require microprogram intervention. Flip-flop T2-12, 11/9 is the microprogram execute flip-flop. The leading edge of S1 sets the flip-flop when T2-12 is high (Q04=0). The clear controller A/Q command (Q04=1) sets the RMEXEC flip-flop by an active low pulse at T2-10. REJ/, RPLY/, or GR/ pulses reset the RMEXEC flip-flop (T2-13 is low through action of AND gate U4-3, 4, 5/6). RMEXEC is connected as a jump condition (T1-14).

CONTROLLER RESET

The controller is reset by a GR/ pulse (T7-6) or by a clear controller A/Q command (Q04=1). The clear controller generates an active low pulse at NAND gate R2-8. This pulse, like the GR/ pulse, generates a CCMR1 active high pulse at U1-3 driver output and CCMR2/ and CCMR3/

active low pulses at J2-10 and J2-12 outputs. A clear controller or GR/ pulse clears the program counter and activates the program from the first PROM address (0000 $_{16}$).

A-OUTPUT REGISTER

The multiplexers with latched outputs at F4, E3, E4, and F3 form the A-output register. F4 and E3 store the eight least significant bits, and E4 and F3 store the most significant bits of the controller A-channel outputs. The ALU output bus is multiplexed with the dynamic status flip-flops at the input to the A-out register.

When a dynamic status request is received by the controller, Q04 is high and the read signal is active; $S1 \cdot Q4$ is high; and the multiplexers select the dynamic status bits (F4-10, E3-10, E4-10, and F3-10 are high) as the input to the A-out register.

The exclusive OR gate (R4-1, 2/3) generates the SPLS pulse. This pulse is transmitted through the E2-9, 10/8 and E2-12, 13/11 NAND gates to clock the outputs of the dynamic status flip-flops into the A-out register on the trailing edge of the SPLS pulse. AOUTUD/ (K2-14) and AOUTLD/ (K2-11) are the clocks to select the ALU output bus data.

A-Out Register Buffer

The A-out register outputs are driven by inverting three-state buffers at locations E5, F5, and B4. The buffers are enabled by the active low output of the NAND gate at B3-6, which places the A-out register contents on the A-channel during A/Q read commands.

A-Bus Selector

The 8-bit A-bus selector (F9, D9, F8, D8, D5, and C5) selects the A input to the ALU during the execution of an inter-register microinstruction.

The selector is composed of an 8-to-48-line multiplexer with three-state outputs, an 8-bit three-state buffer for the word counter (WC) register, and the three-state outputs of the file RAMs. The A-bus selector is controlled by the A-bus source decoder.

The following is a list of the inputs to the A-bus selector:

- CPU A-channel inputs, lower, SD01/ through SD08/
- CPU A-channel inputs, upper, SD09/through SD16/
- CPU Q-channel inputs ADR01/ through ADR04/, ADR06/, and READ BUF signal
- ROM outputs PR0 through PR7
- Program counter bits PA0 through PA7
- B-register outputs 2⁰ through 2⁴, 2⁶, BMD7, and BMSB
- WC register outputs
- RAM outputs

A-Bus Source Decoder

The A-bus source decoder consists of a selector at location A4 and a decoder/demultiplexer at location B8. When a jump microinstruction is executed, PR15 is low. This selects the one inputs of the selector at A4, causing IR from A4-9 to go low and selecting PR0 through PR7 as the outputs of the multiplexers at locations D5 and C5. The output of AND gate F2-6 is also driven low by the IR signal. This enables the outputs of multiplexers D5 and C5 by placing a low signal in C5-15 and D5-15. Concurrently, the IR signal drives the inverter output at B2-12 high, disabling the outputs of the decoder (B8). Decoder output B8-11 goes high and disable the outputs of the WC register buffers (C7-1, C7-15, and C6-15 are high). With B2-12 high, buffer outputs C6-9, 5, 3, and 7 are disabled and are also high. The function select pins of the ALU (FG7-6, 5, 4, and 3 and FG6-6, 5, 4, and 3) are high. ALU mode input 16 (FG7-8 and FG6-8) is driven high by NAND gate output B3-8. With the function select and mode inputs to the ALU high, the ALU passes the A-bus data (PR0 through PR7) to ALU outputs FG7-9, 10, 11, and 13 and FG6-9, 10, 11, and

For an inter-register microinstruction, B2-12 is low. The B8 decoder is enabled and PR0, PR1, and PR2 provide the data for the decoder select inputs (B8-2, 3, and 14). When the selected source is the RAM, B8-12, A6-8, and A7-8 are low. When the word counter is the selected source, B8-11 is low, and in turn C7-1, C7-15, and C6-15 are low.

PROGRAM COUNTER

Three synchronous 4-bit counters (D7, D6, and B5) provide a 10-bit address for the 1024-word PROM. This program counter (PC) receives its lower eight bits from the ALU-out bus. The two most significant bits are loaded either from a 2-bit return address register, which is used for returning from subroutines, or from PR8 and the output of the ROM bank select flip-flop (RMBNKS). The multiplexer at A4 selectes the input to the two most significant bits of the PC.

During a jump to subroutine operation, the lower eight bits of the PC are saved in address 0 of the register file (RAM) and the upper two bits of the PC are saved in the 2-bit return address register at A3.

During subroutine returns, the upper two bits of the PC are loaded from the two flip-flops at A3 by the A4 selector. The lower eight bits are loaded from RAM through the ALU.

Receipt of a low signal on the load PC line (D7-9, D6-9, and B5-9) causes the PC to be loaded on the trailing edge of ϕ 0/. The PC outputs are connected to the PROM address input and to the A-bus selector.

PROM

The PROM is organized as an array of 512 words by 8 bits. Four PROMs are used to construct a micromemory of 1024 words by 16 bits.

The nine address bits of the PROM are provided by the nine lower program counter bits. The tenth bit of the PC selects between the lower 512-word bank (CD1, CD3) and the upper 512-word bank (CD2, CD4). When B5-13 is low, the lower bank is selected

(CD1-20, 21 and CD3-20, 21 are low); when B5-13 is high, the upper bank is selected (CD2-18, 19 and CD4-18, 19 are high). The 16-bit, three-state outputs of the upper and lower PROM banks are wire-ORed together.

PROM bits PR0 through PR7 provide an A-source for the A-bus selector. PROM bits are also connected to various circuits to generate and control microprogram execution.

B REGISTER

The B register (locations E6 and E7) is a general-purpose 8-bit register on the A side of the controller. ALU-out bus data is multiplexed at the input to the B register with receivers of input pins 29, 28, 37, 30, 33, 38, 31, and 34. These pins are used to receive the R0 through R7 read data from the formatter.

Flip-flop G1-6 (SELBREG) selects the input to the B register. The trailing edge of the BREGD/ pulse (from K2-6) strobes the selected data into the register. The B register outputs are connected to the A-bus selector. B-register bits 2^5 (BMDL) and 2^7 (BMSB) are connected to jump conditions at E1-14 and F1-1, respectively.

WORD COUNTER REGISTER

Two synchronous, 4-bit up-down counters at B6 and B7 constitute the word counter (WC) register. This circuit is used as a general-purpose register. The WCD/ pulse loads the WC register.

The WC register outputs are connected as an A-side source through three-state buffers at C7 and C6. In addition, the LWC register outputs are connected via drivers at A8A, C8B, C9B, C8A, and C9A to pins 7, 18, 12, 14, 15, 19, 13, 17, and 11. This allows the WC to be used as data to the formatter register. The drivers are enabled and the write data (W7 through W0) is placed on the lines only when the on-bus flip-flop (ONBUSFF), which controls the ONBUSSTAT signal from J2-2, is set.

FILE ADDRESS REGISTER

Two 16-by-4 clocked RAMs with three-state latched outputs (at A6 and A7) constitute the file of the controller.

The address of the file is selected by a 4-bit file address register. The data to be written into the file is received from the ALU-out bus. The RAM three-state outputs are connected as a source to the ALU A-input.

An active low RAMD/ pulse from L2-9 acts as a write pulse at A6-2 and A7-2 during the time that A6-7 and A7-7 are held low. Figure 5-3 illustrates the operation mode of the file.




Figure 5-3. Timing for Operation Mode of File

The transition of the clock pulse (CP) from low to high causes the contents of the file location selected by address inputs A0 through A3 to be strobed into the RAM output register. A three-state output enable (EO) controls the RAM output buffers. When EO (A6-8, A7-8) input is low, the outputs are determined by the data in the output register.

The quad-D type flip-flops at A5 are used as the file address register. This register is loaded from the ALU-out bus with the address of the file register. The loading is executed on the trailing edge of a RAMADD/ (L2-11) active low pulse.

ARITHMETIC LOGIC UNIT

The heart of the MTTC consists of an 8-bit ALU (FG7 and FG6). The ALU is fed on the A side by the A-bus selector, which selects one of eight source A inputs. On the B side of the ALU, the B-bus selector selects one of four source B inputs. The ALU output bus is routed to one of 12 destination registers and to a parity generator/checker. The ALU performs 16 binary arithmetic operations that are selected by four function-select lines (1, 2, 4, and 8). The function select lines are received from the PROM through buffers (C6). These buffers are enabled during the execution of an inter-register instruction. In this case, the data selector multiplexer (A4) generates an IR signal: PR15 (A4-1) is high, PR14 (A4-10) is high, and IR (A4-9) is high. The IR signal is inverted by B2-13/12 and provides an enable for C6-1.

The internal carry (FG7-7) is provided by flip-flop CNALU (A1-12). PR3 is gated by the IR signal (B3-9) and inverted by B3-8. The output of NAND gate B3-8 supplies the input for the ALU (FG7-8, FG6-8).

The inverted carry output of the first ALU (FG7-16) is provided as a carry input to the second ALU (FG6-7).

Parity Generator/Checker

The controller includes a parity generator/checker (R5) that is provided with eight ALU-out bus bits. The ninth input (R5-4) is the parity mode flip (PARMD). This flip-flop is used to select even or odd parity mode.

The parity bit (R5-5) is sent to the formatter during write operations or is compared to the parity bit received from the formatter during read operations.

Carry Out A B and Parity Latch

A 4-bit register at G5 is used as a latch for the ALU carry output (G5-2/4), for the ALU comparator output A=B (G5-1/6), and for parity bit/error output (G5-13/8). During the execution of an inter-register microinstruction, the IR signal is high. This causes the latch load input (G5-9) to be high. Data is strobed into the latch with the leading edge of clock phase Φ 0/. The latch data remains valid until a new inter-register instruction is executed.

NOTE

The A=B ALU open collector outputs (FG7-14 and FG6-14) are wire-ORed together to give comparison for eight bits. A pull-up resistor S3 is used for the wire OR connection.

B-BUS SELECTOR

The dual 4-to-1-line data selectors/multiplexers at J9, J8, J7, and J6 constitute the B-bus selector. The B sources are the current word address register (CWAOUT) and buffer 2 register (BUF2OUT). PROM bits PR12B and PR13 select the B-side source during the execution of inter-register microinstructions.

The B-bus selector outputs are connected to the ALU B-inputs.

CURRENT WORD ADDRESS REGISTER

The synchronous 4-bit up-down counters K9, K8, K7, K6, and L6 constitute the current word address (CWA) register. This register is divided into three subregisters: CWAL (K9, K8), CWAU (K7, K6), and bank (L6). The inputs of each subregister are connected to the ALU-out bus. The CWAL and CWAU outputs provide the inputs for the B-side selector. The 2-bit bank outputs (L6-3 and L6-2) are connected as jump conditions to M1-2 and M1-15, respectively.

The CWA register is used as an 18-bit address register during DMA data transfers. This register provides the 16 bits of memory address and two bits of memory bank address through buffer gates to the DMA address pins. The 16 address bits and the least significant bit of bank address are enabled by a signal that is the result of a logical AND between the REQ ACC/ (G4-13, J3-12) pulse and the state of the jumper mode (inserted or removed).

When the controller executes a DMA transfer cycle, the DMAX-RA/ (G4-1) active low pulse generates an ENABLE ADD/ that enables the three-state buffer inverters L7, L8, and L9. Address bits DMA-MAB01/ through DMA-MAB17/ are connected at pins 53 through 62, 253 through 258, and pin 35.

NOTE

In the MTTC, the jumper mode state is always high (the jumper is removed). The memory bank address most significant bit is provided by L6-2 through buffer gate N9-14/13 to pin 36 (DMA-MAB18). The ENB DMA MR/active low signal enables this memory bit during the DMA transfer cycle.

All of the memory address bits are active low signals.

The CWA subregisters are loaded from the ALU output bus. CWAL is loaded when an active low CWALD/ pulse from K2-13 is provided to K9-11 and K8-11. CWAU is loaded when an active low CWAUD/ pulse from K2-12 is provided to K7-11 and K6-11.

The bank is loaded when an active low BANKD/ pulse from L2-10 is provided to L6-11. The CWA registers are loaded asynchronously, independent of the register clock.

The clock for the CWA register/counter is the REQ ACC/pulse with incrementation of the CWA registers taking place on the trailing edge of the pulse. Each time a DMA cycle is completed, the counter is clocked and the address for the next DMA transfer cycle is prepared. At the start of the DMA transfer operation, the CWA register is loaded with the first word address from the ALU output bus.

DMA BUFFER

Buffer 1 Register

The buffer 1 register is composed of four 4-bit registers with multiplexed inputs at M8, N8, P8, and R8. The 16 memory data bits, DFM01 to DFM16, from pins 264 to 279, are multiplexed at the input of the buffer 1 register with 16-bit parallel data from the shift register at M6, N6, P6, and R6. Flip-flop group 2 (S5-4) selects the input to buffer 1. Data is strobed into the register on the trailing edge of the CLKBUF1 pulse. The outputs of buffer 1 are connected to the inputs of buffer 2.

Buffer 2 Register

The buffer 2 register is composed of four 4-bit registers with multiplexed inputs at M7, N7, P7, and R7. The register is divided into two 8-bit subregisters called buffer 2 low (bits 1 through 8) and buffer 2 up (bits 9 through 16). Bits 9 through 16 of the buffer 1 register are multiplexed with the ALU-output bus at the input to buffer 2 low Flip-flop S5-12 (SELBF2) selects the input to buffer 2 low and buffer 2 up. The loading of buffer 2 is controlled by the DMA buffer control.

The outputs of the buffer 2 register are connected as sources (buffer 2 low, M7 and N7, and buffer 2 up, P7 and R7) to the B-bus selector. In addition, the buffer 2 register is connected through buffer gates to the DMA data-to-memory pins (DMA-DTM01/ through DMA-DTM16/). The three-state bus drivers at R9, P9, and N9 transfer and invert the buffer 2 register data. These buffer gates are enabled by active low pulse STB-DTM/ from the DMA signal generator. The outputs of the buffer gates, DMA-DTM01/ through DMA-DTM16/, are connected to pins 64 through 79. The DMA buffer control circuit provides separate clocks for the buffer 2 subregisters. The clock for buffer 2 up is provided through K5-13, 12/11, and the clock for buffer 2 low is provided through K5-10, 9/8.

DMA Buffer Control

The buffer 1 full signal is generated by the J-K negative-edge-triggered flip-flop at location L4. The flip-flop is clocked by the CLKBUF1/ signal. The CLKBUF1/ signal is generated whenever a DFM (data from memory) strobe is received from DMA control. The program must set the BFIENB (N1-5) flip-flop to allow the J input (L4-9) of the buffer 1 full flip-flop to be high.

The enable for DMA buffer activity is provided by the ENBDB flip-flop (N1-6). When ENBDB and K4-10 are high, L4-8, L4-3, J4-8, and J4-3 are high, allowing the flip-flops to be set.

The output of the buffer 1 full flip-flop (L4-11) is connected to the BF1F jump condition (M1-1) and to the J input of the buffer 1 lost data flip-flop (L4-4). If CLKBUF1/ is provided when the buffer 1 full flip-flop is set (buffer 1 register is full), flip-flop buffer 1 lost data is set. The buffer 1 lost data flip-flop output sets M3-4, which provides the LSTDT jump condition at M1-4. This condition informs the microprogram of the completion of a DMA write cycle.

The J-K negative-edge-triggered flip-flop (J4-9, 12, 6/11) comprises the buffer 2 full flip-flop. J4-4, 16, 1/14 comprises the buffer 2 lost data flip-flop.

Automatic control of the double buffer is based on the clock request generator. When the buffer 1 and buffer 2 registers are empty, L5-1 is high and L5-2 is low. The result is that L5-3 is low. Two flip-flops, K4-13/12 and K4-11/10, are cascaded (K4-12 to K4-11). These flip-flops are clocked by the 10-MHz clock. The clock request produces a 200-nanosecond low pulse, which resets the buffer 1 full and sets the buffer 2 full J-K flip-flops.

DMA Transfer Control

DMA data transfer is controlled by a circuit that provides the DMA memory request signal (DMA-MR/), receives the DMA request accept signal (DMAX-RA/), and commands the direction and timing of the data and function transfer (protect, error).

Write to Memory

The data is received from the formatter by the B register. The first character is loaded into the buffer 2 up register and the second character is loaded into the buffer 2 low register. The buffer 2 register sends the data to memory.

When the controller executes a write to memory cycle, the microprogram initially resets flip-flops COMP1 (N1-10), SELBF2 (S5-12), and WTRDMP (N1-4).

The microprogram resets flip-flop ENBDB (N1-6). When the controller sets the DMA request, flip-flop ENBDB is set. Control line DMAREQ/ (S2-13) sets request flip-flop T2-4, 1/5, 6. T2-6 goes low and drivers N9-12/11 and N9-14/13 are enabled, causing DMA-MR/ to go active (low) at pin 260 and DMA-MAB18/ to be enabled at pin 36. When CPU memory control is able to receive or transmit memory data, signal DMAX-RA/ (low active) is received by the controller at pin 261. This signal enables the DMA signal generator at G4. The low level at G4-13 (REQ ACC/) resets the DMA request flip-flop (T2) through AND gate J3-1, 2/3. Control line CREQ/ (S2-10) is used to reset the DMA request flip-flop when it is necessary to terminate a DMA request due to the detection of an error. The DMA WRITE signal is transmitted at pin 63. This signal is generated by the microprogram, which controls flip-flop WTRDMP (N1-4). The output of this flip-flop is inverted and buffered by G4-12/11. Flip-flop WTRDMP is also connected through inverter G3-11/10 to G4-4. The STB DTM/ pulse (active low) appears at the output of G4-5. This pulse enables a data transfer to the memory (R9-1, R9-15, P9-1, P9-15, and N9-1 go low). The STB DTM signal is provided by inverter T3-4/6 through selectors P3-11/9 and P4-14/12 to flip-flop J4-6/11, 10.

When the controller initiates a write to memory cycle, the ENBDB flip-flop resets flip-flops J4-6/11, 10 and J4-1/14.

For a DMA write cycle, the STB DTM pulse sets flip-flops J4-4, 1, 16/14. This sets S/R flip-flop M3-2, 3, 1/4. The microprogram checks jump condition DMAWCP (DMA write complete) to determine the end of a DMA write cycle.

Read from Memory

Data is received from memory by the buffer 1 register. This data is transferred from the buffer 2 register through the ALU to the word counter (WC), from which it is sent to the formatter.

When the controller executes a read from memory cycle, the microprogram resets flip-flop RWNOD (N1-11) and initially sets flip-flops WTRDMP (N1-4), COMP1 (N1-10), SELBF1 (S5-4), and SELBF2 (S5-12).

The microprogram resets flip-flop ENBDB (N1-6). When the controller sets the DMA request, flip-flop ENBDB is set.

The DMA-MDS active low pulse is received at pin 262 whenever the controller receives data from the memory. This pulse indicates the availability of memory data to the controller. The DMA-MDS pulse is received by a Schmitt-trigger receiver at G3-13/12 and is transferred through G4-6/7 (DMAX-RA/ is the enable) to the selector at P4.

The STBDFM/ pulse is selected at CLKBUF1 (P4-9). This clock strobes the data from memory into the buffer 1 register. The microprogram initially sets the BFIENB flip-flop (N1-5). The CLKBUF1 pulse sets flip-flop L4-9, 6, 12/11. L4-10 and L5-3 go low, generating a low-going pulse at K4-10. This pulse sets flip-flop L4-7/11. The microprogram checks this flip-flop at jump condition BF2F (H3-15) to determine the completion of the read cycle.

DMA Transfer Cycle Errors

The controller receives DMA-MPE/ (parity error), DMA-PFLT/ (protect fault), and DMA-MAE/ (address error) at pins 252, 237, and 263, respectively. OR gates at H6 enable these signals to be latched into three set/reset flip-flops at H5. Whenever the REQ ACC/ signal is active, H6-12, 2, 10 is active to allow coupling of the memory error signals to the latch inputs (H5-11, 12, 6, 15). Control line CDMAER/ (from M2-10) resets the memory error latches under microprogram control.

To attempt to prevent lost data during DMA transfer, the controller generates a PRIORITY/ signal to pin 227. This signal is activated when the microprogram sets flip-flop PRIOR (B1-4). The priority signal is enabled by the request flip-flop (whenever M9B is high).

NOTE
At pin 39 the controller provides the SLOW DMA signal to optimize the memory performance.

DUAL ACCESS TO THE DEVICES

(This function is not supported in CYBER 18 systems.)

The controller incorporates provisions for dual CPU access to devices. The BUS BUSY/ signal, received at pin 99, is active (low) when the second controller has control of the bus. A jumper double bus (SB) is inserted for dual access. The BUS BUSY/ signal is received by U8-13/12 and transferred (inverted) to jump condition BUSBY (R1-4).

The normal state of flip-flop RQBUS2 (S1-4) is high, thus the output at U1-6 is low.

The bus priority (BP) jumper is inserted or removed to determine which controller will gain bus control when both controllers are attempting to connect onto the bus simultaneously. Control goes to the controller that has the jumper removed.

If the controller has higher priority, the jumper is removed and driver S8A-2, 1/3 receives an enable (S8A-2 is high). Flip-flop RQBUS1 (A1-10) announces that the controller wants to connect onto the bus. If both controllers set their RQBUS1 flip-flop, both controllers generate a BUS NEED/active low signal at pin 84. The bus busy is received (active low) at pin 99 of the respective controller. U1-6 goes low in both of the controllers.

In the controller that has the simultaneous bus determine jumper inserted, S8A-2 goes low and the BUS NEED/ signal is deactivated (pin 84 goes high). In this mode, the controller without the jumper remains on the bus.

For a normal bus connect operation, the controller transmits the BUS NEED/ signal to the second controller. The microprogram resets flip-flop RQBUS2; U1-6 goes high. The program sets flip-flop RQBUS1; S8A-3 goes low. When the alternate controller releases the bus, the first controller may connect onto it.

The controller can gain immediate bus control by forcing the alternate controller off the bus. Flip-flop FRCBUS (G1-10) through inverter J2-3/4 generates the FORCE BUS/ signal to the alternate at pin 242. The controller can be forced off the bus by the alternate in the following manner: at pin 80 the ALT FORCE/ active low signal is received. This signal is transferred by Schmitt-trigger inverter G3-9/8 and causes the input of NAND gate B9-5 to go high. At the same time, the alternate controller provides a BUS BUSY/ active low pulse at pin 99, causing B9-4 to go high. The output B9-6 generates a master clear active low pulse through AND gate T7-5, 4/6.

The D and S/R flip-flop (R3-4, 1/5) is used as the force bus release index. The microprogram sets this flip-flop via control line SRSTR/ (S2-9). This flip-flop informs the microroutines that the alternate controller has forced the release of the device bus. This index is reset by control line CLDSTR/ (S2-11).

DESTINATION DECODER

The decoder/demultiplexers at L2 and K2 make up the destination decoder. Select inputs L2-1, 2, 3, and K2-1, 2, 3 are connected to PR8, PR9, and PR10. PR11/ enables L2, and PR11 enables K2 (thus choosing between the two decoders); DEST DEC ENB/ from AND gate F2-8 enables L2 and K2. The active low pulse to clock the selected destination is generated when clock phase $\varphi3/$ enables the L2 and K2 decoder inputs.

The controller uses 12 of 16 destinations. The signal destination (active low pulse) enables the loading of the data into the designated register.

CONTROL LINES

The decoder/demultiplexers at S2 and M2 comprise the control line decoder. Select inputs S2-1, 1, 2 and M2-1, 2, 3 are connected to PR8, PR9, and PR10. PR11/ enables S2, and PR11 enables M2 (thus choosing between the two decoders); MODE CL/FF/ from mode decoder G2-11 enables S2 and M2. The active low pulse of the selected control line is generated when clock phase $\varphi 3/$ enables the S2 and M2 decoder inputs.

The MTTC uses 14 of the 16 control lines. Control line 15 cannot be used due to the structure of the microprogram instruction.

FLIP-FLOP NETWORK

The 8-bit addressable latches (A2, S5, N1, G1, S1, A1, and B1) are multifunctional devices capable of storing single-line data in eight addressable latches.

The addressable latch address inputs (pins 1, 2, and 3) are connected to PRO, PRI, and PR2 through inverters G3-1/2, G3-3/4, and G3-5/6. PRI2 determines the data to be stored: if set, the selected flip-flop is set, and if clear, it is reset.

The decoder/demultiplexer at H1 enables the selected group of eight flip-flops. PR3, PR4, and PR5 select the group; PR0, PR1, and PR2 select the flip-flop within the group.

Group selection is enabled when the controller executes a clear flip-flop (CL/FF) instruction. An active low MODE CL/FF/ signal enables H1 (H1-5 goes low). The H1 outputs, which are connected to enable pins (pin 14) of each of the flip-flop groups, generate an active low pulse on the selected output pin during the $\phi 3/$ clock phase at H1-4.

Groups 1, 2, 3, 4, and 5 are connected to the CCMR2/signal. A clear controller signal clears the flip-flops in these groups. Groups 6 and 7 are connected only to the general reset (GR/) signal, and the clear controller command does not clear these two groups of flip-flops. The controller flip-flop network includes a total of 56 flip-flops.

JUMP CONDITION NETWORK

The jump condition network is made up of the 8-to-1 data selector/multiplexers T1, R1, M1, H3, H7, F1, U7, E1, J1, and N2; the 2-input AND-OR invert gate at M5; the OR gate at K3-1, 2/3; the inverters at H2 and T3-11/10; and the flip-flop at H5.

There are nine groups of jump conditions. PR10, PR11, and PR12 select the jump condition within one of the nine jump condition groups. Bits PR10, PR11, and PR12 are inverted by H2-9/8, H2-11/10, and H2-13/12 and are connected to input pins 11, 10, and 9 of T1, R1, M1, H3, H7, F1, U7, and E1 (jump condition groups 1 to 8) and J1 (group 9).

Jump condition groups 1 to 8 strobe inputs are constantly enabled via a connection to ground. Jump condition group 9 is enabled by an active low signal at K3-3 (PR15 ORed with ϕ 3/).

PROM bits PR12, PR14, and PR9 select the jump condition group. The strobe to this selector (N2-7) comes from K3-3 when the controller executes a jump instruction (PR15 is low). OR gate K3-1, 2/3 provides this strobe signal with the $\varphi3/$ pulse. Flip-flop JGRP9 (G1-11) controls the selection of the jump condition. When the flip-flop is reset, the controller selects the jump condition within groups 1 to 8. When flip-flop JGRP9 is set, the microprogram selects the jump conditions in group 9 (J1). Inverter H2-5/6 and gate M5-13, 1, 9, 10/8 provide this selection. The state of the S/R flip-flop at H5 depends on the state of the selected jump condition.

The S/R flip-flop at H5 is also set by a PCD/ (L2-7) active low pulse whenever the program counter (PC) is the destination register for an inter-register instruction.

The flip-flop output (H5-4) is inverted by T3-11/10 and provides the LOAD PC/ pulse for the program counter. The program counter is loaded with the ALU-out data and the data selected by the multiplexer at A4, thus executing a microprogram jump.

The LOAD PC/ signal is active during the time interval from the leading edge of clock phase $\phi 3/$ to the leading edge of the next $\phi 2/$ clock phase ($\phi 2/$ resets the S/R flip-flop at H5).

The controller includes a total of 72 jump conditions.

UNIT PROTECT JUMPERS

The unit is protected whenever the respective protect jumper is inserted. The unit protect jumpers (SD4 through SD7) are located at P1 and are connected to the 4-input multiplexer at P2. Inverted output P2-14 is connected to jump condition UNTPRT (F1-14). Jumper SD7 is associated with unit 0 and jumper SD4 is associated with unit 3.

A removed jumper indicates an unprotected unit.

MAINTENANCE SWITCHES

The on/off-line (LS) switch is connected to jump condition ONOFLN. In the on position, the switch permits normal controller activity. In the off position, the switch disconnects the controller from the A/Q bus of the computer and places the controller in maintenance mode. In this mode, AND gate output U4-12 is low. Sequence input U6-4 is also low and disables sequencer operation. Consequently all A/Q commands received generate an internal reject.

The type of operation performed is determined by the positions of the maintenance switches (MS1 - MS3):

- MS1 is connected to jump condition MSW1 (J1-14).
- MS2 is connected to jump condition MSW2 (J1-2).
- MS3 is connected to jump condition MSW3 (J1-1).

The off-line operation initiated on the first tape that is ready conforms to table 5-1.

TABLE 5-1. OFF-LINE OPERATION

MS2	MS1	Operation
Off	0ff	Continuous read
0ff	0n	Continuous read
0n	0ff	Continuous write - 1's
On	0n	Continuous write - 0's

Switch MS3 determines the density at which the off-line operation is to be performed:

- MS3 on = Low density
- MS3 off = High density

JUMPER JM

The mode jumper (JM) determines the activity mode of the exclusive OR gates at R4. When the JM jumper is inserted, T3-2 is high and the gates invert the data transferred by the receivers (T9). When the JM jumper is removed, the gates transfer the data without inversion. For the MTTC, JM is removed.

Signal and termination conditions applicable to inputs from the formatter to the MTTC are listed in table 5-2. All input signals from the formatter are active low.

Signal and termination conditions applicable to outputs from the MTTC to the formatter are listed in table 5-3. The output signals are enabled only when the controller has

the device bus; that is, the flip-flop ONBUSFF (A1-9) is set. All output signals to the formatter are active low.

NOTE

Gate S6B-6, 7/5 is wire-ORed with gate S6A-6, 7/5. With jumper JM removed, S6A-2 and S6A-7 are low. The outputs at pin 81 and 85 are OFL and WRT, respectively.

LOGIC DIAGRAMS

Figure 5-4 is the logic diagrams for the magnetic tape transport controller.

TABLE 5-2. INPUTS FROM FORMATTER

Pin Number	Signal Name	Termination Type	Receiver Location	Jump Condition Name of Location
16	FPT	220/330	H9-9/8	FPT (H7-15)
20	FMK	220/330	E9-11/10, H8-4/13	FMK (H7-12)
21	TFER	220/330	E9-13/12	TFER (H7-13)
22	RDY	220/330	H9-5/6	RDY (H7-2)
23	MOP1	220/330	Н9-1/2	MOP1 (H7-4)
24	FBY	220/330	Н9-3/4	FBY (H7-3)
25	ONL	220/330	E9-9/8	ONL (H7-1)
27	CER	220/330	E8-9/8	CER (J1-3)
28	R1	220/330	E8-3/4	B-register (E7-5)
29	RO	220/330	E8-5/6	B-register (E7-2)
30	R3	220/330	E9-1/2	B-register (E7-1)
31	R6	220/330	E9-3/4	B-register (E6-6)
33	R4	220/330	E8-13/12	B-register (E6-2)
34	R7	220/330	E8-11/10	B-register (E6-1)
37	R2	220/330	E8-1/2	B-register (E7-6)
38	R5	220/330	E9-5/6	B-register (E6-5)
40	ES0	220/330	G9-1/2	HEROUT (H3-1)
41	ES1	220/330	G9-3/4	HEROUT (H3-1)
43	ES3	220/330	G9-9/8	HEROUT (H3-1)
44	HER	220/330	G9-11/10	HEROUT (H3-1)
45	ES2	220/330	G9-5/6	HEROUT (H3-1)
91	RSTR	470 ohms	T9-13/12, R4-10,9/8, R3-2,3/5	RSTRLT (R1-1)
92	WSTR	470 ohms	T9-9/8, R4-13,12/11, R3-12,11/9	WSTRLT (R1-14)

TABLE 5-2. INPUTS FROM FORMATTER (Contd)

Pin Number	Signal Name	Termination Type	Receiver Location	Jump Condition Name of Location
93	LDP	220/330	U8-1/2	LDP (R1-2)
94	IDENT/ECG	470 ohms	U9-1/2	IDENT (U7-4)
95	MOP2	470 ohms	U9-3/4	MOP2 (U7-3)
96	SOP	470 ohms	U9 - 5/6	SOP (U7-2)
97	RDM	470 ohms	U9-11/10	RDM (U7-15)
98	RW-STAT	220/330	U8-9/8	RWS (U7-13)
295	ЕОТ	220/330	U8-5/6	EOT (J1-4)
296	RP	220/330	U8-3/4	RP (M1-12)
297	7TRK	470 ohms	U9 - 9/8	TRK7 (U7-1)
298	NRZI	470 ohms	U9 - 13/12	NRZI (U7-14)
299	CRJ	220/330	U8-11/10	CRJ (U7-12)

TABLE 5-3. OUTPUTS TO FORMATTER

Pin Number	Signal Name	Origin	Driver Location	
3	DEN	Flip-flop DEN	A9B-1,2/3	
4	TADO	Flip-flop TADO	A9A-1,2/3	
5	THR	Flip-flop THR	A8A-1,2/3	
7	SPM	Flip-flop SPM	A8A-6,7/5	
8	REW	Flip-flop REW	A8B-6,7/5	
9	TAD1	Flip-flop TAD1	A9A-6,7/5	
10	PAR	Flip-flop PARFF	A9B-6,7/5	
11	wo	Word count B7-3	C8A-1,2/3	
12	W6	Word count B6-6	C8B-1,2/3	
13	W2	Word count B7-6	C9A-1,2/3	
14	W5 ·	Word count B6-2	C9B-1,2/3	
15	W4	Word count B6-3	C9B-6,7/5	
17	W1	Word count B7-2	C9A-6,7/5	
18	W7	Word count B6-7	C8B-6,7/5	
19	W3	Word count B7-7	C8A-6,7/5	
49	ERS	Flip-flop ERS	J5-1,2/3,4/5	
50	WFM	Flip-flop WFM	A8B-1,2/3	

TABLE 5-3. OUTPUTS TO FORMATTER (Contd)

Pin Number	Signal Name	Origin	Driver Location
81	OFL	Flip-flop OFL	S6B-1,2/3
82	GO	Flip-flop GO	S7A-1,2/3
85	WRT	Flip-flop WRT	S6B-6,7/5
86	FEN	Flip-flop FEN	S7A-6,7/5
87	ACK	Flip-flop ACK	S7B-6,7/5
88	REV	Flip-flop REV	S8A-6,7/5
250	WP	Flip-flop	M9B-6,7/5
294	LWD	Flip-flop LWD	S7B-1,2/3

						SIGNAL	612		e laws	¥ 6141 ¥		<u> </u>	APPILIAN DE	
164	T PIN		\$ GNPL	PIN	0103	PRIBRITY/		0113	\$ GNAL	PIN			(0000077)	2 207 20E 4
MOX/	18	1 <u> </u>	190 HPG10/	523	0103	PROGPROT	H	0110	MFH/	50	0100	A 05/937	OL & MILEARED	BA 6781 A
	113	 112	D40-140011/	254	8103	1.00	1 221	-X11X	isp/	250	61 5			
ACAGE!	155	 	OH 14013/	1 255	8104	ROH/	97	0127	URITE!	290	0110			
	H	8189	(100 HOS 147	236	0104	ROY/	22	0126	LIRT/	65	0125			
ROR04/	1 577	0110	DHA-10015/	1 257	0104	RD01/	204	9110	USTR	1 22	0127			
ADROS/	217	Oigo I	NA HABIS!	258	0104	RD02/	206	3110	110/	1 11	0114		•	
ADROS/ 10073	201	0100	DHA-HA817/	35	0103	RD03/	208	0112	H1/	17	0114			
ADROS/ (QOE)	200	0109	DMR-HR818/	36	0103	RD04/	210	0112	H2/	19	0114			
ADR10/ (Q09)	203	0109	DHA-HAE!	563	0111	RD05/	214	0112	H3/	19	0114			
ADR11/ (Q10)	284	0109	DHA-HOS/	565	0111	RD06/	818	0112	147	15	0114			
ALT FORCE!	80	0111	DHR-HPE!	535	0111	RD07/	551	0112	H5/	14	0114			
AUTOL BAD/	42	0124	DHA-HR/	560	0103	RD08/	224	0112	H6/	12	0114			
			DHA-PFLT/	237	0111	RD09/	556	0112	H7/	10	0114			
BUS BUSY/	99	0111	DMA-PROT/	535	0111	RD10/	553	0115		-				
BUS NEED/	84	0111	DMA-LIRITE	63	0111	RD11/	531	0112	7TRK	297	0127			
	L	I	DMAX-RA/	261	0111	R012/	234	0112	+57	111	0101			
CER/	27	0127	ENDOTOVO	293	0122	RD13/	236	0112	+57	1 2.	0101			•
CRJ/	299	0127	ENPRTSYS/ EOT/	293	0127	R015/	241	0112	+57	505	0101			
- BC114	3	0125	ERS/	49	0107	R016/	244	0112	737	1 505	0101			
DEN/ DFH01	264	0105	ES00/	40	0156	REROSSTB/	248	0110	<u> </u>	+				
DFH02	265	0102	ES01/	41	0126	REJECT	220	0110		+				
DFH03	566	0102	ES02/	45	0156	REPLY/	915	0110	 	+				
DFH04	267	0102	ES03/	43	0126	REV/	88	0125		+	1			
DFH05	568	0102	1	 		REH/	8	0125						
DFH06	269	0102	FBY/	24	0126	RP/	296	9510	NOTES: UNLESS (OTHERUIS	SE SPECIF	IED		
DFH07	270	0102	FEN/	86	0125	RSTR	91	0127						
DFH08	271	0102	FHK/	50	0127	RU-STAT/	98	0126	1. ALL RES					
DFM09	272	0102	FØRCE BUS/	242	0111	RO/	29	0118				ITS THE VE		
DFH10	273	0102	FPT/	16	0127	R1/	28	0118			NN WITHOU	IT THE PRE	FIX "74"	
DFH11	274	0102				R2/	37	0118	H00 • 7	4H00.				
DFM12	275	0102	GND	6	0101	R3/	30	0118						
DFH13	276	0102	GND	56	0101	R4/	33	0118						
DFM14	277	0102	GNO	32	0101	R5/	38	0118						
DFH15	278	0102	GND	83	0101	R6/ '	31	0118						
DFH16	2791	0102	GND	101	0101	R7/	34	0118						
DMA-DTM01/	64	0106	GND	102	0101		!							
DMA-DTH02/	65	0106	GND	535	0101	SD01/	503	0120						
DHA-DTH03/	66	0106	GND	251	0101	SD02/	205	0120						
DMA-DTH04/	67	0106	GNO	301	0101	SD03/	207	0150						
DHA-DTHO5/	68	0105	6ND	305	0101	SD04/	209	0120						
DHA-DTHOG/	69	0105	60/	85	0125	SD05/	211	0120						
DHA-DTHO7/	70	0105			-	SD06/	215	0150						
DMA-DTMO9/	71	0105	HER/	-44	0156	SD07 /	219	0120						
DMA-DTM10/	73	0106	IDENTIFIC	-	0127	\$0087	553	0120						
DMA-DTM11/	74	0106	IDENT/ECG INTRPT/	94	0127	SD09/	225	0150						
DHA-DIH11/	75	0106	INIKPI/	249	0153	SD10/ SD11/	530	0120				MILE BIYES	PONYT DOCRMENS	
DHA-DTH13/	76	0105	LDP/	93	0127	SD12/	233	0120				Changes to th	de document require	
DHA-DTH14/	77	0105	LHO	294	0125	S012/	235	0120					ell Using Steinberg	LOGIC TYPE
DHA-DTH15/	78	0105	LHU	537	inies	SD13/	238	0150				per CDC-579	1.01.004.	EIFV
DMA-DTM16/	79	0105	MOP 1/	23	0156	SD15/	240	0120				144030	J	المراع
DHA-HABO1/	53	0103	HØP 2/	95	0127	SD16/	243	0120	[an	ma arre	SALLS STRIDS			
DHA-HABO2/	54	0103	MR/	46	0109	SLOU DHA	239	0111	(65)	A CONTRACTOR		\$	LØGIC D	IAGRAM-
DMA-MABO3/	55	0103	187	 ''' -	2103	Sep/	96	0127		FA465-		1	LCTT F	FØRMAT
DHR-HABO4/	56	0104	NRZ1/	298	0127	SPH/	7	0114				-1		ØLLER
DMA-MABOS/	57	0104	(2)64/		V15/	<u>s-n/</u>	 "	Y117	 		m 1/6 19	fL		
DMA-HABOS/	58	0104	OFL/	81	0125	TADB/	4	0125	I	10 34	1/1/1/		COME THREE	840 10.
DHA-HNBO7/	59	0104	ONL/	25	0126	TADI/	1 3	0125	Jaro Y	T T T	- Ver/64	1	C 09132	1968 1000
DHA-HABOS/	80	0104		<u> </u>		TFER!	21	0127		Quel	6.1.01	1		1 of 20

NOTE: THIS LOGIC DIAGRAM IS APPLICABLE TO MTTC ASSEMBLIES 96890068 AND 96890071.

Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 1 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 2 of 28)

Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 3 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 4 of 28)

Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 5 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 6 of 28)

Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 7 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 8 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 9 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 10 of 28)

Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 11 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 12 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 13 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 14 of 28)

Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 15 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 16 of 28)

Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 17 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 18 of 28)

Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 19 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 20 of 28)

Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 21 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 22 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 23 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 24 of 28)

Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 25 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 26 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 27 of 28)




Figure 5-4. Magnetic Tape Transport Controller Logic Diagram (Sheet 28 of 28)

MAINTENANCE

MAINTENANCE PHILOSOPHY

The maintenance philosophy for the MTTC is to use diagnostics to determine if the controller is defective. The necessity for operator intervention, through the operators panel, is kept to a minimum.

The defective module should be replaced in the field and taken to a depot for repair.

OPERATING ADJUSTMENTS

No operating adjustments are required, except for the initial setting of the manual control jumpers. (Refer to section 2.)

PREVENTIVE MAINTENANCE

Preventive maintenance is limited to running diagnostics.

VOLTAGE MARGINS

The MTTC can operate with a ± 5 percent voltage variation from nominal voltages.

A/Q-DMA SLOT PIN ASSIGNMENTS

Table 6-1 shows the A/Q-DMA pin assignments.

TABLE 6-1. A/Q-DMA SLOT PIN ASSIGNMENTS

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
1	+5VDC	21	TFER/	41	ES01/	61	DMA-MABO9/
2	+5VDC	22	RDY/	42	AUTOLOAD/	62	DMA-MAB10/
3	DEN/	23	MOP1/	43	ES03/	63	DMA-WRITE
4	TADO/	24	FBY/	44	HER/	64	DMA-DTM01/
5	THR/	25	ONL/	45	ES02/	65	DMA-DTM02/
6	GND	26	GND	46	MR/	66	DMA-DTM03/
7	SPM/	27	CER/	47	CHARINPUT/ †	67	DMA-DTM04/
8	REW/	28	R1/	48	STERM/†	68	DMA-DTM05/
9	TADI/	29	RO/	49	ERS/	69	DMA-DTM06/
10	PAR/	30	R3/	50	WFM/	70	DMA-DTM07/
11	WO/	31	R6/	51	-12VDC [†]	71	DMA-DTM08/
12	W6/	32	GND	52	+12VDC [†]	72	DMA-DTM09/
13	W2/	33	R4/	53	DMA-MABO1/	73	DMA-DTM10/
14	W5/	34	R7/	54	DMA-MABO2/	74	DMA-DTM11/
15	W4/	35	DMA-MAB17/	55	DMA-MABO3/	75	DMA-DTM12/
16	FPT/	- 36	DMA-MAB18/	56	DMA-MABO4/	76	DMA-DTM13/
17	W1/	37	R2/	57	DMA-MABO5/	77	DMA-DTM14/
18	W7/	38	R5/	58	DMA-MABO6/	78	DMA-DTM15/
19	W3/	39	SLOW-DMA	59	DMA-MABO7/	79	DMA-DTM16/
20	FMK/	40	ES00/	60	DMA-MABO8/	80	ALT FORCE [†]

[†]These signals are not used by the controller and they may or may not be pre-wired on the processor backplane.

TABLE 6-1. A/Q-DMA SLOT PIN ASSIGNMENTS (Contd)

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
81	OFL/	210	RD04/	241	RD15/	272	DFMO9
82	GO/	211	SD05/	242	FORCE BUS	273	DFM10
83	GND	212	ADRO5/	243	SD16/	274	DFM11
84	BUS NEED/	213	RTERM/†	244	RD16/	275	DFM12
• . 85	WRT/	214	RD05/	245	ADRO4/	276	DFM13
86	FEN/	215	SD06/	246	ADRO3/	277	DFM14
87	ACK/	216	REPLY/	247	ADRO2/	278	DFM15
88	REV/8	217	ADRO6/	248		279	DFM16
89	N/A ††	218	RD06/	249	INTRPT/	280	ADRO1/
90	N/A ^{††}	219	SD07/	250	WP/	281	ADR08/ (Q07)
91	RSTR/	220	REJECT/	251	GND	282	ADR09/ (Q08)
92	WSTR/	221	RD07/	252	DMA-MPE/	283	ADR10/ (Q09)
93	LDP/	222		253	DMA-MAB11/	284	ADR11/ (Q10)
94	IDENT/ECG	223	SD08/	254	DMA-MAB12/	285	
95	MOP2/	224	RD08/	255	DMA-MAB13/	286	
96	SOP/	225	SD09/	256	DMA-MAB14/	287	⊸ ≈
97	RDM/	226	RD09/	257	DMA-MAB15/	288	
98	RW-STAT/	227	PRIORITY/	258	DMA-MAB16/	289	
99	BUS BUSY/†	228	SD10/	259	DMA-MCTM †	290	WRITE/
100		229	RD10/	260	DMA-MR/	291	PROGPROT/
101	GND	230	SD11/	261	DMAx-RA/	292	WEO/
102	GND	231	RD11/	262	DMA-MDS/	293	ENPRTSYS/
201	+5VDC	232	GND	263	DMA-MAE	294	LWD
202	+5VDC	233	SD12/	264	DFM01	295	EOT/
203	SD01/	234	RD12/	265	DFM02	296	RP/
204	RDO1/	235	SD13/	266	DFM03	297	FTRK
205	SD02/	236	RD13/	267	DFM04	298	MRZI/
206	RD02/	237		268	DFM05	299	CRJ/
207	SD03/	238	SD14/	269	DFM06	300	
208	RD03/	239	RD14/	270	DFM07	301	GND
209	SD04/	240	SD15/	271	DFM08	302	GND


 $^{^{\}dagger}$ These signals are not used by the controller and they may or may not be pre-wired on the processor backplane.

These pins are not used specifically by the MTTC. They are, however, used by the controller logic circuits. Therefore these pins must be free (not wired).

This section contains the parts lists and terminal connections for the MTTC and associated cable.

The assembly diagrams in this section reflect the FA464 and both versions of the FA465 MTTCs unless specifically stated otherwise.

60476010 E



,,,	47	1	B	A	A	SLI -F 6465		LCTT FURMER CHIMLE	054	ENASSH	14/25	779 022	178 06	/25/42	Τ,	_
_	-	, «vmes»		17	=	3FE-1 H43 /		MOTA DESCRIANCE	*****		PATE			04 E 5 6 7 7 1.	_	***
-	::	PART N	~				UTOT .	PART GEOGRAPH	100		IM/OUT STATES	500 000, 1000 000,	BATE	***	=	ij
1 2	AAA	9675146 9672148 9689007	5			1.00	+C	PHA-LOTT/FORMATTS) F ~ A	TTE - LUM	T IN	02217#		PHYA	П	222
								••								
													·	-		
								Months of LINE	ITE~	S = •						

Figure 7-1. FA465-B Magnetic Tape Transport Controller Spare Parts List

I. IDENTIFY WITH TAG, LABEL, OR SIMILAR METHOD.

NOTES: UNLESS OTHERWISE SPECIFIED.

BITE-BYTSIONAL BOCKMENT
Computes to this december repeties
upproved of all bring Berlates
per OCATP 1.01.99.






Figure 7-2. Magnetic Tape Transport Controller, Assembly Parts List



MOTES: DENTIFY CABLE PER CDC STD 1.30.008 WITH MFG FACILITY CODE. INSERT PIN EXTENDER (F/N 19) INTO CONNECTOR CAVITY FOR PIN 249 AS SHOWN ON SH 5. ATTACH LABELS (F/N 6,7.8,9,10 \$ 11) TO SIDES OF CONNECTORS AS SHOWN ON SH 5. FILL ALL UNUSED CAVITIES IN "A" END CONNECTORS (F/N 21) WITH CRIMPED CONTACTS (F/N 14).
↑ IDENTIFY CABLE PER CDC STD 1.30.00B WITH MFG FACILITY CODE. ↑ INSERT PIN EXTENDER (F N 19) INTO CONNECTOR CAVITY FOR PIN 249 AS SHOWN ON SH 5. ↑ ATTACH LABELS (F N 6,7,8,9,10 \$ II) TO SIDES OF CONNECTORS AS SHOWN ON SH 5. 4. FILL ALL UNUSED CAVITIES IN "A" END CONNECTORS (F N 21) WITH CRIMPED CONTACTS (F N 14).
TERMINATE ALL GND AND UNUSED CONDUCTORS AT "A" END AS SHOWN AT SH 4 (DETAIL B). THESS TERMINATIONS CONSIST OF FIVE SOLDER COMNECTIONS LOCATED APPROX AS SHOWN. EACH SOLDER CONNECTION IS SLEEVED BY FIN I AND IS CONNECTED BY AN ADDED WIRE (FIN 4) TO THE PIN DESIGNATED IN THE WIRE LIST. FOR EXAMPLE, THE GND-A SOLDER CONNECTION IS WIRED TO MPI-6. GND AND UNUSED WIRES AT "B" END TO BE SOLDERED TO GND STRIP AS SHOWN ON SH 6. RUBBER STAMP "P" NO'S ON SIDE OF CONNECTOR AS SHOWN ON SH 6. B. BAG (F/N 20) AND ATTACH TO CABLE. FOLD END OF BRAINE SLEEVING (F/N 18) INWARD TO FORM FISHMOUTH. FASTEN THIS END CLOSE TO SHRINK SLEEVING WITH CABLE TIE (F/N 15). THEN FORM FISHMOUTH AT OTHER END., AND STRETCH AND SMOOTH THE SLEEVING DOWN ITS ENTIRE LENGTH TOWARDS THE MPI, MPZ OR MP4 END. BEFORE TIE WRAPPING THAT END, CHECK PROPER DISTANCE OR SPACING AND ADJUST AS NECESSARY THE AMOUNT OF SLEEVING FOLDED INTO THE FISHMOUTH. UNLESS OTHERWISE SPECIFIED, ALL NOMINAL DIMENSIONS COMPLY WITH TABLE I.

NOTE: MTTC CABLE TERMINATION DATA IS APPLICABLE TO CABLE ASSEMBLIES 89600200, 89604657, 96720707, and 96721485.

Figure 7-3. FA465-B Magnetic Tape Transport Controller Cable Assembly (Sheet 1 of 7)







Figure 7-3. FA465-B Magnetic Tape Transport Controller Cable Assembly (Sheet 2 of 7)






Figure 7-3. FA465-B Magnetic Tape Transport Controller Cable Assembly (Sheet 3 of 7)

: 5 /;	, EC	L	DATA SY A JOLLA A JOLLA,C	DIVISION		CODE IDENT	SHEET	7		WL.	96721485/89	A
ONDUCTOR	FIND HO	GAUGE (REF.)		LENGTH (APPROX)	ORI	GIN	ACCESS FIND NO	DESTINATI	ON	ACCES!	DELLADES	
1	/3	24)	9	SEE TAB	P3	AI		MPZ	29	14	RO	
2	A	A)	0	A	A	GND		MPZ	32	\$	GND-B	
3			3			AZ		MP2	28	14	RI	
4			0			GUD		MPZ	32	S	GND-B	
5			2			BZ		MP4	87	14_	ACK	
6	L.L.		0			GND		MP4	83	\$	GND-D	
			4			A3		MPZ	37	14_	R2	
8			0			GNO		MP2	32	<u>\$</u>	GND-B	
9			1/			83		MP4	92	14_	WSTR	
10			0			GND		MP4	83	<u>\$</u>	GND-D	
	<u> </u>	1	6			A4		MPZ	30	14	R3	
12)	0			GND		MPZ	32	ß	GND-B	
/3			5			<i>B4</i>		MPI	11	14	Wo	
14	LL		0			GND		MPI	6	<u> </u>	GND-A	
15			7			A5		MPZ	33	14	R4	
16			0			GND		MPZ	32	<u> </u>	GND-B	
17	LL.		3			85		MPI	17	14	WI	
18			9			GND		MPI	6	(3)	GND-A	
19	7		2	V		A6		MPZ	38	14	R5	
20	13	24	9	SEE TAB	P3	GND		MP2	32	B	GND-B	

ತಶಃ ∖ಿ		L	DATA SY A JOLLA I JOLLA, C			O9132	SHEET	, в		WL DO	10MENT NO PEV 96721485/89 A
CONDUCTOR	FIND	GAUGE REF :	COLOR REF	LENGTH APPROX1	ORIG	in	ACCESS FIND NO	DESTINAT	ION	ACCESS FIND NO	REMARKS
21	/3	24/	4	SEE TAB	P3	86		MPI	13	14.	WZ
22	13_	24	9	SEE TAB	P3	GND		MPI	6	<u>_</u> &	GND-A
23	5	24	2	2"	P3	AZ		P3	GND		GND STRIP P3
24	ļ	ļ,							<u> </u>		
25	13	24)	1	SEE TAB	P3	87		MPI	19	14	W3
26	A		9	1		GND		MPI	6	<u>\$</u>	GND-A
27			6			AΘ		MPZ	31	14	R6
28			9			GND		MPZ	32	<u>_</u> \$	GND-B
29			5			88		MPI	15	/4_	W4
30			9			GND		MPI	6	<u>A</u>	GND-A
31			7			19		MPZ	34	14	R7
32			9			GND		MPZ	32	B	GND-B
33			3			89		MPI	14	14	W5
34			6			GND		MPI	6	A	GNO-A
35			Z			BIO		MPI	12	14	W6
36			6			GND		MPI	6	B	GND-A
31			4			AII		MP4	91	14	RSTR
38			6			GND		MP4	83	B	GND-D
39	•	₩ ∫	1	+	*	BII		MPI	18	14	W7
40	13	24	6	SEETHB	P3	GND		MPI	6	₽	GND-A

Figure 7-3. FA465-B Magnetic Tape Transport Controller Cable Assembly (Sheet 4 of 7)

€ 5∷			DATA SY			CODE IDENT					CUMENT NO REV
30				A 92037		09132	SHEET	9		WL	96721485/89 A
CONDUCTOR	FIND NO	GAUGE (REF.)	COLOR (REF.)	LENGTH (APPROX)	c	RIGIN	ACCESS FIND NO	DESTINAT	TION	ACCESS FIND NO	REMARKS
41	13	24	5	SEE TAB	P5	B2		MPZ	49	14	ERASE
42	A	A	6	A	A	GND	<u> </u>	MPZ	251	\$	GND-C
43			7			A3		MPI	8	14	REW
44			6			GND		A	6	<u>s</u>	GND-A
45			5			86] 3	14	DEN
46	1	1	2			GND			6	<u>\$</u>	GND-A
47		<u> </u>	4	$\sqcup \sqcup$		84			7	14	SPM
48		1 1	2_	$oxed{oxed}$		GND		MPI	6	S	GND-A
49			/			A5		MPZ	50	14	WFM
50			2		P5	GND			251	\$	GND-C
51		{	7		Р3	BIZ			250		WP
52			2	1 1	P3	GND			251	<u>∕</u>	GND-C
53			4	1	_P5_	B9			43	14	£\$3
54			5	$\bot \bot \bot$		GND			251	◬	GND-C
55		{	3			BIO		<u> </u>	45	14	ES2
56		<u> </u>	5	$\sqcup \sqcup$		GND		MP2	251	<u> </u>	GND-C
57		1-1-1	7	1-1-1		AII		MPI	9	14	TADI
58			5			GND		MPI	6	(\$)	GND-A
59	1	1	1	Y		BII		MPZ	41	14	ESI
60	13	24	5	SEE THE	<i>P</i> 5	GND	L	MPZ	251	(\$)	GND-C

35:::::GE	WY.		DATA SY A JOLLA A JOLLA, C	DIVISION		09132	SHEET	10		WL DO	9672/485/89 A
CONDUCTOR	FIND	GAUGE REF -	COLOR	LENGTH (APPROX)	ORIG	IN	ACCESS FIND NO	DESTINAT	FION	ACCESS FIND NO	REMARKS
61	13	24	7	SEE TRUE	P5	AIZ		MPI	4	14	TADQ
62	13	A	1/	†		GND		MPI	6	\$	GND-A
63	13		<u> 3</u>			BIZ		MPZ	40	14	E50
64	/3		1	SEE TAB	<u> </u>	GND		MPZ	251	A	GND-C
65	5		2	2"	P5	47		<i>P5</i>	GND	ļ	GNO STRIP PS
66				├ ── ├ -					_		
67	13		9	SEE TAB	P5	AL		MP4	82	14_	G0
68	A	-	0			GND		MP4	83	<u> </u>	GND-D
69			3			AZ		MP4	88	14	REV
70	<u>_</u> ;		0			GND		MP4	83	<u> </u>	GND-D
71			2	- -		83		MPI	5	14	THR
72	<u> </u>		0			GND		MPI	6	<u> </u>	GND-A
73			4	111		A8.		MP4	86	14	FEN
74			0			GND			83		GND-D
75	Щ.		1			A6			294		LWD
76			0	$\bot \bot \bot$		GND			83	<u>(5)</u>	GND-D
_77	$oxed{oxed}$		6	\bot \bot		A4			85		WRT
78			0	$\sqcup \bot$		GND			83	(\$	GND-D
79	\	1	5	\		87		\ \ \	81	14	OFL
80	13	24	10	SEE TAB	P5	GND		MP4	83	A.	GND-D

Figure 7-3. FA465-B Magnetic Tape Transport Controller Cable Assembly (Sheet 5 of 7)


ී		L	DATA SY A JOLLA A JOLLA, C	DIVISION		CODE IDENT	SHEET	11		WL.	UMENT NO 9672/485/89	A REV
CONDUCTOR	FIND	GAUGE (REF.)		LENGTH (APPROX)	ORIG	IN	ACCESS FIND NO	DESTINAT	ION	ACCESS FIND NO	REMARKS	
81	13	24)	7_	SEE 7748	P5	85		MPI	10	14	PAR	
82	A	A	0	A	P5_	GND		MPI	6	ß	GND-A	
83			3_		P4	AI		MP4	94	14	IDENT	
84			9		P4	GND		<u> </u>	101	A	GND-E	
85			2		<i>P3</i>	AIZ			84	14	BUS NEED	
86	LL.		9		P3	GND			83	ß	GND-D	
87		$\perp \perp $	4		P4	AZ			98	14	RW5	
88			9		_ •	GND			101	<u>s</u>	GND-E	
89						82		*	298	14_	NRZ	
90			9			GNP		MP4	101	S	GND-E	
91		$\perp \perp$	6			A3		MPI	24	14	FBY	
92			9			GND		MPI	6	S	GND-A	
93			5			83		MPI	20	14	FMK	
94			9			GND		MPI	6	<u>\$</u>	GND-A	
95	L		7_			A4		MP4	NC	/4	DBY	
96			9			GND		<u> </u>	83	<u>A</u>	GND-D	
97			3			B4			96	14	SOP	
98			6			GND			101	<u>\$</u>	GND-E	
99		1	2	V	<u> </u>	A5		•	97	14	RDM	
100	13	24	6	SEE TAB	P4	GND		MP4	101	À	GND-E	

ම ෙ		L	DATA SY A JOLLA I JOLLA.C	DIVISION		ODE IDENT	SHEET	12		WL DO	96721485/89	REV A
CONDUCTOR	FIND NO	GAUGE REF 1	COLOR (REF.)	LENGTH (APPROX)	ORIGIA	•	ACCESS FIND NO	DESTINAT	TION	ACCESS FIND NO	REMARKS	
101	13	24)	4	SEE TAB	P4	85		MPL	25	14	ONL	
102	A	1	6	A	P4	GND		MPI	6	A	GND-A	
103			1		P5	81		MP4	99	14	BUS BUSY	
104)	6		P5	GND		MP4	101	B	GND-E	
105			5		P4	B6		MPL	22	14	RDY	
106	Ц.	1	6		*	GND		MPL	6	<u>A</u>	GND-A	
107			7			87		MP4	93	14_	LOP	
108			6			GND		<u> </u>	83		GND-D	
109			5						299	14_	CRJ	
110			2			GND			101	<u>A</u>	GND-E	
///			4			B8_		<u> </u>	295	+	EOT	
//2			2			GND		MP4	101	<u>A</u>	GND-E	
//3						A9		MP2	44	14	HER	
114	<u> </u>	\	2			GND		MP2	32	\$	GND-B	
115	Щ.		3	\Box		89		MP4	297	14	FTR	
116		- -	2	$\sqcup \sqcup$		GND		MP4	101	A	GND-E	
1/7			7			AIO		MP2	27	14	CER	
118	$\sqcup \! \! \! \! \! \perp$		2			GND		MPZ	32	<u>A</u>	GND-B	
//9	*	1	4	Y		BIO		MPI	23	14	MOPI	
120	13	24	5	SEE TAB	P4	GND		MPI	6	A	GND-A	

Figure 7-3. FA465-B Magnetic Tape Transport Controller Cable Assembly (Sheet 6 of 7)

39			DATA 51 LA JOLLA LA JOLLA,(DIVISION		CODE IDENT 09132	SHEET	<i>1</i> 3		WL DOX	9672485	89 A
ONDUCTOR	FIND NO	GAUGE (REF)		LENGTH (APPROX)	ORIG	SIN	ACCESS FIND NO	DESTINAT	ION	ACCESS FIND NO	REMARK	s
121	13_	24	3	SEE TAB	P4	AII		MPI	21	14	TFER	
122	A	A	5	A	<u> </u>	GND		MPI	6	(3)	GND-A	
123			17			BII		MP4	95	14	MOP2	
124			15			GND		MP4	101	A	GND-E	
125	. 🗡		[_/_	▼		BIZ		MPI	16	14	FPT	
126	13		15	SEE TAB		GND		MPI	6	A	GND-A	
127	5_		12	2"	P4	A7		P4	GND		GND STRIF	P4
128		L -	ļ	<u> </u>					_			
129	_13_		 7	SEE THE	P3	AIO		MP4	296		RP	
130	<u> </u>		Y_	1	P3_	GND		MP4	101	B	GND-E	
131	4		∄ 3	\Box	P5	AIO		MPZ	242	14_	FRC BUS	
/32·			1	+++	P5	GND		MPZ	32	<u>A</u>	GND B	
/33		_	4	$\bot \bot \bot$	P4	A6		MP4	80	14	ALT FRC	
134	L-i	-	¥1	┦-	P4	GND		MP4	101	<u> </u>	GND-E	
135			3	+ + +	P3	GND		MP2	251	ļ	GND-C	<u>UNUȘED</u>
136		<u></u>	2	$\sqcup \sqcup$	P4	GND		MP2	251	<u> </u>	 	
137	*	<u> </u>	4	•	<i>P</i> 5	GND		MP2	251	ļ	<u> </u>	
<i>.</i> 38	13	24	41	SEE TAB	P5	GND		MP2	251		GND-C	UNUSED
			+	+ -+					+	 		

Figure 7-3. FA465-B Magnetic Tape Transport Controller Cable Assembly (Sheet 7 of 7)







Figure 7-4. Magnetic Tape Transport Controller PROM Set (Sheet 1 of 2)






Figure 7-4. Magnetic Tape Transport Controller PROM Set (Sheet 2 of 2)




Figure 7-5. Magnetic Tape Transport Controller Assembly Parts List (Sheet 1 of 4)

CHKD ENG	104	2002	GD				LA	DATA SYSTEM JOLLA DIVIS JOLLA,CA 91	#8 #0# !037	EQUIPMENT N	0070				
MFG	ame	Jun 3/3/2 TIT	TLE PW	SUE	ASS	5 Y -				FA46	5-B		. ,	-	
- OA	 		DEVI	CE	CON	TR	OLLE	R	į.	FSCM NO. 09132	1			i	
├	a. un	6-7-82			RE	VISIO	N RECO	8D	L		L				
REV	ECO	DESCRIP	TION	DRFT	DATE	APP	REV	ECO	De	ESCRIPTION		DRFT	DATE	APP	
A	05/9373	CL. A. RELEAS	ED A.J	BJ	6·7·82	AW									
NOTE									-			•			
								Changes to	TSIONAL DO This docume f all Using D 1.01.024.	erlopen has					
							L	AAL030			0	ETAC	IED LIST	rs	




Figure 7-5. Magnetic Tape Transport Controller Assembly Parts List (Sheet 2 of 4)

SCONTROL DATA CONTROL DATA CONTROL DATA

ASSEMBLY PARTS LIST

Assessar number			::		A 2 0 E M OL 7 D E 2 0 M P TI ON	*****	71897 USANG	RELEASE	******	*******		
96890070	۵	٨	'n	٥٠	CHIAGOY-DEVICE CONTROLLIES	ne.	FIGRES	~~\02\42		Ut/U3/47	1/ 3	,,F

~	::	**** *******		UMIT 1640.	PART BENERIFTION	10/0UT		-		=	
44	٢	10027402	2.00	υc	LECUEC, MONUFTALLIC	11			PPRI	Г	T
1	٨	15144107	2.00	e.c	T.C. TTL E FIT SHIET WAS 74CA	TAT	l i		0004	Į.	Į
2	٨	12104504			TO I ATCHATTI HEATT GARA	Tim	1		PPD4	1	l
3	4	15112701			DETUE T TEAMS	211	1		PPPA]	1
· <	r	15117200	2.00	٠.	ושר דדן הכחרים	IN			PPD4		ĺ
7	3	1=127700	14-00	7.0	10 TTIA 21 STO SEA FICIA	TA1			PEPA	l	I
Ω	٨	15124200			TA-DT - PHAL -TH-LINE	į,		'	PPDA	ĺ	I
٥	Δ	1=147200			TC-741 4 TTL 4 ATT COMPANATOR	Th			PDP4	l	l
10	٨	15154500	0.00		7476"/ONON HEY SHE DOTVEDE	IN			PEDA	l	ì
17	1	15154Pnn			10 74079	ĪN			PPDA	1	l
12	۱ ۸	15155900	1.00		TC-9401 COC GENERATER/CHECKED	IN:			OPP4	1	l
13	A	15159300			T C 7430	IF			PPDA	l	l
14		15167600			TC 75900	IN		¥*	PPD4		1
15	Δ	17184700			INTERCATED CINCHIT TIL 74193	IN			0004	1	ı
16	c	24500030			EFE EYN . 26. 100 NHUG	130			DPD4	l	ļ
17	ام	24500043			AFE FYD PEN 150 DHUS	ŤM	. 1	,	PPE4		I
18	^	24500045	4.00		DEC EVA JEL THE MANG	711		بنہ	PPP4		I
10	c	24500047	1.00		DEC EVO 250 220 DAME	TAI	1	~	PPP4		١
20	1	24500051	1.00		SEC EYN SEU 330 OHNG	IN	. 1		PPDA	ĺ	ı
21	c	24500053	1.00		DEC EYD 250 390 OHMS	IN	i	.,	PPDA	l	ł
22	7	24500055	3.00		BEC FYD 254 470 CHIC	TAI			PPPA		١
23	٦	24500063	3.00		DEC EAL SET TOUT UME	IN	· .		PPP4		l
24	c	24500071	14.00	PC		IN		- 4	PPPA		ł
25	~	24500077	1.00	FC	DEC FYD JEH JOHN HIS	ĪN			PPPA		ļ
26	C	2450028i	7.00		BEC EAU SEA ERUU UAAC	ĪNI			PPP4		ļ
27	c	24500187	1.00		DEC EVO JEN 19090 OHMS	TN	J	*	PPPA		ţ
2위	c	24500139	1.00		DEG FYD COLC. SC4 JOO OHM .	ĪH			PPPA	l	İ
29	cl	24504342	1.00		CAP FIXED COLID TA 2.211F.10V	IN		, 1 .	PPPA		l
30	c	24504353	4.00		CAP FIYER COLID TANTALIN	141	- 1		PPPA		ı
31	Λ	2519K90K	0.50	74.	THEIL CLEENE CHETNIK 3/4 CLEAD	IN	1	-	PPP3		l
33	۵	36188700	4.00		THE CAT TAHEN THE MINE & INDIT	IN			PPD4		l
42	Δ	39389000	1.00		TC-TTL 74HED	IN	- 1	X.	PPDA		l
34	Ы	20389400	2.00		TO TTE DIAL JOK NEG EDG 74H106	IN	- 1	-1	PPR4		l
36	Δ	51714rnn			X410-04-2007,0N0,41 TO-18	IN	1	7	PPPA	i	l
37	۸	517547nn			I.C. MET & PIT SHIFT REGISTED	IN	}	.1	PPPA		I
38	Δ	51761500			IC VET HEXIDECIMAL CHTS 9316	TM	1	<u></u> ≱.	PPPA		۱

GD CONTROL DATA

ASSEMBLY PARTS LIST

1	96890070	Α	Δ	ח	PW SHRASSY-DEVICE CONTROLLER	20	F44659.	06/07/87	06/02/83	2/ 3	MF
[ADDEMOLY HUMBER	REV	••	=	ADDEM DLY DESCRIPTION		P1867 V6A64	BOLEAGE	 PROCESOMO	7400 mades]
			_							1.3	-

AN A RAPONDAN	==	::	7447 NUMBER	-	UNIT 11848.	PART DESCRIPTION	M/OUT STATUS	**************************************	SPESTIVE	**************************************	=	-
An A = 17682nn 1.00 pc	30	•	e. 74 i 700		200	T. C. JOS. DIAL A THOUSE HAVE	741		35	2024		١,
### C =26,29040 1,50 In wide Fife 3n GA white 46 A RRA12Ann 1,00 PC IC 74HAH TIL DHAN 2-INPIT AND IN 2,00 PC IC 74HAH TIL DHAN 2-INPIT AND 47 A RRAR27Ann 3,00 PC IC 74HAH TIL DHAN 2-INPIT AND 48 A RRAR27Ann 49 PC IC 74HAH TIL DHAN 2-INPIT AND 49 A RRAR27Ann 40 PC IC 74HAH TIL DHAN 2-INPIT AND 40 A RRAR27Ann 40 PC IC 74HAH TIL DHAN 2-INPIT AND 40 A RRAR27Ann 40 PC IC 74HAH TIL DHAN 1 F/F W/CLFAD 51 A RRAR27Ann 50 PC IC 74HAH TIL DHAN 1 F/F W/CLFAD 51 A RRAR27Ann 50 PC IC 74HAH TIL DHAN 1 F/F W/CLFAD 51 A RRAR27Ann 50 PC IC 74HAH TIL DHAN 1 F/F W/CLFAD 51 A RRAR27Ann 50 PC IC 74SIRI TIL ALW/FINCTICM GEN 51 A RRAR2FANN 52 A PC IC 74AA TIL HEX SCHMITT TPIGFD 51 A RRAR2FANN 52 A PC IC 74AA TIL HEX SCHMITT TPIGFD 52 A RRAR2FANN 53 A RRAR2FANN 54 A PRAR2FANN 55 A RRAR2FANN 56 A RRAR2FANN 57 C RRAR2FANN 58 PC IC 74AA TIL HEX SCHMITT TPIGFD 59 C RRAR2FANN 50 PC IC 74AA TIL HEX SCHMITT TPIGFD 50 C RRAR2FANN 50 PC IC 74AA TIL HEX SCHMITT TPIGFD 50 C RRAR2FANN 50 PC IC 74AA TIL HEX SCHMITT TPIGFD 51 N POPPA 52 A RRAR2FANN 57 C RRARACANN 58 PC IC 74AA TIL HEX SCHMITT TPIGFD 59 C RRARACANN 50 PC IC 74AA TIL HEX SCHMITT TPIGFD 50 C RRARACANN 50 PC IC 74AA TIL HEX SCHMITT TPIGFD 50 C RRARACANN 50 PC IC 74AA TIL HEX SCHMITT TPIGFD 51 N POPPA 52 A RRARACANN 53 A RRARACANN 54 PC IC 74AA TIL HEX SCHMITT TPIGFD 57 C RRARACANN 58 PC IC 74AA TIL HEX SCHMITT TPIGFD 58 C RRARACANN 59 PC IC 74AA TIL HEX SCHMITT TPIGFD 59 C RRARACANN 50 PC IC 74AA TIL HEX SCHMITT TPIGFD 50 C RRARACANN 50 PC IC 74AA TIL HEX SCHMITT TPIGFD 50 C RRARACANN 50 PC IC 74AA TIL HEX SCHMITT TPIGFD 51 N POPPA 52 PC IC 74AA TIL HEX SCHMITT TPIGFD 50 PC RRARACANN 50 PC IC 74AA TIL HEX S									₹ 3	1		ŀ
46 A RARATION Q. 90 PC PIVET-CENT_THRULADARS .312 LG IN PROPA 44 A RARARITON 3.00 PC IC 74-14 TI, OATA CEL MUV ARARAZANO 48 A RARAZANO 49 DC IC 74-14 TI, THI THIRLE 3-10 ALD TN BPDA 48 A RARAZANO 49 DC IC 74-14 TI, THIRLE 3-10 ALD TN BPDA 49 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 ALD TN BPDA 40 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 ALD TN BPDA 40 A RARAZANO 40 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 ALD TN BPDA 40 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 ALD TN BPDA 40 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 ALD TN BPDA 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 ALD TN BPDA 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 ALD TN BPDA 41 A RARAZANO 42 A RARAZANO 43 PC IC 74-14 TI, THIRLE 3-10 ALD TN BPDA 41 A RARAZANO 43 RARAZANO 44 RARAZANO 45 PC IC 74-14 TI, THIRLE 3-10 ALD TN BPDA 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 ALD TN BPDA 41 A RARAZANO 42 PC IC 74-14 TI, THIRLE 3-10 ALD BPDA 41 A RARAZANO 42 PC IC 74-14 TI, THIRLE 3-10 PC IN BPDA 43 A RARAZANO 44 A RARAZANO 45 PC IC 74-14 TI, THIRLE 3-10 PC IN BPDA 46 A RARAZANO 47 PC PRAMAZANO 48 PC IC 74-14 TI, THIRLE 3-10 PC IN BPDA 49 PC IC 74-14 TI, THIRLE 3-10 PC 40 PC RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 40 PC IC 74-14 TI, THIRLE 3-10 PC 41 A RARAZANO 41 PC IC 74-14 TI,		٠.							54			١;
A A ARABATION 3.00 PC IC 7445A TTL DATA EEL MUY ARABATANO 3.00 PC IC 7445A TTL DATA EEL MUY AND ARABATANO 3.00 PC IC 7445A TTL DATA EEL MUY BPPA ARABATANO A RABARTANO A RABARTANO A RABARRANO B PC IC 7445A TTL DUML DEFORE FF IN BPPA BPA ARABATANO B PC IC 7447A TTL DUML DEFORE FF IN BPPA BPA BRARRANO B PC IC 7447A TTL DUML DEFORE FF IN BPPA BPA BRARRANO B PC IC 7447A TTL DUML DEFORE FF IN BPPA BPA BRARRANO B PC IC 7447A TTL DUML DEFORE FF IN BPPA BPA BRARRANO B PC IC 7447A TTL DUML FITD/FLOP IN BPPA BRARRANO B PC IC 7447A TTL BLU/FINCTICM GEN IN BPPA BRARRANO B PC IC 7447A TTL BLU/FINCTICM GEN IN BPPA BRARRANO B PC IC 7447A TTL DUML FITD/FLOP IN BPPA BRARRANO B PC IC 7447A TTL DUML FITD/FLOP IN BPPA BRARRANO B PC IC 7447A TTL MEX SCHMITT TRICED IN BPPA BRARRANO B PC IC 7447A TTL MEX SCHMITT TRICED IN BPPA BRARRANO B PC IC 7447A TTL MEX SCHMITT TRICED IN BPPA BRARRANO B PC IC 7447A TTL MEX SCHMITT TRICED IN BPPA BRARRANO B PC IN BRARRANO B PC IC 7447A TTL MEX SCHMITT TRICED IN BPPA BRARRANO B RABRANO B PC IC 7447A TTL MEX SCHMITT TRICED IN BPPA BRARRANO B RABRANO B PC IC 7447A TTL MEX SCHMITT TRICED IN BPPA BRARRANO B PC IC 7447A TTL MEX SCHMITT TRICED IN BPPA BRARRANO B PC IC 7447A TTL HEX SCHMITT TRICED IN BPPA BRARRANO B PC IC 7447A TTL HEX SCHMITT TRICED IN BPPA BRARRANO B PC IC 7447A TTL HEX SCHMITT TRICED IN BPPA BRARRANO B PC IC 7447A TTL HEX SCHMITT TRICED IN BPPA BRARRANO B PC IC 7447A TTL HEX SCHMITT TRICED IN BPPA BRARRANO BPPA		- 1						!		1 -	1	Ι.
47 A ARRAIZON 3.00 DC IC TAMAN TTL DIAN 2-INPUT AND IN 2004 AND ARRAIZON 2.00 DC IC TAMIN TTL DIAN 2-INPUT AND IN 2004 AND ARRAIZON 6.00 DC IC TAMIN TTL DIRE 3-IND AND IN 2004 AND ARRAIZON 6.00 DC IC TAMIN TTL DIRE 3-IND AND IN 2004 AND ARRAIZON 6.00 DC IC TAMIN TTL DIRE 7 PW AVCLED IN 2004 AND ARRAIZON 1.00 DC IC TAMIN TTL DEX 0.00 F/F W/CLD IN 2004 AND 2-IND ARRAIZON 1.00 DC IC TAMIN TTL THEX 0.00 F/F W/CLD IN 2004 AND 2-IND ARRAIZON 1.00 DC IC TAMIN TTL THEX 1.00 F/F W/CLD IN 2004 AND 2-IND ARRAIZON 2.00 DC IC TAMIN TTL THEX 1.00 F/F W/CLD IN 2004 AND 2-IND ARRAIZON 2.00 DC IC TAMIN TTL DECONORD/WIX IN 2004 AND 2-IND ARRAIZON 2.00 DC IC TAMIN TTL DECONORD/WIX IN 2004 AND 2-IND ARRAIZON 2.00 DC IC TAMIN TTL DECONORD/WIX IN 2004 AND 2-IND ARRAIZON 2.00 DC IC TAMIN TTL DECONORD/WIX IN 2004 AND 2-IND ARRAIZON 2.00 DC IC TAMIN THE ARRAIZON 2.00 DC IC TAMIN THE ARRAIZON 2.00 DC IND ARRAIZON 2.00 DC IC TAMIN TTL DECONORD/DECONORD IN 2004 AND 2-IND ARRAIZON 2.00 DC IND ARRAIZON 2.00 DC IND ARRAIZON 2.00 DC IND ARRAIZON 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2-IND ARRAIZON 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN THE ARRAIZON 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN TTL TRISTED IN 2004 AND 2.00 DC IC TAMIN THE ARRAIZON 2.00 DC IC TAMIN THE ARRAI	- 1								- FE		1	1
4 9 A 98982900	(l	1
4 9 A 98982900									1	1		1:
4 9 A 98982900					•					1		ł
A ARRAPANN		-							203	1	1	!!
57 A RARRADAN	- 1	-							86			!
57 A RARRADAN	1.0	- 1							類	1	l	l:
4 A RARASON	- 1	-1								1		!
STA A ARRASIAN \$ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		-1								,	1	!!
41 A 94945400	- 1	- 71								1		!
1.00 PC 10 7494 TI 0 101 2=TW FYC 0P IN DPP4	. 1	- 1							1.3		1	١.
### ##################################		2							1 1	1		Ľ
56. A RRAGATON P. 10 PC IC 7414 TTL HEY SCHITT TRIGER IN PRACES OF PRAGATOR 1.00 PC INSULATION-CADE PROBUE, 10-PC IN PROBLEM P. 10 PC PRAGATOR 1.00 PC INSULATION-CADE PROBLEM P. 10 PC RAGAGERO PROBLEM P. 10 PC REAR P. 10 PC R. 10 PC	- 1	^									1	H
58 C 88896700 1.00 PC TICHILATOR-CARD FRAME, LOFE IN DPPA OF A 896923100 1.00 PC FRAME-CARD (CASTING) IN DPPA OF A 896923100 1.00 PC FRAME-CARD (CASTING) IN DPPA OF A 896923100 1.00 PC 74347 TTL TRICETER HEY RED IN DPPA OF A 896923100 1.00 PC TYPE THE TRICETER OF THE TR		-							5.4	1	1	ľ
58 C 88896700 1.00 PC TICHILATOR-CARD FRAME, LOFE IN DPPA OF A 896923100 1.00 PC FRAME-CARD (CASTING) IN DPPA OF A 896923100 1.00 PC FRAME-CARD (CASTING) IN DPPA OF A 896923100 1.00 PC 74347 TTL TRICETER HEY RED IN DPPA OF A 896923100 1.00 PC TYPE THE TRICETER OF THE TR		A								1		ľ
59 C 888968600 1.00 PC FRAMF-CAPR (CASTING) IN DPPA AND ARROPATION 1.00 PC FRAMF-CAPR (CASTING) IN DPPA AND ARROPATION 1.00 PC		- 1							•			ľ
And ARROPATION 2.00 PC 1C 74367 TTL TRISTET HEY RED IN		์								PPPA	1	١١
AND A RANZOTON AND CONSECUENT TO THE TOTAL T		C		1.00					1	DPPA	١.	П
62 A 8899470A 63 A 8899470A 64 A 899470A 64 A 899470A 65 A 899470A 65 A 899400AA 65 A 899400AA 66 A 896400AA 66 A 896400AA 67 A 896400AA 68 A 896400AA 68 A 896400AA 69 B C CAD. FYO CFD 200PF 50 WOLW 69 A 89636174 69 A 89636172 69 A 89636172 69 A 89636173 60 A 89636173 60 A 89636173 61 A 89636873 62 B C CAD. FYO CFD 200PF 50 WOLW 63 A 89636873 64 A 89636873 65 A 89636873 66 A 89636873 67 A 89636873 68 A 89636873 68 A 89636873 69 A 89636873 69 A 89636873 60 A 8963673 60 A 8	40	4		2.00						DDP4	1	١
A3 A 88924708 A4 B PC GFC "FTWORK-SIP, R OTM, 2, 2K OHM IN PROBA 864 A 86400864 A64 A 86400864 1.88 OC IC-0410 16x4 OAM 3 CTATE PEG IN PROBA 864 A 86400867 A64 A 86400867 1.88 PC GEC SETTS SHITCH: 1 DOLE 7 POSITION IN PROBA 864 A 86400867 A64 A 86400867 A65 A 86636184 A66 A 86636184 A66 A 86636184 A67 PC CAD. FYO CET664 MED IN PROBA 864 A 8646870 A67 A 8646870 A68 PC CAD. FYO CET664 MED IN PROBA 864 A 8646870 A68 PC CAD. FYO CET664 MED IN PROBA 8646870 A69 A 8646870 A69		4		7.40			IN.			PPPA	ļ	ľ
A3 A 899247AB A 09 DC OFF : ETWORK-SIP.8 OTM.2.2K OHM A 04 A 94600664 1.00 OC SLIDE SWITCH.1 DOLE 2 POSITION IN DDA A6 A 846006667 1.00 OC SLIDE SWITCH.1 DOLE 2 POSITION IN DDA S5 A 84601203	Δ		2.39	₽C	REC METHORK-SIP.9 PTM.470 OHM	IN		1 2	PPPA	1	[1	
1.00 of Stipe currents 100 of Stipe 100 of St	63	Δ	889247np	4.09	PC	BES METHUBE-SID'S DIM'S'SK UHM	IN			PPP4		ı
1.99 00 50 10 20 20 20 20 20 20 20 20 20 20 20 20 20		Α	8950029K	2.00	o.C	IC-9410 IAXA DAN 3 STATE PEG	741		22	DDD4		ŀ
77 4963670 1.00 PC TRANSTETON MOUNTING PART TO-18 IN 25 PROPARED 25 PROPAR	65	A	P9600664	1.00	o C	SLIDE SWITCH. 1 POLE 2 POSITION	IN		, fig.	PPPA	1	į,
77 4963670 1.00 PC TRANSTETON MOUNTING PART TO-18 IN 25 PROPARED 25 PROPAR	44	Δ	89600667	1.00	PC	IC-7417P 4 PIT PARA SHIFT PEG	IN		1 24	DDP4		1
77 4 89636600 2 1000 PC TRANSTETON MOUNTING PART TO-18 IN ME POPPER TO A 89646201 36.20 PC CONNECTON—SOCKET LOW PROPERTY THE ME POPPER THE POPP	35	Δ	89601293	A.00	ΡÇ	DEC MET-CIP. A DIM SON/331 CHMC	IN		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DPPA		1
77 4 89636600 2 1000 PC TRANSTETON MOUNTING PART TO-18 IN ME POPPER TO A 89646201 36.20 PC CONNECTON—SOCKET LOW PROPERTY THE ME POPPER THE POPP	68	Δ	89636] 54			CAP. FYR CES . 069 MER	TA:		ří.	PPP4		ŀ
77 4 89636600 2 1000 PC TRANSTETON MOUNTING PART TO-18 IN ME POPPER TO A 89646201 36.20 PC CONNECTON—SOCKET LOW PROPERTY THE ME POPPER THE POPP	69	٨	89636172			CAP. FXD CFD .474FD FOUNCH	14.		N.	0004		П
71 4 89636800 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	70	4	A963621A						1 -4.9	D004	1	
77 # A9668200 2.00 TEAMSISTED MOUNTING PAR TO-18 IN PPP4 73 # A9676201 36.00 PC CONNECTOR-SOCKET LOW PROFILE IN PPP4	71	۵	S0836898							PODA	1	L
73 4 89676201 36 PC CONVECTOR-SOCKET LOW PROFILE IN PROF	72	اء	89668200						,1	PPP4	•	Į,
		4									1	L
74 ALMS 584 TC 4.4000 PCICONNECTOR DING TWO DIM JIMPED I INI 1.44 IDEDA	74	A	89684100	4.00		CONKECTOR PLUG TWO DIM . HIMPER	IN		78	DEDA		L,

Figure 7-5. Magnetic Tape Transport Controller Assembly Parts List (Sheet 3 of 4)

GD CONTROL DATA CORPORATION

ASSEMBLY PARTS LIST

900	77	`	_	A	וח	PW SUPAS	SY-DE	EVICE CONTROLLER	ns	FA465B				1	U5/85	-	/
4000	-		***	es.	=		4000		-	Plact Viade	94 TH	• •	~~~	7	2 200000 DATE		***
*****	::	*487 1140	***			04AH7777	V-077	*****	***		STATUS			ATE		=	•
75	A	89724302				i		CRÝSTAL UNIT-QUAR		.0000#H					PPP4	П	M
76	A	89761911				2		CAP HTCA SOV ATPE			IN				PPP4	íí	N
77		89933400				1		IC-7452AD 9 BIT O							PPPA	1	M
55	4	94375110				1		REG NETWORK. SPIN			IN		1 :		PPPA	1 1	~
45	•	94399002				1.		SWITCH SLIDE-DIP-			IN			4	PPP4		<u> </u>
78	4	95955700				1		IC MULTIPLEXER 21			IN				P004	, ,	M
70	7	96744157				1.		IC 7406 TTL HEX II			IN			9	PPPA		N
An	۱۵	96744166				2		IC 745158 TTL QUA					1	9	2004		M
91	. 1	96744172				2,		IC 7432 TTL QUAD			IN		- 1 -	Ą	PPP4		N
82		96745500				ì.		IC 745141 TTL 4-8					1		PPP4		N
67	Δ	96752425				6,		PESISTOR METWORK.			IM		- 1	,E	PPP4	ΙI	M
83	n	96870220				î.	PC.	PWR-DEVICE CONTROL	LLEP		IN			6	PPP4	1 1	N
									*								
l	- [! !	NUMBER OF LINE HIGHEST FIND NU					1			П	1

Figure 7-5. Magnetic Tape Transport Controller Assembly Parts List (Sheet 4 of 4)

The following procedure may be followed to perform MTTC operations with the magnetic tape transport:

Step 1 - Mount the Tape

Mount the desired tape reel onto the desired magnetic tape transport (MTT). If writing is to be done onto the tape, a write enable ring should be inserted into the reel prior to mounting. If no writing is to be done, the write enable ring should be removed to prevent accidental erasure.

Step 2 - Connect into the Bus

- Load Q-register bits 15 through 11 with 0, bits 10 through 7 with the proper equipment code of the MTTC, and bits 4 through 0 with the code of the bus connect command.
- 2. Load the A register with bit 7 = 1.
- 3. Execute an output instruction.

The following conditions cause a reject:

- The controller is already busy with a previous command.
- A protect fault was detected.

Step 3 - Select the Unit

- Load Q-register bits 15 through 11 with 0s, bits 10 through 7 with the proper equipment code, and bits 4 through 0 with the code of the unit select command.
- Load A-register bit 7 with a 1, bits 4 and 5 with the code of the desired transport, and bits 15 and 13 with the desired operating conditions.
- Execute an output instruction.

The following conditions cause a reject:

- A bus connect command was not executed prior to the unit select command.
- The bus was relinquished prior to the unit select command.
- A protect fault was detected.
- The controller is already busy with a previous command.

Step 4 - Position the Tape

With the controller on-bus and the transport selected, the tape must be positioned forward or backward until the point where the record to be read or written is under the read/write head.

- Load Q-register bits 15 through 11 with 0s, bits 10 through 7 with the proper equipment code, and bits 4 through 0 with the code of the director function command.
- Load A register bits 0 through 3 with the desired motion. The following commands are used for tape positioning:

Space Forward - Moves the tape forward one record to the next inter-record gap.

Space Backward - Moves the tape backward one record to the previous inter-record gap.

Search File Mark (Forward) - Moves the tape forward to the next file mark.

Search File Mark (Backward) - Moves the tape backward to the previous file mark.

Controlled Backspace - Allows the positioning of the tape back to the previous inter-record gap for a record that has just been written in error.

Rewind - Moves the tape backwards at high speed to the beginning-of-tape (BOT) reflective marker.

Rewind (off-line) - Same as rewind, but causes the transport to go off-line.

Execute an output instruction.

The following conditions cause a reject of the motion command:

- The controller is busy with a previous command.
- The transport was not selected prior to the motion command.
- A bus connect command was not executed or the bus was relinquished prior to the motion command.
- The selected transport is not ready.
- A protect fault is detected.

Steps 5 through 8 deal with reading or writing onto the tape.

Step 5 - Specify the First Word Address

- Load Q-register bits 15 through 11 with 0s, bits 10 through 7 with the proper equipment code, and bits 4 through 0 with the code of the first word address command.
- Load the A register with the first word of data to be transferred.
- 3. Execute an output instruction.

Step 6 - Specify the Bank

- Load Q-register bits 15 through 11 with 0s, bits 10 through 7 with the proper equipment code, and bits 4 through 0 with the code of the bank select command.
- Load the A register with the first word of bank in which the first word address is to be found.
- 3. Execute an output instruction.

Step 7 - Specify the Block Length

- Load Q-register bits 15 through 11 with 0s, bits 10 through 7 with the proper equipment code, and bits 4 through 0 with the code of the block length command.
- 2. Load the A register with the block length.
- 3. Execute an output instruction.

The following conditions cause any of the preceding commands to be rejected:

- The controller is busy with a previous command.
- A protect fault was detected.

Step 8 - Read or Write

 Load Q-register bits 15 through 11 with 0s, bits 10 through 7 with the proper equipment code, and bits 4 through 0 with the code of the director function command.

- Load A-register bits 0 through 3 with the code of the read data or write data.
- 3. Execute an output instruction.

The command reject conditions for read or write operations are the same as for tape positioning commands.

Reading Status: After transferring data to or from the tape, status should be checked to determine that the transfer was successful. Proceed as follows:

- Load Q-register bits 15 through 11 with 0s, bits 10 through 7 with the proper equipment code, and bits 4 through 0 with the code of the desired status.
- 2. Execute an input instruction.

Step 9 - Read Dynamic Status

Examine the contents of the A register. Bit 8 (EOP) and bit 0 (unit ready) should be set. Bit 3 (alarm) should be 0. If bit 3 is set, read alarm status to determine the cause of the alarm.

Step 10 - Read Block Length Status

Determine that the proper number of words was transferred.

Step 11 - Read Block Length Status

The A register should contain the last word address plus one.

Step 12 - Read Current Bank Status

A-register bits 0 and 1 should contain the code of the bank where the last word address plus one was found.

All status requests except Status 1 are rejected if the controller is busy.

FLOW CHARTS

This appendix contains the flow charts for the magnetic tape transport controller. They are applicable to all FA464 and FA465 MTTCs.

B-1







Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 1 of 75)





REJECT REPLY

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 2 of 75)



AUTOLOAD JUMP

2336

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 3 of 75)

B-4




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 4 of 75)




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 5 of 75)





Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 6 of 75)


B-7



A/Q EXECUTE (CONTD)

2338A

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 7 of 75)



UNIT SELECT

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 8 of 75)





Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 9 of 75)



UNIT SELECT (CONTD)

2339B

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 10 of 75)






Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 11 of 75)



BUS CONNECT (CONTD)


2340A

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 12 of 75)



CLEAR STATUS

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 13 of 75)



INTERRUPT REQUEST

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 14 of 75)





Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 15 of 75)



TRANSPORT STATUS (CONTD)

2343A

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 16 of 75)

FIRST WORD ADDRESS




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 17 of 75)





Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 18 of 75)



CURRENT WORD STATUS

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 19 of 75)





Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 20 of 75)



SELF TEST 1

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 21 of 75)




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 22 of 75)

60476010 A




Figure 8-1. Magnetic Tape Transport Controller Flow Charts (Sheet 23 of 75)




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 24 of 75)




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 25 of 75)





Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 26 of 75)



SELF TEST 2 (CONTD)

2349E

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 27 of 75)




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 28 of 75)




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 29 of 75)






Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 30 of 75)




SELF TEST 3

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 31 of 75)



SELF TEST 4

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 32 of 75)



DIRECTOR FUNCTION DECODE

2352

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 33 of 75)

B-34






Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 34 of 75)



2353B

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 35 of 75)




SET GO

2354

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 36 of 75)

FORMATTER DISABLE **RESET FF FEN SET FF ALARM FORMATTER REJECT OFLMT** RAMADD = 0A10 NO SET FF FEN RAMD = BF16 SET FF ALARM **REWIND** UJP **SET FF REW** NOOP FORMATTER DISABLE FORMATTER REJECT REWIND 2355

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 37 of 75)



ESO-4 ASSEMBLE

2356

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 38 of 75)






Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 39 of 75)



DECREMENT BLOCK LENGTH

Figure 8-1. Magnetic Tape Transport Controller Flow Charts (Sheet 40 of 75)



TERMINATE FORMATTER BUSY

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 41 of 75)




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 42 of 75)





Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 43 of 75)



VARIABLE ERASE CONTROLLED BACKSPACE

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 44 of 75)






Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 45 of 75)



READ DATA

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 46 of 75)



READ DATA (CONTD)

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 47 of 75)




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 48 of 75)




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 49 of 75)






Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 50 of 75)



READ DATA (CONTD)


2364E

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 51 of 75)




READ STROBE SUBROUTINE

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 52 of 75)



2365A


Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 53 of 75)



TERMINATE READ


2366

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 54 of 75)



TERMINATE READ (CONTD)


Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 55 of 75)



TERMINATE READ (CONTD)


2366B

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 56 of 75)



WRITE STROBE SUBROUTINE

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 57 of 75)



WRITE STROBE SUBROUTINE (CONTD)

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 58 of 75)




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 59 of 75)






Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 60 of 75)



2368B

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 61 of 75)



2368C

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 62 of 75)





Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 63 of 75)



2368E

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 64 of 75)






Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 65 of 75)



ASSEMBLE/SENSE NEXT READY

2370


Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 66 of 75)



ASSEMBLE/SENSE NEXT READY (CONTD)

2370 A

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 67 of 75)



ASSEMBLE/SENSE NEXT READY (CONTD)

2370B

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 68 of 75)




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 69 of 75)




Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 70 of 75)

60476010 A






Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 71 of 75)



AUTOLOAD (CONTD)

2372B


Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 72 of 75)



OFF LINE MAINTENANCE

2373


Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 73 of 75)



OFF LINE MAINTENANCE (CONTD)

2373A

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 74 of 75)



OFF LINE MAINTENANCE (CONTD)

2373B

Figure B-1. Magnetic Tape Transport Controller Flow Charts (Sheet 75 of 75)

B-76

This appendix contains the firmware list for the magnetic tape transport controller. Although the firmware list specifically reflects the FA464-A MTTC, it is equally applicable to all FA464 and FA465 MTTCs.

	66A PAGE I DATE E 11/11/11	
A property of the property of	The second secon	
0001	NAM FA464A	200000
nnns .	基礎學 하겠다. 이 아이는 아이는 아이는 아이는 아이는 아이는 아이는 아이지 않아 나는 아이는 아이는 얼마나 나는 사람이 없다.	000003
0003		000004
0004		000005
0005	· · · · · · · · · · · · · · · · · · ·	000006
000K	· · · · · · · · · · · · · · · · · · ·	000007
0007	緊張性 하다 가장 다른 사람이 모든 것이 되었다. 그는 그는 그는 사람들은 그는 사람들은 모든 사람이다. 상으로 다 하는 것이다.	000008
' NOOR	建築學 화가 되면 사진 되는 이렇게 하는 것들이 하는 그는 것이었다. 그는 그는 그 가장 약이 되었다. 이 나를 들었다. 이 하는	000009
0009	MICRO PROGRAM ASSEMBLER **	000010
0010	LCTT/FORMATTER CONTROLLER FA464-A 89	
0011	R9601266 REVISION 04	-0000£5
0012		000013-
0013		000014
0014		000015
0015		000016
0.014		000017
0014		000018
0019	MACROS DEFINITIONS ***	-000019
0020	는 바람가수가 잘못하셨다는 모임이 하는데 이 그는 그는 그는데 그는데 그리는 하다던데 보고 못하나 없다.	000020
0021	요즘이 가게 됐다. 그는 사람들은 얼마를 보고 있다는 것이 되었다. 그는 그는 사람들이 가지 않는 사람이 가지 않는 사람이 가지 않는 사람들이 되었다.	000081
0.022	CIP MAC HC+JA CONDITIONAL JUME-1F-+JC+ GO TO +JE+	
	VFD N170*X67*JC**X97*JA**=START	+046053
AR24		000024 000025
0025	UJP MAC JA UNCONDITIONAL JUMP-GO TO JAS	4
0026	VFD N7/0.X9/1JA'-START1	000026
0027		000027
nnaa =====	LOC MAC DEC LOAD CONSTANT-LOAD TO PRESENT	000029
	VFII N4/\$8+X4/'D'+X8/'C'	0,00000
010	FAIC	000031
0031	LADOR MAC DOAD LOAD ADDRESS-LOAD OF BY	000032
0032	VALUE OF LAREL IAD!	000033
0033	VFD N4/\$8:X4/'D':X8/'AD'-START]	000034
0074	FMC	000035
0.035	SEFEL MAC FEEL SET FULL FLOP & CONTROL LINE	
0.036	SET FEF & PROVIDE POLICE ON TOE	000037
0037	VFD N4/\$8•X4/!CL!•N2/0•X6/!FF!	000038
0038	韓國왕의 HONG 하지 사용 중 중인상 하면 하다 하는 사람들이 되는 사람들이 되는 사람들이 되었다.	000039
0039		000040
0040		000041
0041		540000
==1042======		000043
0043	종류 , 사용 경향, 보고 하는 것이 되고 있는데 그는 사람들이 되는데 되는데 되는데 되었다. 그 그 없는데 다른데 되었다.	000044
0044	조차 , 현 향을 통통하게 하는 사람들은 사람들이 되는 사람들이 되는 사람들이 다른 사람들이 되었다.	000045
0045		000046
		000047
1047		gnon48
0049		-000049
0049	[25] ^ 24 [25] [25] [25] [25] [25] [25] [25] [25]	000050
0050'	좋았고 사람들이 가장 하는 사람들이 되었다. 그는 사람들은 사람들이 되었다는 것이 되었다. 그는 사람들이 되었다.	000051
0051		000052
1057		000053
0053		000054

	E / 45/4	PAGE 2	
	The second secon	A Section of Control o	
nn54 .	RFFCL M		OP & CONTROL LINE 000055
0.055		RESET FEF & PROVID	F PULSE ON *CL* 000056
0056	<u> </u>	Controlled 1 mars, and the property of the Sharing Specialists of East Lat. 1 m. 1, m. 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	000057
0057			00005A
-0058	ALA V		CONFYI - 000059
0059			DE PULSE ON TOUT
บับษับ	<u>∨</u> !		000061
0061	E!		000065
0062	CLOJ M		The state of the s
0063			DE PULSE ON ICL! 000064
-0054		the barrier of the same of the	000065
-0065			000066
0066	SFF		
0067	V		000068
0068			000009
በሰሉዓ		The state of the s	FLOP=RESET FET 000070
0070		The state of the s	000071
0071		Transmission (Indian State (In	
0072			000073
0073	4		000074
0074		NA THYEN ACCOUNT OAT	
		** INTER REGISTER LOGI	
0076		The control of the co	000077
0078	*	The first of the f	00007A
0079	TA M	SA.D TRANSFER A:	000079 SA>D 000080
0079	*		
0081	V E		000081
0002	E CA M		000082 000083
0083			
0084	F		000085
0085	TR M		SR>n 000086
0086	VI CONTRACTOR VI	그는 그런 사람들이 어느 하는 것이 되었다. 그는 그는 그는 그는 그는 그는 그는 그를 가는 것이 되었다. 그는	000087
0087	F		90008
0088	e e e e e e e e e e e e e e e e e e e		
.non9	The state of the s	The best of the base of the same of the base of the ba	000096
0090	EI		000091
0091	ČP M		
0002	v.		000093
0093	Control of the Contro		000094
0094			2000095
0095			
0096			000097
0097			000098*
0008			000099
0099			000100
00.00			000101
0101			000102
0102			000103
0103			000104
0104			000105
0105			000106
0106		The contraction of the contracti	000107

	FAGAGA	PAGE 3	DATE: 11211211	+
22 17 172	An artificial figuration of the company of the comp	Commence and Comme	A CONTROL OF THE CONT	The second secon
Professional Control of the Control	The second secon			A STATE OF THE STA
0107				000108
0109	ČLEAR MA	ic ń	CLEAR : 00>D	000109
0110	VF			000110
0110	A COLOR OF THE STATE OF THE STA		The second control of	
0111	SETONE MA	The strategies from the Control of the Strategies of the Strategie	SET TO ONE! EF>n	000112
E 10112	VI		water that the territories are the control of the c	000113
0113	EN	IC		000114
0114	OR MA	C SA+SB+D	OR: SA.OR.SB>D	000115
การ	VF	D N2/\$3.X2/1581.X4/10		000116
0116			The state of the s	000117
0117	COR M/	C SA+SB+D COMPLE	MENT OR (NOR) I (SALORISALZ===>D	000118
EE-0118	The second secon		1.N5/\$2.X3/15A1	000119
0119	THE STATE OF THE S	ic		000120
0120	ORCA MA	C SA+SR+D OF	R COMPLEMENT R: SA.OR. (SR/)>D	000121
0121	<u> </u>			000122
E 10122	The state of the s			000123
0123	OPCO M	C SAYSBYD OR	COMPLEMENT AT (SA/) OR SB>D	000124
0124		D = N2/\$3.X2/'SB'.X4/'D'	!+N5/\$1A+X3/!SA!	000125
0125	EN SEN SEN	Called and the control of the contro	그 그 그는 그 그 이 그는 그 그 그 그 그 그 그 없는데	000126
0126	XOR MA	C SA+SR+D	FXCLUSTVF OR: SA.XOR.SB>D	000127
0127	VF	D N2/\$3.X2/!SB!.X4/!D!	1.N5/8C.X3/15A1	000128
0128	E	angili mangantang katang mangang panggangan ang mangang mangang mangang mangang mangang mangang mangang mangang	The control of the financial of the financial of the control of th	000159
0129	CXOR P/	C SA+SB+O	COMPLEMENT EXCLUSIVE ORI	000130
E - 0130			(SA-XOR-SR) Zwwsh	000131
0131	VF	D N2/\$3+X2/*SB*+X4/*D*	'+N5/\$12+X3/'SA'	000132
0135	EN	C		000133
0133	ANDAR MA		AND A R: SA.AND.SR>D	000134
0134	Application of the control of the co	n N27\$3+X2715B1+X47101	+N5/\$16+X3/!SA!	000135
0135				000136
E 0136	CAND MA	C SA+SB+D	COMPLEMENT AND (NAND):	000137
0137			(SA.AND.SR)/>D	000138
0138	re will read to VF		1.N5/\$B.X3/1SA1	000139
0139	E		and the second s	000140
0140	ANDCA MA	C SAYSBYD AND	COMPLEMENT AT (SAZ) AND SE D	000141
0141		Character for the fall of the second decreased from the second se	NS/\$4.X3/!S&!	000142
E 1142	F.	and the control of th	For their industries these (1994 for 1994 (1994) (1994 in the confidence of consistence dependence appeals the plantage of the confidence	000143
0143	ANDCB MA	C SA.SB.D.	AND COMPLEMENT RE	000144
0144			SA.AND. (SR/)>D	000145
0145	VF		'.N5/\$E.X3/'SA'	000146
0146		As a series of the series of t	to make a provide a laphage production of the first of the first and a Philipsel and the first and a program of the first and a p	000147
E 0147			The Control of the Co	000148
Е П 4 Я П П П П П П П П П П П П П П П П П	a Charles of the second plant of the second		Maria - Commente Committee (Committee Committee Committe	000149
0149				000150
0,150				000151
0151	•		Principle, Anni massamin'i debenjara i mandri di Anni S. Michaellara, i mandri na di america e el administrativo dell'anni na mandri i giri i santi Principle di amendrativo proportione di constituto di montre dell'anni di amendrativo di amendrativo dell'anni	000152
0152				000153
0153				000154
0154	The Maria Villagian and the Committee of	Mag of Satura	The state of the s	000155
0155	. [- 독급통종 큐모보트 경기	報義 (利益) 10 (10 (10 (10 (10 (10 (10 (10 (10 (10		000156
0156	이 사람, 통증한 즐겁는 살을 받는			000157
E 0150			Windows Control of the Control of th	000158
0159			No control of the Con	000159
		мереру 4 укупурания и болого прости по подружения в прости по под прости по под пости по под под по под по под В прости по под по	уруу тоо жана барына олон күрөө жүгө бүсү үчө тоо жетей. Элгуу түрөө күрөө күрөө бүсүнүн барында бары	000160

	FAGAGA		PAGE 4	DATE: 11/11/11	
•	A 1 TABLE STATE OF THE PROPERTY OF THE PROPERT		The Control of the Co		
1160	•		** INTER REGI	STER ARITHMETIC OPERATIONS ##	000161
1161	*				000162
11.62		***** * · · · · · · · · · · · · · · · ·		and the second s	000163
163	The second control of the second contro	Profession and Control of the Contro	A CONTROL OF THE CONTROL OF T	The state of the control of the cont	000164
164		And the second s	To make the larger and combinations of the secondary and the secon	FLIP-FLOP CN SHOULD	000165
165			The second section of the section of the second section of the section of the second section of the section	HE PROPERLY SET OR RESET	000166
166	. ₩			BEFORE AN ARITHMETIC OPERATION	000167
167	*			IS EXECUTED.	000168
168	•	and the same of the same of the same of	المراجع والمستوان والمستوا		000169
169	The second secon		And the second s		000170
170		MAC	SASO	INCREMENT: A1 -SAELSD	000171
171			The control of the co	CONDITION CHET	000172
172		VFD	N4/\$C+X4/!D!+N5/\$1+X		000173
173		EMC			000174
174	DÃ	MAC	SA • D	DECREMENT A: SA-1D	000175
175	The second of th		Consideration (Consideration of the Consideration o	CONDITION CN=1	000176
176		VFD=	N4/EC+X4/'D!+N5/51F+		000177
177	The state of the s	FMC			- 000178
178	PLUS	MAC	SA+SB+D	PLUS: SA+SR>D	000179
179	•			CONDITION CN=0	000180
180		VFD	N2/\$3+X2/!SB!+X4/!D!		
181	The same of the sa	FMC	The company of the Control Teach Teach (Teach Teach Te	(C. C. E. M. M. C. M.	SHIDDO
182	MINUS	MAC	SA+SB+D	MINUS: SA-SH>D	000183
187	Transit I also to the control of the			CONDITION CN=1	000184
184		VED	N2/\$3.X2/1SB1.X4/1D1		000185
185		EMC	THE STREET OF THAT IT	THE SECOND SECON	000186
186	PLUST		SA+SB+D	PLUS INCREMENT: SA+SB+1>D	000187
187				CONDITION CN=1	000188
188		VED	N2753+X27'58!'+X47'D'		000189
189		FMC		The state of the s	000149
190	LSFT	MAC	SA • D	LEFT SHIFT: SA+SA>D	000191
191	8	1160		CONDITION CN=0	000191
192		VFD	N4/\$C+X4/1D++N5/\$19+		
103		- EMC		A STATE OF THE STA	000193
194	E E E E E E E E E E E E E E E E E E E	Constitution of the second	SA.D. LEFT	SHIFT INCREMENT! SA+SA+1>D	000194
195				CONDITION CN=1	000195
196		VFD	N4/5C+X4/1D++N5/519+		000196
197		EMC	1141 mC 4 b 4 10 1 4 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1	nur unt	000197
198		1. (1)			000198
199			Commission of the property of the commission of	The control of the co	000199
200		The second secon	The control of the co	The control of the co	000200
201			The companion of the co	The second secon	105000
202			on new manifest resident manifest manifest of the second s	The state of the s	000202
	X X				000203
203 204					000204
204					000205.
205				The second secon	000206
206			And the second s		000207
207				As any first temperature of the first state of the	000208
	and the second of the second	international des			602000
209					
209					012000
				in nontribution and the contribution of the co	\$15000 115000 015000

	FASS4A		PAGE 5	DATE: 11/11/11	
	An in a proposal contract and c	A CONTRACTOR OF THE CONTRACTOR		The first of the property of the control of the con	
0213	COMPR	MAC	SA+S8	COMPR: SA=SR ?	000214
0214	#			CONDITION CN=1	000214
0215	₩			THE RESULT IS SENSED ON THE	000216
0215	The control of the co	The second second	A=R	PIN OF THE ALU. THE DESTINATION	000217
0217	The second secon	The second secon	Comment of the Commen	IS AN UNUSED REGISTED!	000218
E 2021A				THEREFORE DATA REMAINS	000219
0219	•			UNCHANGED	000550
0.550		VED	N2/\$3+X2/*SB**N9/\$	6D+X3/15A1	000221
1251		FMC	man manager and the second of	The state of the s	000222
0222				The second control of	000553
0223 0224	A STATE OF THE PROPERTY OF THE			A control of the cont	000224
0225	IRAP	MAC	M.SA.SB.D IN	TER REGISTER ARITHMETIC (GENERAL)	000226
0226	1080	I' MG	NY SA YSBYD	THIS INSTRUCTION COVERS ALL 16	000227
0227	*			AVAILABLE MODES OF ARITHMETIC	000228
0228			Configure (Marchine Continue)	OPERATIONS. ALE 16 MODES	000559
0229				DEPEND ON THE STATE OF	000230
0230	The second secon			THE CN FLTP-FLOP.	000231
0231	og de la companya de			REFFER TO TRAR MODE DEF.	000232
0232					000533
0233					000234
0234	Specific algorithms of the product of the state of the st	VFN	- UA-744 VA 22.004 V. 1.	D'•X4/!M'•N1/\$1•X3/•SA'	000235
0236		EMC	NEE \$31427 138 1447 1	U13A4/ M11N1/311A3/13A	000236
0237	10 K 1 K 1 K 1 K 1 K 1 K 1 K 1 K 1 K 1 K	LILL		The state of the s	000237
0238	NOOP	MAC			000238
0239			다 가 바이트 얼마 된다. 	NO OPERATION	000240
0240		and the second s	து நடங்கள் இணுக்குவது வின்ற இவர் இடன் இடன் இடன்ற வின்ற கிறுவரும் இவர்கள் இவர்கள் இடன்ற இறைப்படுக்கு நடங்கள் இவ அது இது வின்றுக்குவத்தின் இரின்ற இன்றுக்குவரை வின்றுக்கு நடக்கில் அன்று அமுகையின் அமைக்குவரும் அவருக்கில் இரு அது அது அது அது அது இருக்கு இரு அது அது அது அது அது அது அது அது அது அத	(a) A. C. C. A. C. A. C. A. C. A. C. M. C. A.	000241
0241		VFD	NY 6/SEFFF	Lead of the second of the seco	000242
E 0545	And the second s	EMC -		The control of the co	000243
0243	SPARE	MAC			000244
0244				SPARE-	000245
0245		nementalism in the confidence of the confidence		REMAINS UNBURNED	000246
0246			NI6/SFFEF	The first of the second of the	000247
		EMC	Transferred Conference of the State of the 18 mans. The State of the 18 mans of t	A CONTROL OF THE CONT	000248
Section for the section of the secti				The state of the s	
					4
Service control on the company of the control control company of the control c	er gemen pylodigiaet magin mår side side forgår mår fill ett gegen pår med er til med grende side for det side grende side og er for sykoning signerere det pår filled gredleden grende grende side om side fillede fillede fillede side fillede det side og er forgår fillede gredlede fillede gredlede fillede gredle side fillede fillede fillede fillede fillede fillede fillede gredlede fillede filled		production and the district of the control of the c	and the state of t	A STATE OF THE STA
For the control of th				The second of th	
grammer and the particular and the control of the c				parties for the control of the contr	The same and the s
L			gerger		· .
		See also	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		فمستسبع سيبيا

	FA464A	PAGE 6	DATE: 11211/11	•
0249	#		**** TRAR MODE DEFINITIONS ****	000250
	Allendaria (1965) Allendaria (1965)			
0251	0000	EQUMODEO(\$0)	MODEQ: SA+ZFCN==>D	000252
0252		EQU MODE1(\$1)	MODE1: (SALOR.SH)+CN===>D	000253
0253	50002	EQU MODE2(\$2)	MODE2! (SA.OR. (SBZ!) ACN = TO	000254
0254	0003 0004	FQU MODE3(\$3) EQU MODE4(\$4)	MODES: FFFF+CN>D	000255
0256	0004	FQU MODE 5 (\$5)	MODE4: SA+(SA.AND.(SB/))+CN>D MODE5:	000256 00025 7
0257	The second secon	FAO MOVE TO BE	(SA.OR.SR) • (SA.AND. (SB/)+CN====20	000258
0258	0006	EQU MODE6(\$6)	MONE6: SA-SR-1+CN-=->N	- 000259
0259		EQU MODE7(\$7)	MODE71 (SA.AND.(SR/1-1-CN>D	000260
0260	0008	FOU MODES (\$8)	MODER: SA+(SA.AND.SR)+CN>D	000261
0261	0009	EQU MODE9(\$9)	MODE9: SA+SR+CN>D	000262
0262	0004	FOU MODEA(SA)	MODEA:	000263
0267			(SA.OR.(SR/)).(SA.AND.SB)+CN===>D	000264
0264		FOU MODEB (\$B)	MODER: (SA.AND.SB)-1+CNXD	000265
275	· · · · · · · · · · · · · · · · · · ·	EOU MODEC (5C)	MODEC: SA+SA+CN-++>D	000266
0266	0000	EQU MODED (\$D)	MODED: (SA.AND.SR)+SA+CN>D	000267
0267		EQU MODEE (SE)	MODEE: (SA.AND.(SR/))+SA+CN>D	000268
0268	000F	FOU MODEF (SF)	MODEF: SA-1+CN>D	000269
			The property of the second sec	Andrew of the Control
		compagning of the grain with a shape of making and the stage and the stage of the s	A CONTROL OF THE CONT	The second of th
	9		And the state of t	and the second of the second o
		is note the large and it can be approximated to appropriate property or continue and its immunity and its installation of the continue of the continue and its immunity and its	The major for the control of the con	Models regional and the analysis of the second of the seco
			The second secon	
		By page of the property of	AND CONTROL OF THE PROPERTY OF	TO BE THE THE TAX TO SERVE THE TAX TO SE
				Processor of the State of the S
Parties on the design of the parties		papamental de la proposition del la proposition de la proposition de la proposition	Support for the property of the control of the cont	
permitting of the control of the con		And the second s	The second process of the contract of the cont	
			and the party of the second of	
	and property of the second sec	and a service and the control of the	oppose to some the some the solution of the so	

0271			#### DEST	INATION REGISTERS ***	000272
The second secon	p or the first property of the company of the compa	The second secon		The state of the s	A CONTROL OF THE PROPERTY OF T
0273	0003	FOIL	NU(\$3)	NOT USED	000274
0274	0004	EQU	RAMADD (\$4)	RAM ADDRESS	000275
0275	0005	FQU	BANKD (\$5)	COMPUTER MEMORY BANK	000275
0276	0006	EQU	RAMD (\$6)	RAM	000277
0277	0007	FOU	PCD (\$7)	PROGRAM COUNTER	000278
0278	0008	FQU	WCD (\$8)	WORD COUNTER	000279
0279	0009		AOUTUD (\$9)	A REGISTER OUT UPPER ATTE	000280
0280	000A	EQU	CWALD(\$A)	CURRENT WORD ADDRESS-	000281
0281		4416	Section 1	LOWER BYTE	282000
2850	000B	FQU	CWAUD (\$B)	CURRENT WORD ADDRESS-	000283
11293				UPPER RYTE	000284
-0784	==nonc	EDIF-	AOUTED (SC)	A REGISTER OUT LOWER ATTE	000285
0285	=0000=	EQU	BESFD(20)	BUFFER 2 LOWER BYTE	000286
0286	000E	EQU	RF2UD(SE)	BUFFER 2 UPPER BYTE	000287
0287	000F	EQU	BREGD(\$F)	R REGISTER	000288
0288	0000	EQU	NU1 (\$0)	NOT USFD	000289
				The Control of Market (1974) and of 12 (2014) is the "Arrivan And Broad-State and Angigues" administration in Indian Angigues and an igues and an angigues and angigues angigues and	political for the state of the
		And the second s			
The state of the s			 Approximation of the control of the co	de California	
			폭충한 경기 그 시민이는 이기를		
어른 글림빛()			선생님들이 그리고 하는데 그리다.		
The second section is a second section of the second section of the second section is a second section of the section of the second section of the section of th					
The state of the s		Appelle productive in the contract to the contract of the cont	Biomachiga (ed. 100 pagainet author (ed. 100 pagainet) and a party of the control	A continuous de tables que la continua de la continua de la continua de la continua de la con	
			an delikulukukukukuku jaruhin salamin (1900) anda indusir salamin salamin salamin ja daa surum burum salamin s Marianisia da jaruhin salamin br>salamin salamin salami salamin salamin salami	effective in the control of the first of the control of the first of t	ere in der State in der
			and the state of t	Cold Birl (MacAddistrian Teams) and control to the	and the first file that the control of the control
			en e	e man san enamen en elimitatio per social estadore es e son e sem se por representanta de la combión cerco des mesos habías e social. A combión el contenta del del descripción de la combión	melle Miller stenen plansfererelliger. Eller in protestivit Eller Frys, mill, reducer, our group yaz fr
				The Conference of the Conferen	The second secon
				the first one of the second state of the secon	
				grand Maria Migration and the control of	

		Andrews and the second second					
0290	***			#### SOUR	CF A-REGISTERS ****		000291
0292	0000	FOU	RAMS (50)		RAM	The second secon	000293
0293	0001		₩CS(\$1)	produced the second of the sec	WORD COUNTER	Control of the contro	000294
0294	0002		AINLS(\$2)		A LINES IN LOWER !		000295
0295	0003	EOU	AINUS (\$3)		A LINES IN UPPER I		््000 2 96
0296	0004	EQU	BREGS (\$4)	·	'A REGISTER	· · ·	000297
0297	0005	EOU	05 (\$5)	and the statement of the company of the same of the sa	O LIN		000298
0208	0007	FOU.	PC5(\$7)		PROGRAM COUNTER		000299
	ter terri il usar esti suo i restata e refere di diretta apparatamente propositione di 1 è monta di 10 monta di			a. In addition of the adversarial of the adversa	The second secon	Angele Control of Language P Control of State Control of	
0300	•	type i tv		HANA SOUR	CE B REGISTERS ****	* -	000301
						• •	
0302	0000	rou	CWAL51401		COURENT-WORD ADDRI		000303
0303 0304	n001 •	FQU	CWAUS(\$1)			VER RYTE	000304
0305					COURENT WORD ANDRI	PER BYTE	000305
0305	0002	EQU	BF2LS(\$2)	1.37.1	BUFFER 2 LOWER BY		000306
0305	0002	EOU	BF2US(\$3)		BUFFER 2 UPPER BY		000307
J. L.Y. January							
				And the state of t	A second of the		
			The second secon		A CONTROL OF THE PROPERTY OF T	The second section of the section o	
						$(-1)^{n} = (-1)^{n} $	
			pppersong tips and qualifying papers, is a surpropried to lating or to a personal papers of the papers of the personal papers of the pers	nger committee and experience is and material attack on the square, which is seen it is not proposed throughout throughout a singularity transformation, specific transformation, and is allowed throughout the square of the control of the control of the control of the company, and a probability of the control of the co			
				and provide the control of the contr	A TANK OF THE PROPERTY OF THE	The state of the commence and the state of t	
				The second secon			And property of the control of the c
					•		
one of the control of			e Principalitati di Principalita di Santa Anglia, managang agai, magang anakan da managan Principalita managan managan managan ganggan yang principalita da managan santa da managan santa da managan sa	angunt a maran mana ngara ay an manan mananan tangan kanan mananan sa manan na manan na manan na manan na mana Manan sa manang ka manan na m		na angalandi kalangan angalangan kalangan kalangan kalangan kalandi kananda dan kalandi kalandi kalandi kaland Perunggan kalandi kala	
			particular designated for garanteen or a release seen, or a service of a service of the service	and the second section of the control of the second section of the second section of the section of the second section of the sec			
					Control of the Control of the State of the S		
	· · · · · · · · · · · · · · · · · · ·	and the first and the second					

0309		-	ቀቀቀ ሮበለነ	TROL LINE	DEFINITIONS ***	reference destruction of the control	000310
0.117	교육 (교육) 경험 등 		Con	. CINC	DEFINITIONS """		000310
	Control of the contro			and the second of the second o			And the second s
	0000 000C		CDMAER (\$D)		CLEAR DMA ERROR		000315
0312 0313	0004		CLDSTR(4)	CL4	CLEAR FIRST OF DATA		000313
0314	0004 000A		CLHER (SA)	CL10	CLEAR HARD FRROR LATCH	1000	000314
0315	0007		CLSTAT(7)	CL 7	CLEAR TRANSPORT STATUS LATO		000315. 000316
0316	0005		CREQ(5)		CLEAR DMA REQUEST		000316
0317	0002		DMAREG(2)	CL2	DMA REQUEST		000318
	non1		ERFJ(1)		PREJECT		000319
0319	0003	EQU	RPLY (\$3)	CL3	REPLY		000320
0350	0008		SBF1F(8)	CL8	SET RUFFER 1 FULL		000321
0321	0009	ENIL	FREAR (A)		AMT ALLEMAN A ALL.		
	manifester bei de general er menter ber menter ber er an er		SBF2F (9)	CL9	SET_BUFFER_2_FULL		_000322
0355	000A ===	FQU	SFTHER (SB)	EECE11	SHIFT HARD ERROR LATCH		000323
	manifester bei de general er menter ber merker ber er e	EQU EQU		CL11	SET BUFFER 2 FULL SHIFT HARD FRROR LAICH SET READ STRORE LAICH SET WRITE STORE LAICH		CONTRACTOR OF THE PARTY OF THE
0353 0355	000A 0006	EQU EQU	SPINER (\$8) SRSIR (\$6)	CL11	SHIFT HARD ERROR LATCH SET READ STROBE LATCH		000323 000324
0353 0355	000A 0006	EQU EQU	SPINER (\$8) SRSIR (\$6)	CL11	SHIFT HARD ERROR LATCH SET READ STROBE LATCH		000323 000324
0353 0353	000A 0006	EQU EQU	SPINER (\$8) SRSIR (\$6)	CL11	SHIFT HARD ERROR LATCH SET READ STROBE LATCH		000323

#4464A	PAGE 10		11/11/11

0327		₩ ₩ ₩₩	P CONDITI	ON DEFINITIONS ***	00032
0329	0003	FQU ADRERR(3)	JC46	DMA ADDRESS ERROR	00033
0330	AS00	EQU ALARMUC(\$2A)	7065	ALARM	00033
0331	000E	FOU ALDENUC(SE)	JCIO		00033
0332	002F	EQU ALTERC (\$2E)	JC60-	ALTERNATE FORCE	00033
0333	0027	EQUE AUTOLD (\$27)	JC24	AUTOLOAD SWITCH	00033
0334-	0000		JC97	AUXILIARY	
0335	0019	EQU BF1F(\$19)	J033	BUFFER 1 FULL	00033
0336	0007	EQU BF2F(7)	JC44	BUFFER 2 FULL	00033
0337	0014	FQU BMDL(\$14)	JC85	B REGISTER BIT 5	00033
0338	0028	FOU RMSR (\$2A)	JCA3	R REGISTER BIT 7	10033
0339		FQU RUSBSY (\$2F)			00034
0340	nooc	EQU CER(SC)	UC91_	CORRECTED FRROR	00034
0341	0010	EQU CERSTUC(\$10)	JC87	CORRECTED ERROR STATUS BIT	00034
0342	0000	EQU COUT (\$D)	JC41	ALU CARRY OUT	00034
0343	0050	EQU CRCERJC (\$2D)	7021	N/A TO LCTT	00034
0344	======================================	EOU CRJ1\$311	JC77	COMMAND REJECT	00034
0345	0018	FOU CVAUL(\$18)	JC32	CURRENT WORD REG BIT 16	00034
0346	=_noi7====	FOU CWAUM(\$17)	JC34	CURRENT WORD REG 17	00034
0347	001F	EQU DMAWCP(\$1F)	JC30		00034
0348	000E	EQU EOT (SE)	JC90	END OF TAPE	00034
0349	0020	FOU FOTSTUC(\$20)	JC67	END OF TAPE STATUS BIT	00035
0350	0005	FOU FOUALISF!	JC40	ALU A EQUAL B	00035
0351	==013c===	FOU FAYISSCI	JC51	FORMAITER BUSY	00035
0352		FOU FMK(\$30)	JC57	FILE MARK	00035
0353	0036	FOU FPT (\$36)	JC54	FILE PROTECT	00035
0354	0013	EQU FRSTOT (\$13)	JC36	FIRST DATA (N/A TO LCTT)	00035
0355	0009	FQU HEROUT (9)	JC43	HER OUTPUT	00035
0.756	1010	FOU HEWRD (\$1D)	==JC31=	HALF WORD INZA TO LCTT)	00035
0357	003/	EOU TOENT (\$3F)		IDENTIFICATION BURST	00035
0358	3500	EQU INX2UC(\$26)		INDEX 2	00035
0359	005B	EQU LDP(\$2B)	7CSS	LOAD POINT	00036
0360	0015	EQU LRCRCJC(\$12)	JC86	CHECK CHARACTER FLAG	00036
0361	003E	FQU MOP1(\$3E)	JC50	MODE OPTION 1	00036
0362	0030	FOU MOP2 (\$3D)	===JC71=	MODE OPTION 2	00036

1.544
Composition Composition
Composition Composition
3 (\$A)
DMP(\$2)
ATJC(\$A) JC13 OFF LINE MAINTENENCE 00037 JSJC(\$1E) JC80 ON_BUS 00037 LN(\$23) JC53 ON LINE 00037 LN(\$23) JC76 ON/OFF LINE SWITCH 00037 L(\$35) JC75 NRZI 00037 LT(\$34) JC55 PARITY BIT LATCH 00037 LR(\$1) JC45 DMA PARITY ERROR 00037 JC(\$1A) JC45 DMA PARITY ERROR 00037 PRT(6) JC14 PROGRAM PROTECT 00037 LT(\$B) JC42 DMA PROTECT FAULT 00038 LJC(\$A) JC12 REQUEST ALTERNATE INTERRUPT 00038
15JC(\$1E)
(\$38) JC53 ON LINE 00037 [U(\$23) JC76 ON/OFF LINE SWITCH 00037 [(\$35) JC75 NRZI 00037 [T(\$34) JC55 PARITY BIT LATCH 00037 [RR(5) JC45 DMA PARITY ERROR 00037 [C(\$1A) JC82 SELECTED PARITY 00037 [RT(6) JC14 PROGRAM PROTECT 00037 [LT(\$B) JC42 DMA PROTECT FAULT 00038 [JJC(\$A) JC12 REQUEST ALTERNATE INTERRUPT 00038
LN(\$23)
(\$35)
T(\$34)
RR(5) JC45 DMA PARITY ERROR 00037 JC(\$1A) JCA2 SELECTED PARITY 00037 PRT(6) JC14 PROGRAM PROTECT 00037 LT(\$B) JC42 DMA PROTECT FAULT 00038 IJJC(\$A) JC12 REQUEST ALTERNATE INTERRUPT 00038
JC(\$1A) JCA2 SELECTED PARITY 00037 PRT(6) JC14 PROGRAM PROTECT 00038 LT(\$B) JC42 DMA PROTECT FAULT 00038 IJJC(\$A) JC12 REQUEST ALTERNATE INTERRUPT 00038
PRT(6) JC14 PROGRAM PROTECT - 00037 LT(\$B) JC42 DMA PROTECT FAULT 00038 IJC(\$A) JC12 REQUEST ALTERNATE INTERRUPT 00038
LT(\$B) UC42 DMA PROTECT FAULT 00038 [IUC(\$A) UC12 REQUEST ALTERNATE INTERRUPT 00038
TIJC(\$A) JC12 REQUEST ALTERNATE INTERRUPT 0003A
(\$3A) JC52 READY 00038
FC154) JC15 ROM EXECUTE 00038
111) JC37 READ PARITY 00038
REN(\$21) JC27 READ STRONE LINE 00038
RLT(\$29) JC23 READ STROBE LATCH 00038
\$33) JC76 REWIND STATUS 00038
CUC(\$1C) UCA1 SEARCH FILE MARK 00038
DUC(\$16) UCR4 SELECTED 00039
\$38) UC72 SPEED OPTION 00039
IC1322 JC66 SPARE 10039
(\$32) JC56 TRANSFER ERROR 00039
(\$39) JC73 7 TRACK 00039
RT(\$24) JC65 UNIT PROTECTED 00039
IPT1518)
(315) UC35 WORD (N/A TO LCTT) 00039
(\$15) JC35 WORD (N/A TO LCTT) 00039 DJC(\$C) JC11 WRITE ODD 00039
(315) UC35 WORD (N/A TO LCTT) 00039

	P & 4 6 4 A	PAGE 12		DATE: 11/11/11	and an area of the second of t
0403		*** FILP	FLOP DEF	INITIONS ***	
-				•	
E 0.00		FOU ACK (\$11)	5534	ACKNOW COCE	M C C C C C C C C C C C C C C C C C C C
0406	The second secon	FQU ALARMEF (\$2F)		ALARM	STATE OF THE PARTY
0407	-nooc	FOU ALDENFF(SC)	FF53.	AUTOLOAD ENPRISES	The state of the s
0408	0027	FQU AUXFF(\$27)	FF60	AUXILIARY	*
0409	001F	FOU RF1FNR(\$1E)	FF31	BUFFER1 ENABLE	
0410	002E	EQU RUSY (\$2F)	FF41	RUSY	
. 0411	A A 3 A	FAIL PEDET (ESA)	CC17	COUNTETED PURCH CE	

	et days in the				
0405	6011	FQU ACK (\$11)	FF26	ACKNOWLEDGE	000406
0406	1002	FOU ALARMEF (\$2F)		ALARM.	000407
0407	none	FOU ALDENFF (SC)	the company to the control of the party	AUTOLOAD ENPRISES	000408
0408	0027	FQU AUXFF(\$27)	FF60	AUXILIARY	000409
0409	001F	FQU RF1FNR(\$1E)	FF31	RUFFER1 ENABLE	000410
0410	002E	FQU BUSY (\$2F)	FF41	BUSY	000411
0411	0070	FOU CFRST (\$30)	FF17	CORRECTED ERROR STATUS	000412
0412	001A	FOU COMP1(\$1A)	FF35	COMPARE1	000413
0413	0020	FQU CNALU(\$20)	FF67	ALU CARRY IN	000414
0414	0000	EQU CNTPRT(0)	FF77	CONTROLLER PROTECTED	000415
0415	0025	EQU DEN(\$25)	FF62	DENSITY SELECT	000416
0416	0020	EQU DMWRPT (\$2C)	_FF43	DMA WRITE PROTECT	000417
0417	0010	EOU ENROB(\$10)	FF32-	ENABLE DOUBLE BUFFER	000418
0418	0018	EQU ENWOSY (\$18)	==FF34	ENABLE WORD SYNC	000419
0619	0003	EQU EOP(3)	FF74	FND OF OPERATIONS	000420
0420	0002	EOU EOTST(2)	FF75	FND OF TAPE STATUS	000421
0421	000E	EQU ERS(SE)	FF51	ERASE	000422
0425	0012	EQU FFN(\$12)	FF25	FORMATTER ENABLE	000423
0423	0004	FOLE FMK5T(4)	FF73	FILE MARK STATUS	000424
0424	AS00	FOU FRCBUS (\$2A)	FF45	FORCE BUS	000425
0425	0014	EQU 601514)	FF23	60	000426
0426	002B	EQU HERLD (\$28)	FF44	HARD ERROR LOAD MODE	000427
0427	8500	FQU INTRSP (\$28)	FF47	INTERRUPT RESPONSE	000428
0428	0006	EQU INX2FF (6)	FF.71	INDEX 2	
0429	0029	EQU JGRP9 (\$29)	FF46	JUMP CONDITION GROUP 9 FNA	BLE 000430
0430	0034	EOU LRCRCFF (\$34)		CHECK CHARACTER FLAG	- 000431
0431		EQU LWD(\$15)	FF25	LAST WORD DATA	-000432
0432	0016	EQU OFL (\$16)	FF21	OFF LINE	000433
				 by J. (1997). In the Late of the Common terms of the	

000404

000435
000437
000438
010439
000440
000441
000442
000443
000444
000445
000446
000447
000448
000449
000450
000451
000452
000453
000454
000455
000456
000457
000458
000459
000460
000461
000462
000463
. 0.70403
* •
and the set of the set
The second secon
And the second of the second o

	<u>FAARAA</u>	PAGE 1	4 DATE: 11/11/11	
White the state of	angen planten gegen mengangkan dia pinangkan dia bendam pama han patu menangkan pulim sebiah menangkan dia bendam sebagai seba	In the second ordered to the paper for all marks of contract and in a company of the contract and in th	And the control of th	
0464		### ROU	TINE NAME LABEL ABREVIATIONS	000465
0465		ALJ	AUTOLOAD JUMP ROUTINE	000466
0466	•	AOS	A OUT STATUS	000467
0467		AOE -	AZO EXECUTE ROUTINE	000468
D468		۸SJ	ASSEMBLE/SENSE JUMP	000469
E==0469		ASR	ASSEMBLE/SENSE NEXT READY	000470
0470	.	ATL	AUTOLOAD ROUTINE	000471
0471		RKS	PANK SELECT	000472
0472	•	RL	BLOCK LENGTH	000473
0473		BSC	BUS CONNECT/RELEASE	000474
0474 0475	The state of the s	BSP	BACKSPACE	000475
0476	8	CRS	RUS RELINOUTSH ROUTINF CURRENT BANK STATUS	000476
0477	- -	CNR	CONTROLLED BACKSPACE	**************************************
0478	•	ČŠT	CLEAR STATUS SUBROUTINE	000479
0479	•	E CWS	CURRENT WORD STATUS	000479
0480		DRL	DECREMENT BLOCK LENGTH SUBROUTINE	000481
D481====	A Mingram (Anna Marian), and the first of the control of the contr	===DFD	DIRECTOR FUNCTION DECODE ROUTINE	000482
0482	*	DTE	DMA TRANSFER ERROR ROUTINE	000483
0483		ESA	FORMATTER ERROR STATUS ASSEMBLY ROUTINE	000484
0484		FDS	FORMATTER DISABLE ROUTINE	000485
04R5	Magning Maria And Alphanol of any any of Maria and any any angles of producing the second section of the section of the second section of the section of the second section of the section o	FFR	FIXED ERASF	000486
0486		FRJ.	FORMATTER REJECT ROUTINE	000487
0487		FST	FILESTATUS	0004RA
0488		FWA	FIRST WORD ADDRESS	000489
0489		IRO LFA	INTERRUPT REQUEST	000490
0490			LOAD FILE ADDRESS MASTER CLEAR AND CLEAR CONTROLLER	000491
0492		OLM	OFF LINE MAINTENANCE ROUTINE	000492
0493		PCH	PARITY GENERATOR CHECK SUBSECTION	000493
0494	A STATE OF S	PKS	BANK TEST SUBSECTION	000495
0495		RD	READ DATA	000495
0496		RDS	READ STROBE SUBROUTINE	000497
				The second secon
			Seed of the following the control of	The first contract of the cont
				4
			The same an incompany of the State of the Company of the State of the	
The second section of the second seco		A STATE OF THE PROPERTY OF THE		The second section of the control of
				And the second s
		抽系ないみも しっかん		· · · · · · · · · · · · · · · · · · ·

A Company of the Comp	FA484A	PAGE 19	DATE: 117/11/11	
grid and a second		And the second s		
0498		### ROUT	THE NAME LABLE ABREVIATIONS (CONT.) ***	000499
¥'				
Brown and the second of the se	1 - 1 Approximation of the Control of the Contro		A contract of the contract of	The second of th
0500	A confidence on construction and appropriate the second of the second of the second of the control of the control of the second of the control of the second	RJC	REJECT ROUTINE	000501
0501	8	ROL RPL	REWIND OFF LINE REPLY ROUTINE	000502
0503	그 그렇게 된 걸 때 그리다	RWD	REWIND	000503 000504
0504		SFR	SEARCH FILE MARK BACKWARD	000505
0505	(a) Line of the process of the pr	And the second s	SEARCH FILE MARK FORWARD	000506
0506		SGO	SET GO SUBROUTINE	000507
0507		SNS	SENSE SURROUTINE	000508
0508 0509		SPF STA	SPACE FOWARD SELF TEST 1	000509
0510		STR	SELF TEST 2	000510
0511	The control of the co	======================================	SELF YEST 3	000511
0512		STD	SELF-TEST 4	000513
==0513		E E E E TOS	TEST DATA SUBROUTINE	000514
0514		TFB	TERMINATE FORMATTER RUSY	000515
0515		TRB	TERMINATE BUSY ROUTINE	000516
0516	•	TRD	TERMINATE READ/DIRECTOR FUNCTION	000517
0517			TRANSPORT STATUS	000518
0518 0519		TWI	TERMINATE WRITE UNIT SELECT/DESELECT	000519
0520	8	VER	VARIABLE ERASE	
0521		WL	AZQ WAITING LOOP	000522
0522		WRF	WRITE FILE MARK	000523
0523		¥5R	WRITE STRORE SUBROUTINE	000524
0524	er etter spår fjerste de etter forste forste en det er etter forste en er en br>de en	(iii) Linguig Linguig (Linguig Linguig Ling	WRITE DATA	000525
	paragraphic de la proposition de la company de la comp Company de la company de la company de la company de la company de la	(a) We can a submitted in departed insights of APP (APP) and the can also the ca	 Medical programme for the substance of the first state of the substance of the	
				[사람들] 네트 함께 모두 하는 데이
		trop and a larger than part of a part to the state of the	COST IN CONTROL OF A CONTROL OF THE COST IN CO	Control of Mandacol Contro
But any control control and the control of the cont		The property of the second of		The state of the s
0527		ENT STARTE	The Control of the Control of Con	00052A
				Additionable department and the continue of th
Parties should be a plantage and the proposal parties of the parti				
į.				•
Section description of the read operand of these species or the text periods of the section of the section of the section of the section of the periods of the section of the section of the section of the section of the periods of the section of the section of the section of the section of the periods of the section of the section of the section of t				
			The state of the s	Company of the Control of the Contro
				The state of the s

	FA484			PAGE 16	DATE: 11/11/11	
				The first term of the control of the		en de la companya de La companya de la co
0529		***	****	*****	**********	000530
0530 0531		*		SAN MACTED OLEAD AL	# ND CLEAD CONTROLLED ###	000531
0532				WAR WASIER CLEAR VI	ND CLEAR CONTROLLER *** *	000532
0533		000000	****	00000000000000000000	000000000000000000000000000000000000000	000534
Fredrick Strang Car.			and a second of the second of	Additional Control of		
						,
0535		STARTI	UJP N			000536
0535 P0000	1 (100)	MC1	CJP	ALTFRC, BSR1	FORCE BUS RELINQUISH?	000537
0536 P0001	502B					
0537 0537 Pññn2	. 0606		LDC	RAMADD + \$04		000538
0538	2 8404	• * * * * * * * * * * * * * * * * * * *	LDC	RAMD.SFF	CLEAR INTERRUPT REQUESTS	000539
053A POON	3_AAFF				Companies to the Companies of the Compan	The second secon
0539 0539 Pñon4	0806		CJP	RMEXEC+MC6	CLEAR CONTROLLER?	000540
0540			UJP	TRB4	MASTER CLEAR - GO TO TERM. BSY	000541
0540 P0009	5 0043		A##			
0541 0541 P000	AFA2	MCK	RFF	EOTST	RESET STATUSES	000542
-0542			AFF	FHKS1	The second section of the second section of the second section of the second section s	000543
0542 Pñó n3	AE04		SFF	PARMD	REINITIALIZE PARITY MODE	202544
0543 P0006	BF18		3FF	FARMU	REINITIALIZE PARTIT MODE	000544
0544		-	CAP	PARJC+MC11		000545
0544 PAONS	3405		REF			000546
0545 P000	L APLO					
0546	3505	MC11	CJP	SLCTDJC+MC13		000547
0546 P0006	1 2600		UJP	TR84		000548
0547 Podoc	0043					
0548 P000	Locio	MC13	SFF	FEN		000549
0549			UJP	TR84		000550
0549 P000E	0043					•
0550 0550 Paoni	Sere#		SPARE	A Michael Marian Marian Marian Marian Salah Marian		000551
				Programment of the control of the co		
						n Homorous on on orderic
					The contract of the contract o	- 1272 (2.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1

0552 ### 0553 #	PAGE 17 DATE: 11/11/11	000553 000554
0554 # 0555 *	### REPLY ROUTINE ### #################################	000555 000556 000557
0558 0020 P 0559 RPL 0559 P0020 8303 0560 0560 P0021 0051		000559 000560
0563 * 0564 * 0565 *	**************************************	000563 000564 000565 000566 000567
0568 RJC 0568 P0022 AIFF 0569 0569 P0023 0051	CLOI REJ ISSUE REJECT UJP WLI SPARE	000569 000570
0570-P0024-FFFF		Manual Advancement Dispersion of the Control of the
		Model of the control

FA46	48-		PAGF 1A	DATE: 11/11/11	1.77
The state of the s		and the second s			
0572	***	***	****	***********	000573
0573				*	000574
0574	4		### AUTOL (OAD JUMP ROUTINE ***	000575
0575				The state of the s	000576
0576	00000	****	****		000577
				The first term of the control of the	
:					
0578	ALJ1	CJP	AUTOLD . WL1	SAMPLE AUTOLD SWITCH TWICE	000579
0578 P0025 4E51					
■ 0579		EJP=	SLCTDJC • WL1	UNIT SELECTED? YESTAHORT AUTOLD	000580
E 0579 P0026 2051			And the second s	The state of the s	
0580		SFF	ALDENEF	SET AUTOLD FLAG	000581
0580 P0027 BF0C					,
0591	ALJ4	SFF	BUSY	ENTER BUSY	000582
0581 P0028 BEZE			Company of the Compan		
0582		LDC	BREGD.500	NORMAL BUS CONNECT FLAG	000583
0582 P0029 8F00				The control of the co	
0583		UJP	BSC9	ENTER BUS CONNECT	000584
0583 P002A 00A0					
0584	ALJIO	SFF	SFMKFF		000585
0584 P002P 0F32					
0585		RFF	PARFF	SELECT ODD PARTTY	000586
0585 POORC AEZ4			M. Allen Ley (1977) - England of Notice and Indicated and Conference of the Annie Anthony of the Conference of the Co	Applied the following of the control	
0586		RFF	PARMD		000587
0586 P002D AF18			100		
0587		SFF	RMANKS		000588
0587 P002E 8F33					
0588		UJP	ASR12	JUMP TO SELECT FIRST UNIT READY	000589
0588 P002F 0165				Applications of the confidence	
					4
			ember de l'est de propriété de l'église deptis de l'est de l'est de l'église d	Applied Michigan Control of the Cont	15. 3.E. 1-13
The second secon			ment for the control of parts from the first of the control of the	And the proposition of the latter of the lat	
			Administration of the property of the second		
4 (1)	Service of the				:
				والمنافذ والمنافذ المنافذ المنافذ والمنافذ والمن	
			Beginner und Hilliam und 1981 in der und der ner meine der der der der der der der der der de	The second secon	
Processing to a substitute market and the control of the control o			erentemen betreuten erentem erentem erentem erentem betreuten besoche in der in der erentem er eine erentem besoche erentem besoch erentem beso	Angue (Mangana Mangana (Angue)	- E

050A 050A 050A	\$	*******	> 44 45 45 45 45 45 45 45 45 45 45 45 45	**************************************	00059
n501 n502 n503	\$	re ac ac ac ac ac ac	16 TE PE 26 36 36 H 36 26 36 36 36 36 36 36 36 36 36 36 36 3	************************************	00059
0507 0503				8	00059
the state of the s	00000		*** TERMINATE F	PUSY POUTINE ***	00059
U504	00000		人名英格兰 医多种性	The second secon	00059
	THE RESIDENCE OF THE PARTY OF T	***	******	**************************	00059
	CONTRACTOR OF THE PARTY OF THE			The second secon	
1596 00	40 P	ORG S	START1+\$40		00059
1507	TRRI	1 4 1 200 1 4 1	SELBEZ	INITIALIZE FLIP FLOPS	00059
1597 POD40 AF	10	The second secon	The control of the co	The second of th	
1598	THE CONTRACT OF THE PROPERTY O	RFE	ENROR	Control of the contro	00059
1598 PNN41 AF 1599	10	DEECI	DMWRPT+CLDSTR		00040
1599 P0042 A4	20	REFUL	DMWKFIJCEDSIK		00060
600	TRR4	SFF	BFIFNR	The Control of the Co	00060
KAA PAAA AF	E		Bytem supplying particular large species are purple of the 1 to 10 th the transpire of the purple of the opposition of particular species of the purple of t	The property of the property o	
601 P0044 BF	20	== SF.F===	ENALU		00000
1602 PUU44 BF	C V	LDC	BF2UD+\$01	LOAD 1 FOR INCREMENTATION	00060
602 P0045 RE	01				V0000
603=====	eters (men , i i part in l'arri à ga, arqui d'un sanction tou, gius destruit d'arrivé. Aut : debt : de l'arrivé l'arrivé de l'arrivé de l'arrivé de l'arrivé d'un de l'arrivé d'arrivé	i,DC	RAMADD+504	The control of the co	00060
K03 P0046 84	14				
1604 1604 PÕÕ47 ČF	Če	LSFI	RAMS.BREGD	SHIFT INTERRUPT REQUEST AND MOVE	00080
605	5 /√ ♦			TO B REGISTER	00060
				사람이 그 그리아의 회사가 그래 나라 하는 그리고 있다.	
607		CJP	WSTRETATERIO	CHECK BUS RELINQUISH FLAG	00060
ANT PONAR AN	48		psychological popular, make je primir in our mount immensent and magazinen i op faunt specificials i je delt sp kajalislenger, opposit specificial specificials of the delta popular delta specificials on a popular opposition and delta specificials on a representation of the delta specificial specificial specificial specificials on the specificial specificial specificials on the specificial specificial specificials on the specificial specificial specificial specificials of the specificial specificial specificials on the specificial specific	gar y distribution parties en production amplified parties that y a production of the production of th	a productive comments of the c

FA4	54£	5VCE >0	DATE: 11/11/11	
ᲘᲠ ବଦ ᲘᲠ ବଦ - ୧୯ ୦ ୧୯ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୧୯ ୦ ୦ ୦ ୧୯ ୦ ୦ ୦ ୧୯ ୦ ୦ ୦ ୦	41.7	BWEXEC+BB[]	PREVIOUS COMMAND CLEAR	000610
0610	4.		CONTROLLER? YES-ISSUE REPLY	000611
0612 0612 P004A 1A4F	CJP	COUT+TRB11	FOP INTERRUPT REQUESTED? YES-	000613
0613	4		SET INTERRUPT RESPONSE	000614
0615 0615 POOAR SOAF	TRRIO CUP	BMSB•TRB12	ALARM INTERPUPT REQUESTED?	000616
0616 P004C 544F	4,5	ALARMUC•TRB11	YES - CHECK ALARMI IF ACTIVE	000617
0617 0618 0618 <u>P0040</u> 004F	UJP	TRB12	SET INTERRUPT RESPONSE	000618 000619
0619	TRREA SEF	INTRSP	SET INTERPUPT RESPONSE	000620
1619 P004F BF28	TRR12 SFFC	EOP+CLDSTR	EXIT FROM BUSY	000621
0620 PÕÕ4F B403 0621 0621 PÕÕ5Õ ĀFZE	RFF	BUSY		000622
	Applications analysis of any order (a) (a) (b) (a) (b) (b) (b) (b) (b) (b) (b) (b) (b) (b			
				•
the transport of the control of the	er van van de gegeb forstelle meter van de gegeben de van de gegeben de gegeb	A substitution of the subs		Canada Baran (Militara andreas

FAGRAA	17AGE 21	DATE: 1/11/11
FAAKAN	120 (2E 21)	DATE: 1/11/1

)	00000	****	*******	0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.	0006
. 14	43-			#	0006
e. or	40		BBB AZO WATTI	4 444 HOUD 444	0006
147,26	42				0006
96.2 7	****	****	*****	**********	0006
					. 1/////
•					
n6 2 9	WL 1	CUP	RME XEC • AUE 1	AZO COMMAND RECEIVED?	0006
0429 P0051 085E	, rt. 1	, ,,,	THE RESERVE OF THE PARTY OF THE	MAIN COMMINION ALINE LANGUE COMMINION COMINION COMMINION COMMINION COMMINION COMMINION COMMINION COMMINION	0006
0630		CJP	OMRUSJC+WL4	CHECK CONDITIONS FOR ALTERNATE	0006
0630 P0052 3054			1	ALL CANCELLONDS FOR ALL EXITABLE CONTINUES OF THE CONTINU	0006.
0631	45		Tagenda Company	BUS REQUEST INTERRUPT	0004
0632	-	CJP	BUSRSY+WL9	OUS RENOEST THIERROFT	0006
0632 P0053 SESA		COL	HOSHS I WES		0006
0633	WI 4	_ CJP	RMFXFC • AQF1	A CONTROL OF THE CONT	-000
0633 P0054 085F	W 1		MANAGER OF CAMPAGE AND SERVICE	The second secon	0006
0634		CJ6	AUTOLD,WL6	AUTOLOAD SWITCH PRESSERT	
0634 P0055 4E57		must Ut and	mmno.huluywlan.to.gat.a.	TO THE RULLURUS DRILLERS HE SOUTH OF THE STATE OF THE STA	0006
		CJP	ONRUSJC+ALJ1	DO NOT DEDECOM AUTOLOAG	
0635 0635 8668 3035		UJP	ONHUSUC + ALUI	DO NOT PERFORM AUTOLOAD IF	0006
0635 P0056 3C25	all land		The state of the s	And the second s	ordenance of the control of the con-
0636			The second representation of the second representation representation of the second representation	CONTROLLER IS ON-BUS	0006
0637	WL.6	CUP	BMEXEC TAGE!	The control of the co	0006
=0637= P0057=085F	Committee of the commit			The second of the control of the con	
0638		CUP	ONOFLN.WL1	LINE SWITCH OFF? YES - PERFORM	00063
0638 P0058 4651	en e				
0639	***	The same of the sa		OFF LINE MAINTENANCE	00064
0640	and the second s	UJP	AL.14	The second secon	0006
-0640 P0859 0028		The second secon		A control of the cont	A property of the second secon
0641	MEd	CJP	RMEXEC ADE 1	Angeles and the second of the	00064
0641 P005A 085F		100			
0642		CJP	RALTIJC • WL12		00064
0642 P0058 1450		د ومشهد و دو درد درد مخخ		and the state of t	ti
0643		UJP		CONTINUE LOOP	00064
0643 P005C 0051		And the Control of th	politica from the first property of the first and distinguishment of the first property of the political property of the first prope	And the Control of th	
N644	WC12	= 5FF	INTRSP	SET INTERRIPT RESPONSE FOR	00064
0644 P0050 BF28		Jane Barrier			•
0645	•			ALTERNATE BUS REQUEST	00064
0646		UJP	WL1		00064
.0646 P005F 0051				The second secon	
					And the second s
				And the second s	man rate to the contract of th
			and the second s		

F14641

14.44	44000	***	***********	· *****************************	0006
16.49	45			· •	0006
1650	#		*** AZO EXECUTE	F HOUTINE ###	
651	#				0006
1452	- ***	***	****	*************	
	Table 1		x = x + x	The second secon	
1654	AQF 1	LDC .	WCD • \$10	LOAD MASK	0006
654 PAOSE 8810				And the second s	
655		TA	QS.BF2LD	SAMPLE O LINES TWICE	0006
655 PODER CDF5	The second secon	The property of the second sec		Control of the Contro	
656		COMPR	QS+RF2LS		0006
656 PÕO61 E36D					
657		CJP	EQUAL + ADE6	COMPARE BOTH O LINE SAMPLES-	0006
657 Pho62 1F64	The state of the s			A second of the	
658	participant participant of the second	UJP	RICI	REJECT IF NOT FOUAL	nnne
658 P0063 0022	AQE6	ORCH	WCS+BF2LS+PCD	HACK AND DOCLOAD OF THE	
659 659 P0064 E7D1		URCH	WCS+BFZLS+PCII	MASK AND PRELOAD Q LINF	0006
660		· .		FUNCTION CODE TO PC	0006
M. M	A CAMPAGNAM AND AND A CAMPAGNAM AND A CAMPAGNA		a Apparing na diabinar unique diseas la médica describant de mandre de la companya de la companya de la companya Mandre describé de la companya de l Mandre de la companya	I VINCTIVIN LOUIS IV. F.L.	OUVE
	CONTRACTOR STATE OF THE STATE O	The second section of the second section of the second section of the second section s		The control of the co	
	Biological Pillers on protesting the grant production and general to be supplied to general designation of the board of the supplied to a designation between the contract of the supplied to a designation between the contract of the supplied to the supplied of the supplied between the supplied to the s				
	4.8				
				The second secon	
			Schliebenschaft, der überücken der Schliebenschaft werden der den der der der der der der Schliebenschaft im Schliebenschaft der Schliebenschaft d	No management from the contract of the contrac	
					•
				The state of the s	
			The application is given about the application of t	The state of the s	The second column part of the co
		Birmanyan shaki salamaya oʻru satisha oʻru saqid Maraqayan shaki salamaya oʻru satisha oʻru salama Sanisha salama salama salama shaki salama salama salama salama salama salama salama salama Salama salama salama salama salama salama salama Salama salama salama salama salama salama salama salama Salama salama salama salama salama salama salama salama			
		Service of the control of the contro			
		The second secon			

DATE: 11/11/11

04Ct 55

663	0000000000	#### INPUT INS	TRUCTION DECODE ***************	000664
665 0010 P	DRG S	TART1+\$10		000666
666	UJP	RJC1	ILLEGAL CODE	000667
666 P0010 0022	UJP	RPL1	AOUT STATUS	000668
667 P0011 0020		CUSI	CURRENT WORD STATUS	000669
668 P0012 0105		promotion of the second	The Control of the Co	Annual Control of the
669	UJP	CBS1	CURRENT BANK STATUS	000670
669 P0013 00FB	UJP	FSTÍ	FILE STATUS	000671
670 POOL4 00F5			The control of the co	before property of temperature, the second of the latest o
671 671 P0015 00D2	<u>ulp</u>	TSTL	TRANSPORT STATUS	000672
672	UJP	RJC1	ILLEGAL CODE	000673
672 P0016 0022	UJP	RJC1	ILLEGAL CODE	000674
673 P0017 6022			Annual Control of the	444414
674	UJP	RJCI	TELEGAL CODE	000675
674 P0018 0022	UJP	RJČ1	ILLEGAL CODE	000676
675 P0019 0022				31.4
676	UJP	RJC1	ILLEGAL CODE	000677
676 PONTA 0022	UJP	RJCL	ILLEGAL CODE	000678
677 P0018 0022	The control of the co	(v) A. D. Bell, Mark affects of recognizing positions of region for an experience of the control of the cont	The second second is not at the plan for the Company of the Compan	
678	UJP	RJC1	TLLEGAL CODE	000679
678 P001C 0022	C. A. Salan	RJC1	THECH COOK	
479 479 PANIA 0027	UJP	RJC1	ILLEGAL_CODE	000680
690	UJP	RJG1	ILLEGAL CODE	188000
688 POOLE 0022		Bengani, sour artists of the parameter parameter of the state of the s		A place of the control of the contro
681 POOIF 0022	UJP	RJC1	TLLEGAL CODE	000682
and the second s		and internal programs or comment of the comment of		Executive and the second secon
The second secon		Approximate representation (spin in conjugate), a spin in the confidence of the conf	The second secon	AND ADMINISTRATION OF THE PROPERTY OF THE PROP

0684 ##	BAAAAAAAAAAAAAAA OUTPUT	INSTRUCTION DECODE ***********	000685
A CONTROL OF THE CONT	Anguagement of the second control of the sec	A CANADA SA CANA	
0686 0030 P	UJP RJC1	ILLEGAL CODF	00068 7 000688
0687 P0030 0022 W	oo. Koci	TECEORE COOP	UUUUAA
0688 P0031 0105	UJP DFD1	DIRECTOR FUNCTION	000689
0689	UJP FWA1	FIRST WORD ADDRESS	000690
0689 P0032 00E9			The state of the s
0690 0690 P0033 00FC	UJP BKS1	BANK SFLECT	000691
0691	UJP LFA1	LOAD FILE ADDRESS	000692
0692 P0034 00F3	UJP ASJ1		The state of the s
0692 P0035 0108	UJF ASJI	ASSEMBLE/SENSE NEXT READY	
0693	UJP UNS1	UNIT SELECT	000694
0693 P0036 0069 0694	UJP BL1	BLOCK LENGTH	000695
0694 P0037 00FF	Andreas de la companya del companya de la companya del companya de la companya del la companya de la companya del la companya del la companya de la companya del la compan		011023
0695	UJP BSc1	RUS CONNECT	000696
0695 P8038 0099 0696	UJP IRO1	INTERRUPT REQUEST	000697
0696 P0039 00C5			•
0697 0697 P003A 0022	UJP RJC1	ILLEGAL CODE	000698
0698	UJP RJC1	ILLEGAL CODE	000699
0698 P0038 0022	UJP STA1	SFLF TEST 1	000700
0699 P003C 0150		30.E/ 1031 I	.000700
0700 0700 20030 038 1	UJP STR)	SFLF TFST 2	000701
0701	UJP STC1	SELF TEST 3	000702
0701 P003E 0166	LID CTD!		The parameters of the control of the
0702 0702 P003F 0126	UJP STD1	SELF TEST 4	000703
			• railira mananti pilona
The state of the s			

0704 \$4##	****	****	000705
0705		₩	000706
0706	*** UNIT SFLEC	T/DFSFLECT *** *	
0707 # # ##### 0708 #####	***************	000000000000000000000000000000000000000	000708
V / 1/18	AND MANUAL PROPERTY OF THE PRO	**************************************	000709
	The control of the co	The form of the second	THE TOTAL OF THE PARTY OF THE P
07]0 0069 P	ORG START1+\$69		
The transfer to the property of the contract o	CJP ONRUSJC•RJCI	ON BUST NOT REJECT	000711
0711 P0069 3022		And the first th	
0712	TA ATNLS BREGO	SAVE A LINES LOW IN REPRESTER	000713
0712 P006A CFF2	CJP BMSR+UNS50	DECEL FOTO	
0713 P006B 5065	CUP - BMSH FUNSSU	DESELECT?	000714
0714	CJP UNTPRT.UNS11	SELECT PROTECTED UNLT?	000715
0714 POOKC 486F		A Companion of the Comp	The conformation of the co
0715 0715	REFECTION		000716
0716	UJP UNS13		000717
0716 P006F 0071			
	CJP PRGPRT.RJC1	ATTEMPT TO SELECT PROTECTED	000718
0717 P004F 0C22	SEE CNTPRT	SET CONTROLLER PROTECTED	000719
0718 P0070 BF00		JE I CONTROLLER PROTECTFIL	nontia
0719 UNS13	TA AINUS.WCD	SAVE A LINES UPPER	000720
0719 P0071 C8F3			
0720 0720 P0072 AF03	RFF EOP	ENTER BUSY	000721
0721==========	SPECL BUSY RPLY		000722
0721 P0073 B32E			
0722	PLUS PCS+BF2US+RAMD		000723
0722 P0074 F69F	UJP CST1	CALL CLEAR STATUS SUBROUTINE	000724
0723 P0075 0085		To remove the first first beginning for forest \$1.0 c. and first \$1.0 c. and an extended \$1.0 c. and \$	Section of the sectio
		A Control of the Cont	A company of the first of the company of the company of the first of the company of the c
2011년 1일 4일 1일			* . · ·
그리다 회사는 가다를 받았다.			
		AND THE RESIDENCE OF THE PROPERTY OF THE PROPE	The agreement of the second of
			ELA del edit

	IGA4A		PAGE 26	DATE: 11/11/11	
0725 0725 P0076 AF2	i i	RFF	TADO	SET UNIT SELECT CODE ACCORDING	000726
0726 0727	•	CJP	RMDL:UNS?1	A LINE RIIS 5 AND 4	000727 000728
0727 P0077 28		SFE	TADO		000729
0728 P0078 BF2 0729 0729 P0079 CF0	UNS21	LSFT	RREGS+BREGD		000730
0730 P0074 AF		RFF	TADI =====		000731
0731 P007B 287		CUP	RMDL JUNS25		000732==
0731 P0078 237 0732 P007C BF2		SFF	TAD1		000733
0733 P0070 BE	UN\$25	SFF	FEN	ENABLE FORMATTER	-000734
0734 0734 P007F CFF		TA	WCS+BREGD	MOVE SAVED A LINE UPPER FOR	000735
0735 0736		RFF [EN	EXAMINATION	000736 000737
0736 P007F AF2		EJP	BMSB•UNS30	SELECT DENSTTY	000738
0737 P0080 508		SFF	DEN		000739
0738 P0081 RF2	UNS30	RFF	PARMO	SET BINARY MODE FOR 9 TRACK	000740
0739 F00A2 AC		RFE	PARFE		000741
0740 P0883 AF2		CJP	BMDL +UNS37		000742
0741 P0084 288	-	CJP	TRK7 • UNS35	SELECT BCD MODE FOR 7 TRACK?	000743
0742 P0085 728		บบค	UNS37		000744
0743 P0085 008 0744	UNS35	SFF	PARMD	BCD MODE SELECTED FOR 7 TRACK	000745
0744 P0087 BF1	8	SFF	PARFF		000746
0745 PANAA AF2					
					A CONTROL OF THE CONTROL OF T
					1

FA484A	PAGE 27	DATF: 11/11/11	
The state of the s	AND COMMENTS OF CONTROL OF CONTRO	The control of the co	
0747 UNS37	LDC PAMADD • \$6	ASSEMBLE STATIC TRANSPORT	000748
0747 P0089 8406	E00 (1200 F 20)	A SOCIALIC TRANSFORT	000746
0748		STATUS	000749
0749	LDC RAMD.S1F	A simple demonstration of the contraction of the co	000750
0749 P008A 861	A Marketin Control of the Control of	The state of the s	
0750	CJP MOP2+UNS42	ASSEMBLE MODE OPTION 2	000751
0750 P0088 748E			
0751	LDC RF2LD+SF7		000752
0751 P008C 80F7	THE THE THE LANGE OF THE PARTY	The second of th	
	ANDAR RAMS RESUS PAMD	The second secon	000753
0752 P00PD E6B0	C10 4001 INC/F	ASSEMBLE MODE OPTION 1	000704
0753 P008F 7C91	MOP I VIII 345	ASSEMBLE MODE OPTION E	000754
0754	LDC BF2LD+\$EF		000755
0754 POORE ADEE	the transfer of the transfer o		
0755	ANDAR RAMS. BF2LS. RAMD	The second secon	000756
0755 P0090 E680	Production of the second control of the seco		
0756 UNS45	CUP SOP UNS48	ASSEMBLE SPEED OPTION	000757
0756 P0091 7694			
0757	LDC BF2LD+\$FB		000758
0757 P0092 ADFB			The state of the s
0758	ANDAR PAMSIRF2LS PAMD	The second secon	000759
0758 P0093 E680			And the second section of the section of th
0759 UNS48	SEE SECTOFF	TOTAL UNITEDALE CITAL AG.	=000760=
0760	UJP TRBĪ	EXIT	000761
0760 P0095 0040	005		000761
0761 0065 P	ORG STARTIASES		000762
	AFF CHIPRI	UNIT DESELECT	000763
0762 P0065 AE00	As the control of the	Companies to the Companies of the Compan	The second secon
0763	RFF FEN	RESET SELECT STATUSES	000764
0763 P0066 AF12			
0764	RFF SLCTDFF	The state of the s	000765
0764 P0067 AF05	A control of the cont	The state of the s	
0765	UJP RPL1	EXIT TO REPLY	000766
0765 P0068 0020	echalism dan makrus uit difficultien. 196- Millestein droppe recognitions prifes in millestein primate difficultien sprimate sommer. 200 millestein droppe sommer sprimate spr	The state of the sequence of t	
	Bergang Agricus (1900 - 1900 -	A CONTROL OF THE PROPERTY OF T	who is required to the constitution of the second of the s
game in the control of the control o		A CONTROL OF THE PROPERTY OF T	
per more and the second of the		A second control of the control of t	

E 2012	FAGE	AA=		PAGE 28	DATE: 11/11/1-1	•
					A Control of the Cont	
0767	4 /	****	***	****	00000000000000000000000000000000000000	000768
0768		. #			. 4	000769
0769		•		### BUS CONNECT/	DELEASE 888	000770.
0770				The BOS COMMECTY	NELTABLE TO THE CONTROL OF THE CONTR	and the second second
0771		*****		000000000000000000000000000000000000000	你你你你你你你你你你你你你你看着看着我看你你你你看着我我 你你你	000771
Europe Control						000772
	·			enter de la companya		-
.,						
0773	0099	P	ORG.	START1+599	•	000774
0774		PSC)	CA-	AINLS.BREGD	SAVE A LINES LOWER	000775
0774	P0099 CF02			The state of the s	The second of th	
0775			CJP	RMSR • RSC7	BUS CONNECT OF RELEASE?	
0775	P0094 509E					
0776		$e^{i t} = e^{i t} = e^{i t}$	RFF	ONBUSEF	RELEASE BUS	000777
0776	POOR AF23			•		
0777	A CONTRACTOR OF THE CONTRACTOR		RFF	PORUS1	The control of the co	=000778
0777	P009C AF22					
= 077A	the second of th		UJP	RPLI	EXIT TO REPLY	000779
0778	OSOO OPOON					
0779		BSC7	RFF	EOP	BUS CONNECT-ENTER BUSY	000780
0779	POOSE AFOS				,	
			SFF	E-BUSY PPLY	A STANCE OF THE CONTROL OF THE CONTR	000781
0780	PODSE BISE					
07A1		RSC9	PLUS	PCS.RF2US.RAMD	The control of the co	000782
0781	PODAO F69F					,
0782	antigat en la Colonia de la la Nobel de la		UJP	CST1	CALL CLEAR STATUS SUBROUTINE	000783
0782	PORAT 0085			galin senatue		
			CJP	BMDL1BSC23	FORCE BUS?	= 000784
0783	P0042 29FD			terit belaktionere under error betreit in der einem der der eine der einem der eine der einem der eine der ein Der eine der eine	The control of the co	And the second of the second o
0784		Control of the contro	CJP	BUSBSY+BSC25	RUS RUSY?	000785
0784	POOA3 SFFF					
0785			SFF	ROBUS1	NOT SIGNAL ALTERNATE THAT BUS	000786
	POOA4 BF22				National description of the contract of the	and the second s
0786				pathologic paper in company to the first control of the control of	CONNECT IS IN PROGRESS	000787
			SFF	RQBUS2		000788
0787	POOAS BEOF				The second secon	
0788			NOOP		•	000789
0788	POOA6 BFFF	interior				•
						and the state of t
					MERCHAN SERVICE AND A CONTROL OF A SERVICE AND A CONTROL OF A CONTROL	
				Annual Martin Control of the Control	Monday (1) I was a see that the second of th	
					And the second s	est in a la transferid
	d-w					
Manager 1		4.5				

	FA46	4A		PAGE 29	DATE: 11/11/11	
		Application of the second of t			The second of th	
0790			CJP	BUSBSY+BSC25	SIMULTANEOUS REQUEST?	000791
	047 SFFF					
0791		RSC17	RFF	RQBUS2	NOT GAIN BUS CONTROL	000792
.079[P0 .0792	OAR AFOF		CCC	ONBUSEF	The state of the s	
	0A9 BE23		or rea	ONBODE PRODUCTION OF THE PRODU	A CONTROL OF THE PROPERTY OF T	000793
0793	19 10 7 13 in a		CJP	ALDENUC + ALU10	AUTOLOAD FLAG? YES-RETURN TO	000794
0793 PO	OAA ICZB		•		The state of the s	000137
0794			and the second		AUTOLOAD ROUTINE	000795
					The state of the s	
0796			CUP	ONOFLN:TRB1	OFF LINE MAINTENANCE? NOTEXIT	000797
	OAR 4640			OFLATER	The second secon	
0797	OAC BEOA		5F F	OFLMTFF		000798
0798	UMC MEUM:		11.1P	ALJ10	PETURN TO MAINTENANCE ROUTINE	000700
	0AD 002B			TEXA V	COLORD TO MAINTENANCE RUULINE	000799
	OLFD		ORG	STARTI-SIFD	The second of th	000800
0800	TOTAL COLUMN TO THE REAL PROPERTY OF THE PERSON OF T	BSC23		ÉRCBUS	FORCE AUS CONNECT	108000
0800 PO	IFD BF2A		3			
0801			SFF	ROBUS 1		208000
	IFF BF22					Application to the control of the co
· ····································	IFF OOAF	#SC25	UJP	RSC2A	The control of the co	=000803
			npc.	STARTI+SAE	NOTE: 1. The CONTROL AND CONTROL CONTR	700000
0804	11			ROBUS1	The state of the s	000804 000805
	OAE AF22	(1307)				COOOD
0805		* 1	NOOP			000806
0805 PA	DAF REFE	A company of the comp		Service on Administration (Assessment Principles Control of the Co	To Capital Control of the Capital Control of	A STATE OF THE SECOND STAT
2006	0080			STARTI*\$BO	Maries and introductions are the second contract and accordance of second and office accordance and accordance	000807
0807			RFF	RQRUS2	The property of the property o	000808
	OPO AFOF			******		
0808	ORI AFZA		HFF	FRCBUS		000809
0808 PU	UDJ AF CA		SFF	ROBUSI	The second of th	0.0000
ment in the first the second second	082 BF22		2751	The second secon	The control of the co	-000810
0810		PSC31	CUP	BUSBSY+BSC31	WALT FOR HUS TO HE AVAILABLE	000811
	083 SEB3				The state of the s	4.90011
0811			UJP	BSC17		000812
0811 PO	084 00A8_					
The state of the s				The second secon	A service of the control of the cont	
				A CONTROL OF THE PROPERTY OF T	The set of the second district of the set of the set of the second district of the second d	· · · · · · · · · · · · · · · · · · ·

F84848	PAGE 30	DATE: 11/11/11	
0813 ##### 0814 #	*****	**************************************	000814 000815
0815 * 0816 * 0817 ***	Security (Control of Control of C	DUISH ROUTINE ***	000816 000817 000818
		e fond etters sekke 1986 sekke 19 86 i 1985 1 1985 1 1985 1 198 5 1 1986 i 1986. T	
0819 0128 P 0820	ORG START1+\$12B		028000
0821 P012C 867F	ELDC RAMD+S7F	SET HUS RELINGUISH STATUS RIT	- S28000
0822 6015D BESE	SFFCL ALARMFF+SWSTR	SET ALARM	000823
0823 P012F 0043	UJP TRR4	EXIT	000824
Bit No. 2 - 1 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 -	es que primeiro de acesticação de conserve com en estado de acestica de la 200 de acestica de 200 de 200 de 20 La comunidad de acesticações de acesticações de acestica de ace		And the second s
0825 *****	***		000826
0826 * 0827 *	*** CLEAR STATUS	SUBROUTINE *** •	000827 000828
0828 *****************		*********	000829 000830
0831 0085 P 0832 CSTI 0832 P0085 AF37	ORG START1+385	RESET DYNAMIC STATUS F/Fts	SE8000 E E 8000
0833 0834	RFF FMKST	AND FORMATTER COMMAND FIFTS	000834
0834 P0086 AF04	NI LENGI.		- ,000033
The state of the s			

	mar gradina			. · · · · · · · · · · · · · · · · · · ·
<u>.</u>	_FA464A	PAGE 31	DATE: 11/11/11	
Market State	The state of the s			
0836		REFCL ALARMEE + CLSTAT		000837
0836 P001 0837	R7 A72F	RFF ERS	•	000838
0837 Pñoi	RR AFOF		Service of the servic	
0838 P00	20 0002	REFEL ENTSTACLHER	The second secon	000839
. 0A39		RFF WFM		000840
0839 P001	RA AF36	RFF CERST		000841
0840 POOL	RR AF30	Land to a first the second of		
0841 0841 P00	C 4431	RFFCL SPM.CLDSTR		000847
0842		RFF WRT	•	000843
0842 P001	RD AF13	LDC RAMADD + \$0B	CLEAR ALARM STATUS WORD	000844
0843 Phoi	RE 840B			The second secon
0844 0844 P001	RE AFOD	A Property of the Control of the Con		000845
0845	00.0455	LDC RAMD+SFF		000846
0845 P000	LU HOFF	LDC RAMADD . SOA		000847
0844 P00	51_840 4	DC RAMD-SEF		All Andrews (All A
08 47 Pno	2 REF			0,0948
0848 0848 P00	62.0600	LDC RAMADD.\$00		000849
0949		PLUS RAMS.BFZUS.PCD	RETURN	000850
0849 P001	4 (198			The control of the co
				PROBLEM 18 1/35 cm 16 1 cm 20 mile Mandre organization of the designation of the control of the
				arrage in the Newton Bargon 185
The second secon				The second of th
				APT 1
				grund of the state of the
b				

	FA464A	PAGE 32	DATE: 11/11/11	•
0851 0852 0853 0854 0855	**************************************	*** INTERRUPT	Proposition Control Contr	000852 000853 000854 000855 000856
0857 E 0857 P00C5	IRQ1	TA AINLS.BREGD	MOVE A LINES LOWER TO A REG.	000858
0858 0858 P0006	8404	LDC RAMADD • \$04		000859
0859 0859 P00C7		CJP BMSR+IR05	CLEAR INTERRUPTS?	000860
0860	gramma and a superintension description of	RFF_INTRSP	YES-RESET INTEPRUPT REQUESTS	000861
0860 B00C8 0861	AF 28	A control of the cont	AND RESPONSE	000862
0862 P00C9	AFOR	RFF RALTIFF	fick of the confidence is a confidence of the confidence of the confidence of the confidence of the confidence	₩ :0,00863 == ,
0863 0863 P00CA	86ÈF	LDC RAMD+SFF	•	000864
0864 0864 200 CB	1P05	LSFT RREGS BREGD		000865
OR65	The state of the s	LSFT_BREGS+BF2LD		000866
0865 P00CC 0866		ANDAB RAMS.BF2LS.RAMD	SAVE ALARM AND FOR INTERRUPT	000867
0866 P00CD 0867			REQUESTS IN FILE	000868
0869		CUP RMSHTIRO10	ALTERNATE INTERRUPT REQUESTED?	000870
0869 P00CE 0870	50D0	SFF RALTIFF		000871
0870 PÕÕCF 0871		CUP ALARMUC IROIZ		000872
0871 P00D0 0872	552F	UJP RPE	FXIT TO REPLY	000873
0872 P0001		The state of the s	EATH-UNCE THE	000873
to the control of the				ten (utat, politica suntable triberiori
The second secon				
				Eu alībuulītu MARavietu i

	PA46GA	PAGE 33	DATE: 11/11/1	
0874 0875 0875 P0121	012F P 1R012 7 2820	ORG START1+\$12F CJP RMDL+RPL1	SFT INTERRUPT RESPONE IF ALARM	000875 000876
0876 0878		SFF INTRSP	IS ACTIVE AND ALARM INT IS REQUESTED	000877
0878 P0130		UJP RPL1	FXIT TO REPLY	000880
0880 P013	PFFF	J. ANC		000881
0882 0883	00 00	******	- - - - - - - - - - - - - - - - - - -	000883 000884
0894 0885 0886	# # # # # # # # # # # # # # # # # # #		SPORT STATUS 999 8	000885 000886 000887
		The same of the sa		
0889 P000	0002 P TST1 2 3C22		ON_BUS? NO⊸REJECT	00890 00890
0889 0889 POOD 0890 POOD 0890 POOD 0891 POOD	TST1 2:3022 3 AF07.	CJP ONBUSJE RJC1 LDC BREGD \$07 CJP SLCTDJE TST7	TRANSPORT SFLECTED?	000890 000891 000892
0889 0889 POOD 0890 POOD 0891 0891 0892 0892 0893	TST1 2.3C22 3.8F07. 3.2CD8 5.8940 TST5.	CJP ONBUSJE RJC1 LDC BREGD \$07 CJP SLCTDJE TST7 LDC AGUTUD \$640		000890 000891
0889 0889 POOD 0890 POOD 0891 0891 0892 0892 POOD	TST1 2 3C22 3 AF07. 3 AF07. 5 A940 5 AC00	CJP ONBUSJC*RJC1 LDC BREGD*\$07 CJP SLCTDJC*TS17 LDC AOUTUD*\$40 LDC AOUTLD*\$00 UJP RPL1	TRANSPORT SELECTED? ———————————————————————————————————	000890 000891 000892 000893 000894
0889 0889 POOD 0890 POOD 0891 POOD 0892 POOD 0892 POOD 0893 POOD 0893 POOD	TST1 2 3C22 3 AF07. 5 2CD8 5 8940 1ST5. 6 AC00	CJP ONBUSJC*RJC1 LDC BREGD*\$07 CJP SLCTDJC*TS17 LDC AOUTUD*\$40 LDC AOUTLD*\$00 UJP RPL1	TRANSPORT SELECTED? SET DESELECT STATUS	000890 000891 000892 000893 000894
0889 0889 POOD 0890 POOD 0891 0891 POOD 0892 0892 POOD 0893 0893 POOD 0894 0894 POOD	TST1 2 3C22 3 AF07. 5 2CD8 5 8940 1ST5. 6 AC00	CJP ONBUSJC*RJC1 LDC BREGD*\$07 CJP SLCTDJC*TS17 LDC AOUTUD*\$40 LDC AOUTLD*\$00 UJP RPL1	TRANSPORT SELECTED? ———————————————————————————————————	000890 000891 000892 000893 000894

	FA464A	PAGE 34	DATE: 11/11/11	
	The Continues of t		Company of the Compan	
0897	The second of th	LDC AQUTUD.580	SET OFF LINE STATUS	000000
	P0009 8980	Enc Addroing and	SET OF LINE STATUS	000898
0898		UJP TST5	and the second of the second o	000899
0898	P000A 000B TST10	CUP FPT+TST13	A CONTROL OF THE CONT	
the second second	POODS SCOE		SAMPLE FILE PROTECT STATUS	000900
0900		LDC BF2LD+5FB	* · · · ·	000901
0900	POODC BOFB	ANDAB BREGS.BF2LS.BREGD		00000
	POODD EF84	ANDAD DELOSTRECT		000902
0902	18113	CUP RWS.TST16	SAMPLE REWIND STATUS	000903
120902-1115 1903	PONDE 66E1	1.00 DE2LD SEE		FF Work Production
-	POODE ADEE	LDC BF2LD.SFE		000904
0904		ANDAR BREGS + RF2LS + BREGD	and the second s	000905
	POOFO EFRA	NA DEAL SEE	The second of th	Amount of the state of the stat
0905	POOE1 8DED	LDC BEZLD.SFD	A STATE OF THE PROPERTY OF THE	=_000906
0906	to the title to the second second to the sec	CJP LDP+TST19	SAMPLE LOAD POINT STATUS	000907
1	P00E2 56E4			
0907	POOF3 EFR4	ANDAR BREGS.BF2LS.BRFGD		000908
		TA BREGS, AOUTUD		000909
	POOE4 C9F4	100 04400 604		
0909	PÕÕE5 8406	LDC RAMADD + \$06		000910
0910		CJP NRZI • TST24	SAMPLE NRZI STATUS	000911
-	POOFA 6496		To the control of the	
191	PÔÔE7 ECBO	ANDAB RAMS.BF2LS.AOUTLD		516000
0912		UJP RPL1		000913
	POOER 0020	000		*
0914	0096 P	ORG START1+\$96 ORCB RAMSIBFZLS+ADUTED		000914
0914	PÓO96 ECDO			300713
0915		UJP RPL1		000916
0915	P0097 0020	SPARE		000917
	PROPA FFFF			
the state of the s				
- 1 · · · · · · · · · · · · · · · · · ·				
Party from the company of the compan	The first property of the control of			

<u>F8464</u>	PAGE 35	DATE: 11/11/11	
0918 0919 0920 0921 0921	######################################	ADDRESS *** *******************************	000919 000920 000921 000922 000923
0924 00E9 P 0925 0925 0926 0926 0926 0927 0927 0927 0920	ORG START1+\$E9 FWA1 CA ATNUS.CWALD CA AINUS.CWAUD UJP RPL1	MOVE A LINES TO CWA REGISTER FXIT	000925 000926 000927 000928
0929 0930 0931 0932 0933	00000000000000000000000000000000000000		000930 000931 000932 000933 000934
0935 0938 P00FG 6502 0936 0936 P00ED 8020	BKS1 CA ÁÍNUS•BANKD UJP RPL1	MOVE A LINES TO BANK REGISTER	000936

	FA484A	PAGE 36	DATE : 11/11/11	
0-0-	A control of the cont	And proposed to the control of the c		
003A 0939			***************************************	000939 000940
1941 1941	A transport of the second seco	### ALO	CK LENGTH ***	000941
0942	0.00		\$	000943
				: 1.71 11
0944	BL I	LDC RAMADD . \$08	MOVE A LINES TO FILE (8) AND	000945
0944 POOF	8408		FILE(9)	000044
0946		TA AINLS.RAMD		000946
1946 PÑOFI	C6F2			7
0947 0047 Dàác	0.00	LDC RAMADD+\$09		000948
0947 P00F 0948	N 8409	TA ATNUS, RAMD		000949
0948 POOF	C6F3		The property of the control of the c	
0949	The second secon	UJP RPL1	F.XIII	000950
1949 PNNF	2 0020			
and the second s				
951	0.00	**********		000952
952			A CONTROL OF THE PROPERTY OF T	000953
0953	*	### LOA	D FILE ADDRESS ***	000954
0954 0955	****	******		000955 000956
The state of the s			The contract of the contract o	
0957	LFA1	CA AINLS.BREGD	MOVE A LINFS TO B REGISTER	000958
1957 PÖÖF	LFA1 3 CF02		MOVE A LINFS TO B REGISTER	
1957 PÕÕF:	3 CF02	L CA AINLS.BREGD	MOVE A LINFS TO B REGISTER	000958 000959
1957 PÕÕF:	3 CF02		MOVE A LINFS TO B REGISTER	
1957 PÕÕF:	3 CF02		MOVE A LINFS TO A REGISTER	
1957 PÕÕF:	3 CF02		MOVE A LINFS TO B REGISTER	
1957 PÕÕF:	3 CF02		MOVE A LINFS TO B REGISTER	
1957 PÕÕF:	3 CF02		MOVE A LINFS TO B REGISTER	
1957 PÕÕF:	3 CF02		MOVE A LINFS TO B REGISTER	
195 7 PÖÖF :	3 CF02		MOVE A LINFS TO B REGISTER	
0957 0957 PÕÕF 0958 0958 PÕÕF	3 CF02		MOVE A LINFS TO B REGISTER	
095 7 PÖÖF : 0958	3 CF02		MOVE A LINFS TO B REGISTER	
095 7 PÖÖF : 0958	3 CF02		MOVE A LINFS TO B REGISTER	
095 7 PÖÖF : 0958	3 CF02		MOVE A LINFS TO B REGISTER	
195 7 PÖÖF :	3 CF02		MOVE A LINFS TO B REGISTER	
1957 PÕÕF:	3 CF02		MOVE A LINFS TO B REGISTER	

i de tropostationes. La constanta de la constanta d	14647	PAGE 38	DATE: 11/11/11	
0983		CWAUL•CRS6		000984
0983 PONED 370 0984	LDC	BF2LD+\$02		000985
1984 POOFF ADO		NB BREGS.BF2LS.BREGD		000986
0985 POOFF EFE		CWAUM+CRS9	erandera de la Bartania de Calabra br>Calabra de Calabra de C	000987
0986 P0100 2F0 0987	LDC	BF2LD+\$0]		000988
0987 PAIA) 800 0988		AB BREGS.BF2LS.BREGD		000989
0988 P0102 FFR	CRS9 TA	BREGS.AOUTLD		000990
0989 P0103 CCF		RPL1	EXIT	000991
				And the second s
0992 0993	*	**********		000993 000994
.0994 .0995		MAR CURRENT WOR	D-STATUS ***	000995 000996
0996	0000000000	202000000000000000000000000000000000000		000997
	en de la companya de			
1998 1998 PN115 AM		CWALS+AOUTLD	MOVE_CWA_LOWER AND CWA_UPPER	000999
0998 P0105 CC 4			MOVE CWA LOWER AND CWA UPPER REGISTER	001000
0998 P <u>0105 CCA</u> 0999 1000 1000 P <u>0106 D</u> 9A	TB	CWAUS•AOUTUD	REGISTERS TO AGUT REGISTER	001000 001001
0998 P 0105 CCA 0999 1000	TB 0 UJP		N. Sympholis (1974) is a set the destinate of the set o	001000
0998 P <u>0105 CCA</u> 0999 1000 1000 P0106 D9A 1001	TB 0 UJP	CWAUS•AOUTUD	REGISTERS TO AGUT REGISTER	001000 001001
0998 P <u>0105 CCA</u> 0999 1000 1000 P0106 D9A 1001	TB 0 UJP	CWAUS•AOUTUD	REGISTERS TO AGUT REGISTER	001000 001001
0998 P <u>0105 CCA</u> 0999 1000 1000 P0106 D9A 1001	TB 0 UJP	CWAUS•AOUTUD	REGISTERS TO AGUT REGISTER	001000 001001
0998 P <u>0105 CCA</u> 1999 1000 1000 POTO6 D9A 1001	TB 0 UJP	CWAUS•AOUTUD	REGISTERS TO AGUT REGISTER	001000 001001
0998 P <u>0105 CCA</u> 0999 1000 1000 POT06 D9A 1001	TB 0 UJP	CWAUS•AOUTUD	REGISTERS TO AGUT REGISTER	001000 001001
0998 P <u>0105 CCA</u> 1999 1000 1000 POTO6 D9A 1001	TB 0 UJP	CWAUS•AOUTUD	REGISTERS TO AGUT REGISTER	001000 001001
0998 P <u>0105 CCA</u> 1999 1000 1000 POTO6 D9A 1001	TB 0 UJP	CWAUS•AOUTUD	REGISTERS TO AGUT REGISTER	001000 001001
0998 P <u>0105 CCA</u> 1999 1000 1000 POTO6 D9A 1001	TB 0 UJP	CWAUS•AOUTUD	REGISTERS TO AGUT REGISTER	001000 001001
0998 P <u>0105 CCA</u> 0999 1000 1000 P0106 D9A 1001	TB 0 UJP	CWAUS•AOUTUD	REGISTERS TO AGUT REGISTER	001000 001001

1003 1004 1005 1006 1006 1007 1007 1009 1009 1009 1009 1009 1009		F 14641		,PAGF 39	DATE: UZUZÜ	
1004				The second of the control of the con	The second secon	The Manager of the Control of the Co
1005 * *** ASSEMBLE/SENSE NEXT READY JUMP ROUTINE *** 001007 1007 *** *** *** ASSEMBLE/SENSE NEXT READY JUMP ROUTINE *** 001007 1009 *** *** *** *** *** *** *** *** ***		444	****	*****	****************	
1006		· •		AAA ACCCUDI E JOS	WEE NEVT DEADY HAND DOUBLE HE	
1007				AMM ADDEMHLE/SET	NOT NEXT HEAUT JUMP ROUTINE 444 4	agreement and a company of the compa
1009			******	*************		
1010		The second of th		ausgebrunde bestehnt der Geschlichte der Bestehnt in der St. d	A parameter of the control of the co	per seminarma i respector. U U L U U U primo por seminarma i respector. U U U L U U U primo por seminarma i respector. U u u u u u u u u u u u u u u u u u u
1010		***	74.4			
1010	1009	ΔS.J	i CJP	ONBUSJC • RJC1	ON BUS? NO-REJECT	001010
1010 POI 09 BF33						WV AU LU
O		The control of the co	SPF	BHNKS	SET ROM BANK SFLECT FZF	COLOIL
		9 BF33	11 10	ACD1	MAN TO HORSE DANK	001010
SEF ONFUSEE NOT USED SPARE COMMAND 001014 1013 POIOR BF23 1014 1014 POIOC 0040 UJP TRB1 NOT USED SPARE COMMAND 001015 1014 POIOC 0040 UJP TRB1 NOT USED SPARE COMMAND 001015 1016 001017 001018 001018 001018 001018 001018 001019 001020 001020 001020 001020 001020 001020 001020 001020 001020 001020 001020 001020 001020 001020 001020 001020 001025 0024 POI51 COO3 0026	1011 POTO <i>A</i>	0150	UUF	MORI	JOHE TO GERER HANK	001012
1013 POINE BF23 UJP TRB1 NOT USED SPARE COMMAND 001015						
1014 POINC 0040			HEF	-Autor	NOT TICES ASSIST	Management of the Control of the Con
UJP TRB1 NOT USED SPARE COMMAND 001015 1016 ***********************************			327	- Untrought	NOT DELL SPARE COMMAND	001014
	1014		UJP	TRB1	NOT USED SPARE COMMAND	001015
0010 001019 001019 001020 001020 001020 001020 001020 001020 001020 001020 001020 001020 001020 001023 001023 001024 001024 001025 0025 0025 0025 0025 0025 0025 0025 0025 0025 0025 0025 0025 0026	1014 PÕĨOČ	0040				
0010 001019 001019 001020 001020 001020 001020 001020 001020 001020 001020 001020 001020 001020 001023 001023 001024 001024 001025 0025 0025 0025 0025 0025 0025 0025 0025 0025 0025 0025 0025 0026	and the second of the second o	The second secon		ertaalande viels van agemeen voorscheids van en van de van de van de verseer verseer de verseer de van de van De van de verseer van de van de verseer de verseer de verseer van de verseer van de verseer van de verseer van De van de verseer van		- The state of
001018	g Britain in the sent against and in the sent and sent an					
018		966		***********	************	001017
019		*				
00 F071 002	1018			A. SFILL IF:	21 1 888	
022 0150 P ORG START1+\$150 001023 023 STA1 CA AINUS, BREGO SAVE A LINES 001024 023 P0150 CF03 024 CA AINUS, BF2LD 001025 025 P0151 CD03 025 CE02 026 TA AINLS, CWAUD 001027			*****	*********		and the second section of the second section is a second s
023 STAI CA AINUS, BREGO SAVE A LINES 001024 024 CA AINUS, BF2LD 001025 024 P0151 C003 001026 025 CE 02 001026 026 TA AINLS, CWAUD 001027	The state of the s		an de companya de la companya del la companya de la	A comment of the second of the		
023	Service of the servic		and it was to the first purpose to the property of the contract of the contrac	auticie en van Arthur (alle en victoria primario primario de l'Arthur (alle en victoria de l'Arthur (alle en v Arthur (alle en victoria de l'Arthur (alle en victoria) de l'Arthur (alle en victoria de l'Arthur (alle e	enter de promotion de la companya del companya de la companya del companya de la companya de la companya del	
023	1022	0150 P	ORG	START1+\$150		001023
024 CA AINUS.BF2LD 001025 024 P0151 C003 001025 025 CA AINLS.BF2UD 001026 025 P0152 CE02 001027			I CA	AINUS, BREGD	SAVE A LINES	
024 P0151 C003 025		CF-0.3				
025 025 P0152 CE02 026 TA AINLS+CWAUD 001027		CD03	U/L	LINUS TO CLU		001025
026 TA AINLS, CWAUD 001027	025		CA	ATNLS.BF2UD		001026
		CE05		ATAIL C. AMALIA		
		E PRES		AINLS CWAUD	1 The second of	001027
	A STATE OF THE STA			entendad sentendere i space finale de un exp. 1. Exp. de la Colombia dell'incombini participatione production della colombia dell'acceptant della colombia d		A public complete in the contract of the contr
	The second section of the second section of the second section of the second section s			The second secon	The second secon	recording from the plant of the control of the property of the
	• *					
	A CONTROL OF THE CONT					
	The second secon				The second secon	According to the control of the cont
						The second section of the second section secti
1 A STATE OF THE PROPERTY OF T	uoja tajaaniint					
	The second secon	And the property of the property of the party of the part				The second secon

v.40 =		FA46	44		PAGE 40	DATE: 11/11/211	
1028				SFF	BUSY	ENTER RUSY	001029
1028 1029	P0154	BESE		DFF	CL EOP•RPLY	•	
1050	P0155	A303					001030
1030	P0156	CFFC		DA ::	BREGS.BREGD	PERFORM ALU OPERATIONS AS PER	001031
1031 1032				LSFT	BREGS • BREGD	SELF TEST 1 EQUATION	001032 001033
1032	P0157	CFCC			BREGS+CWAUS+BREGO		
	P0158	DF9C		PLUS	- BREGS+CWAUS+BREGU		001034
	P0159			RFF	CNALU		001035
1035				IA	BREGS BREGD		001036
1035	P0154	CFOC		MY MIT	B BREGS BEZL S BREGD		
1036	POISE						Appropriate Control of the Control o
	P0150				ANDAR RREGS REZUS RRE	60	001038
-1038				OR	BREGS+BF2LS+AOUTLD		001039
	P0150			14	PCS+RAMD		001040
1039	POISE	C60F			Subject to the second s		The continuents are part of the continuent of the continuents of the c
	P015F			UJP	EIDS	CALL SUBROUTINE TO PERFORM	001041
1041 1042			*	ČB	BE2US.RAMD	REGISTER TRANSFER AND FILE LOAD	001042 001043
1043	P0160	F850	STA18	7 B	BEZUSTAOUTUD	LOAD TRANSFER DATA TO ADULT	001044
=1043 1044	P0161	F9A0=	STA19	RFF	ENWDSY		001045
	Pñ162	AFIR					
1045	Pñ163	0040		UJP	TRB1	EXIT	001046
1046				SPAR			001047
1047	P0164			SPAR	E		001048
material and the second	as a company or contains and general contains and g						
THE PARTY NAMED IN COLUMN TO SERVICE AND ADDRESS OF THE PARTY NAMED IN		The second secon					
	• '						į
The second secon	A STATE OF THE PARTY OF T						

.

1049	1 FA46	SAA PAGE 41	0ATF = 112(12)11	oritani. Majoristi per alam 1911 - Ingland
1050	which is a second of the secon			The second secon
1050	1040		00000000000000000000000000000000000000	001050
1051			*	
1052		* ** TEST DATA	SUBROUTINE ### #	
1055		The Control of the Co	Market of the control	to the first of the contract o
1056	F 1053		· 中央在英華美華美華美華新華中中中中中中中中中中中中中中中中中中中中中	001054
1056	Parties and the second of the		THE STATE OF THE CONTROL OF THE STATE OF THE	entropies and the second of th
1056	1055 0172	P ORG STARTI+\$172		001056
1056 P0172 BFF1				
1057 P0173 C4F4	1056 P0172 BFF1	Consequence destinates particular de la companya dela companya del companya de la companya de la companya de la companya del companya de la companya del companya		And a second sec
1058 P0174 F650 P0175		TOSS TA BREGS RAMADO	LOAD INTITAL FILE ADDRESS	001058
1058 P0174 F650				Prince and the control of the contro
1059		CB BLSO2+WWD	MOVE TRANSFER DATA THROUGH ALL	001059
1060		그 김 리프랑프라그램 가지 않는 그 그 없는 것은	DEGISTEDS	001060
1060 PQ175 CAQO	process and the second	CA RAMS C VALO		Amount from the first of the control
1061 P0176 CBA0 1062 1063 P0177 CD09 1063 TH RE2LS;CHAUD 1064 P0178 EBA0 1064 P0179 DEA7 1065 P017A CFOC 1066 P017A CFOC 1066 P017B 1873 1067 NO - CONTINUE 1068 P017C 8400 1069 JA RAMS;PCD RETURN 1071 P017F FFFF 1071 P017F FFFF 1071 SPARE 1071 P017F FFFF 1071 SPARE 1071 P017F FFFF 1071 SPARE 1071 O1073				
1062	E1061	TB CWALSINCD	Constitution of the Consti	001062
1062 POT77 CD09				taga 🖠
1063		IA WCSOBF2LD	INCREMENT TRANSFER DATA	001063
1063 P0178 FBA0	Marketine and the second second	TR REPLEMENT	Additional and the second of t	
1064	Proposition and in the control of th		Section 1. A second contract of the contract o	101104
1064 P0179 DEA7	Service Control of the Control of th	TB1 CWAUS.BF2UD	A Section of an individual data assistant in the control of the co	001065
1065 P017A CFOC				
1066	· · · · · · · · · · · · · · · · · · ·	IA BREGS.BREGD		001066
1066 P0178 1873 1067	print and the second se			
1067		COR COMPLETOS2	DATA INCREMENTED BY 167	001067
1068	The second secon		NO - PONTINUE	771748
1069 POITC 8400 1069 IA RAMS*PCD RETURN 001070 1069 POITD CTOS 1070 SPARE 001071 1071 SPARE 001072 1071 POITF FFFF 1072 SPARE 001072		LDC RAMADD \$00	The second secon	
1069 P0170 C708 1070 SPARE 001071 1070 P017E FFFE 1071 SPARE 001072 1071 P017F FFFF 001073	1068 POTTC 8400	꽃병이 모든 하는 것, 이렇게 하지 않는 것이다.		
1070 SPARE 001071 1070 P017E FFFE 001071 1071 1071 SPARE 001072 1071 P017F FFFF 001072 SPARE 001073		IA RAMS.PCD	RETURN	001070
1070 P017E FFFE 001072 1071 P017F FFFF 001072 1072 SPARE 001073				ы учетуральной учетура быль этом — по учетура учетура по выполной учетура быль от выполной общеной в денам учет помер и выполной выполной пред то до пред то пред то по пред то пред то по пред то по по пред то по
1071 SPARE 001072 1071 P017F FFFF 001073 001075	to the state of th			001071
1071 PÔI7F FFFF 1072 SPARE 001073			The state of the s	001073
1072 SPARE 001073				001012
		SPARE		001073
	1072 POING FFFF		A Company of the Comp	The second secon
			The second secon	Commence of the commence of th
		441.4	The second secon	en trans and antiferent entre of a proper programme at any control of a probabilities of
	Control of the c			Photos Chamber Service Co. 1 C

Sina	PAGE 42	DATEF 11/11/11		
1074 ************************************	**************************************	9	# # # # # # # # # # # # # # # # # # #	001075 001076 001077
1080 POIS BEZE	SFF BUSY	ENTER BUSY		001081
1081 1081 P0182 A303 1082 1082 P0183 ĀF23	RFFCL EOP+RPLY. RFF ONRUSFF	RESET FLIP FLOPS		001083
1083 1083 P0184 AF01 1084	RFF SPRFF			001084 001085
1084 PÔIBS AFO2 1085 1085 POIR6 AFO6 1086	RFF INX2FF RFF PARFF			001086
1086 P0187 AF24 1087 1087 P0188 AD05 1088	REFCL SLCTDEF.CDMAER	CHEECK FOR RESET STATE		-0010AB 0010A9
1088 PÔ189 2506 1089 108 9 PÔ18A 1906 1090	CJP WRTODJC•STB62			001090
1090 P018B 15C6	THE STATE OF THE S			=001091

į		FA464A ====		PAGE 43	DATER 11/11/11	
	•	I data aju apresentiti kelassiti kalikati kalika		Application of the Control of the Co		
1092			CJP	OFLMTJC+STB62		001093
1092 P	1018C 1	1106	CJP	ALARMJC+STR62		001094
1093 P	กโลก	5506		And the second section of the section o	A CONTROL OF THE CONT	The second control of
1094 1094 P	niaF 4	DC6		INX2JC+STB62	Conference of the Conference o	001095
1095 1095 P	1050E /	.E64	CJP	SPRJC+STR62		001096
1096			CJP	EOTSTUC.STB62		001097
1096 P	0190 2	IICA	e ib	SPMKJC+ST862		no1098 =
1097 P	0101	3906				001046
1098 1098 P	nī92 1	1506	CJP	PARJC+STR62		001099
1099			CJP	ALDENJC+STB62		001100
1000 P	0193	006	r.IP	SI CTOJCS ST862		001101
1100 P	0194 2	2DC6				
1101 1101 P	0195	2106	CJP	CERSTUC+STR62		001102
1102			SFF	PARMO	SET FLIP FLOPS AND JUMP	001103
1102 P					CONDITIONS	001104
1104	0107		SEF	WTROMP		001105
1104 P	11171	r ir	SFFC	L RWMOD + CLHER	그 이번 이번 그는 그는 그는 나를 통했다.	001106
1105 P	0198 F	3419	CEE	ENVISY		
1106 P	0199					001107
1107 1107 P		1802	LDC	VCD+\$02		001108
1108			CJP	HFWRD , STB62		001109
1109 P	019R 3	BRC6	300	BREGD+SAS		001110
1109 P	019C			до работ 1 г. в Вистем Не Лиц. 27 г. 27 г. 50 г. объективность и поставления и поставления и поставления и пост и в се и поставления и поста		
	And the second second					
	;		are a			
Berlin, and Berlin, and an artist of the second of the sec						
Series and resolvent and a series and a series of the series and the series are series as the series and the series are series and the series are series and the series are series and the series and the series are series and the series are series				Egiphical Services on more leasurement of the resource of the		
Personal Transfer Control Control				Andrew Market (1994) (1994) (1994) (1994) (1994) (1994) (1994) (1994) (1994) (1994) (1994) (1994) (1994) (1994)	entre use ser en proposition e comme e una servición en misco en electronistico de la composition della composition dell	
\$ g	•					•
Manager of the second of the s						
Special and the control of the contr						A SECTION OF THE PROPERTY OF T
	,					
						The second of th
				and the second of the designation of the second of the And the second of	angen og segmenter og gregorier (1900) for the complete of the	

	FA464A		PAGE 44	DATE: 11X11X11	
	The second secon			The state of the s	
1111		LDC	CWALD \$45		001112
1111 P0190		COMP	R AREGS CWALS		001113
1112-P019F	- C36C	7.IP	WORD STB29	CHECK FOR SET STATE	001114
1113 P019F	28A1		Representation profession (Alexan Associated		
1114 1114 POÏAO	0106		STR62		001115
1115 1115 PÕTAT	STA29	CJP	FOUAL • STR31		001116
FEI 1116		UJP	STR62		001117
1116 P01A2	01C6	CJP	COUT+STB33		001118
1117 P01A3	1845	H.IP	STB62		001119
1118 POJ 44					
1119 1119 POTAS	\$1833 3847				001120
1120 POTA6	0106	UJP	STR62		001121
1121	STR34	CJP	WCEMPT STR36		001122
1121 Pol A7	3149	UJP	ST862		001123
1122 POLAR		C.IP	BMDL•STB38		001124
1123 POTA9					
1124 1124 POIAA			STR62		_001125
1125 1125 POLAB		CJP	BMS8-ST840		001156
1126		UJP	STB62		001127
1126 PO1AC	STR40	PLUS	RREGS.CWALS.BREGD	CHECK FOR SET STATE	001128
1127 PO1AD		CUP	COUT+STR62		001179
1128 POTAE	and the sales of t		und eigengegengen mit der Gerickforde Staff Staffage an über mit mit in zu mit in Nicht bei der Staffage an sie der mit in der Staffage von de		
Î					

	the Artist			**
FA4	64A	PAGE 45	DATE: 11/11/11	
1130 1130 PÕIAF 2906		SUP RMDL+STB62		001131
1131	C	JP BMSR.STB62		001132
1131 PO180 5166		JP WORD STB62		001133
= 1132 POIB1 28C6		FFCL SPRFF CLSTAT		
- 1133 - 1133 PõĪB2 8701		FFCL SPREFFCLSTAT		001134
1134 1134 P0183 F390		PLUS_BREGS.BF2US.NU		001135
111135.27.2		JP FRSTDT.ST849		001136
= 1135 P0184 2786 - 1136	U	IJP STR62		001137
1136 PÖÏR5 01Ć6	0.000	UP COUT.STB51		
1137 1137_P0186_1888				001138
1138 -1138 POIR7 0106		UP \$1962		001139
1139	STR51 C	OMPR BREGS.BF2US		001140
1139 POTRA F36C 1140		JP EQUAL STB62		001141
]140 P01R9 1F66		JP COUT+\$1862		
1141 POIBA 18C6	And the second s			001148
1142 1142 PÕĪBB 2706		:JP FRSTDT.STB62		001143
1143	S	FFCL ENBOR SETHER		001144
1143 P0186 4810	C.	JP BELE-STR62		001145
1144 P018D 3366 1145		JP BF2F+STB62		001146
1145 POTRE OFC6				
1146 1146 POIRE 3FC		JP DMAWCP+STB62		001147
1147	E C	JP CRCERUC STR62		001148
1147 P01C0 58C6	tagran c	JP PARERRISTB62		001149
1148 POICI OBC6				
A fine of the control				
The state of the s				A COLOR OF THE COL

	**		
FA464A	PAGE 46	DATE: 11/11/11	
1150	CJP PRTFLT+STB62		001151
1150 POIC2 1706 1151	CJP ADRERRISTR62		001152
1151 PO1C3 07C6	CUP WCEMPT.STB62		001153
1152 P01C4 31C6	To the control of the	A STATE OF THE PROPERTY OF THE	
1153	. CJP DMAWCP+STB77	·	001154
	2 LDC AOUTLD.SAD	ERROR DETECTED - LOAD "DEAD"	001155
1154 POICE RCAD	Controlled to the Controlled Cont	Modern Control of the	A CONTROL OF THE CONTROL OF T
1155 POIC7 RADE	LDC AOUTUD SDE	The second of th	001156
1156	RFF JGRP9	**	001157
1156 POICR AF29	UJP STA19	EXIT	001150
1157 POIC9 0162		5011	001158
1)58	7 SFFCL JGRP9.SFTHER		001159
1159	CJP NOCOMP+STR62		001160
1159 POICR 0506	RFFCL JGRP9.SWSTR		001161
1160 POICC AERS			501161
1161 1161 P01CD-2BCF	CJP WORD+STBA2		001162
1162	UJP STR62		001163
1162 POICE 0106 1163 STRR	2 SFF INTRSP	•	001144
1163 POICE BEZA	C SFF INIRSP		001164
1164 1164 POIDO BE15	SFFCL LWD.SWSTR		001165
1165	SFFCL FMKST+SRSTR	SET FLIP FLOPS	001166
1165 POIDI B604			
			e en de la composition de la composition della
			,———

FA464		PAGE 47	DATE: 11/11/11	
1167 1167 POID2 RF34	SFF	LRCRCFF		001168
1169 1168 P0103 BE09	SFF	WRTODFF		001169
1169 PÑIN4 BEOS	SFF	RALTIFF		001170
1170 1170 POIDS BEOA	SFF	OFLMTFF		001171
1171 1171 POIDS BEZE	SFF	ALARMFF		001172
1172 1172 POIDT BEOG	STE	INX2FF		001173
1173 1173 POIDS BEOS		SLCTDFF		001174
1174 1174 POINS RE02		FOTST		001175
1175 1175 POIDA BE32		SFMKFF		001176
1176 1176 POTOB RE24		PARFF		001177
1177 1177 POINC AFRO		ALDENFF CERST		001178
1178 1178 POIOD RE30		ONBUSJC+STB101	CHECK FOR SET STATE	001179
1179 POIDE 3DE0		STR62	CHECK FOR SET STATE	001180
1180 POINT OICS		LRCRCJC+STB103		181100
1181 POTFO 25E2		STB62		001183
1182 POTET OTC6		WRTODJC.STB105		001184
1183 PÓ1 E2 1984. 1184		STR62		001185
1184 Phir 3 01C6	STRIOS CUP	RALTIJC.STR107		001186
1185 P01F4 15E6				
				A second control of the control of t
		The same of the sa	and the second s	Barrier and Company to the second of Management of State Company of the

<u>.</u>	FA464A	PAGE 48 / DATE: 11/11/11	
	A Committee of the Comm	Transfer	
	11.15	CTACA	and Frair St
1197 1197 PO1F5 (UJP	STR62	001188
: 1188	0100 670107 CIP	OFLMTJC+STR109	001100
INA PAJE			001189
1189	UJP	STR62	001190
1189 POTET		And the control of th	
1190		ALARMJC•STB111	001191
1190 POTER		The state of the s	0.711.41
1191		STR62	001192
1191 POIF9	n1ca ====	The second of th	
1192	STRIII CUP	INX2JC+STB113	001193
1192 POTEA		A CONTROL OF THE PROPERTY OF T	
1193	UJP	STR62	001194
1193 POLFR			
1194		SPRUC•STR115	001195
1194 POIEC	45E E	A CONTROL OF THE PROPERTY OF T	And the distriction of the control o
1195		SM62	001196
1195 POLFO		FATCY IA CTALLS	
1196		EOTSTJC+STR117	001197
1196 POIFF 6		STR62	001100
1197 POTEF		TIPE Committee the control of the co	001198
1198		SEMKUC-STB119	001149
1198 P01F0	der voner in der eine er mein die men erhalten er engage erhalt all der eine der der bestellt an der	A CONTRACTOR OF THE CONTRACTOR	
1199	UJP	STR62	001200
1199 POTF1			
1200	STRI19 CUP	PARJC+STB121	001201
1200 PATE2			
1201			001202
1201 P01F3		Addition of agreed proper prop	
1202	STR121 UJP	STB123	001203
1202 P01F4			
1203		STR62	001204
1203 POJE5		CERSTJC+BKT1	001205
1204 P01F6		The Control of the Co	001205
			_

	F4464A	PAGE	49 DATE: 11/11/11	
	A A TO THE COMMENT OF		The control of the first tended in the control of t	
1206		UJP STR62		001207
1206 P01F7		UJP_STB62		
1207 PO1F8	0106	offer title group on the filter title for the filter title group of th	To the Control of the	
1208 1208 P01F9		SFF RMBNKS	Region Conference of the Confe	001209
1209		UJP STR128	JUMP TO UPPER ROM BANK	001210
1209 POTFA	01F8			
			A COUNTY OF THE	Control of the Contro
1211		LDC AOUTUD.	SAC NOT USED SPARE COMMAND	215100
1211 POTER	H9AC	UJP TRB11	NOT USED SPARE COMMAND	001213
1212 PO1FC	004E	n na marana na manana na manan Na manana na manana n		
The second secon				
	03F8 P			001215
1215 1215 PO3F8		LOC AOUTED	SED NO FRENCES - LOAD MACEDIL	
1216	₩		TO AOUT REGISTER	001217
1217		LDC AOUTUD.	SAC .	001218
1217 PA3F9	нуи(,	RFF RMANKS	A second control of the residence of the control of	001512
1218 P03FA	AF33	11 ID C7410	An experimental contract and an experimental	
12 <u>1</u> 9 1219 Põ3FB	0162	UJP STA19	EXIT	001220
1550		SPARE		001221
1220 POJEC 1221		SPAPE	A CONTROL OF THE PROPERTY OF T	901222
1221 PÔ3FB	EPPE ===			VV166
1222 POSFE	FFFF	SPARE		001223
1223		SPARE		001224
1223 POSFF	TT			
The second of th				Address on the Control of the Contro

	FA464A		PAGE 50	DATE: 11/11/11	* * -
	And the second s				
1225		**** SEL	F TEST 2 BANK REG CH	HECK SUBSECTION ********	001226
.				1997 - Marie Marie (1997) - Marie (1	9
1227	0122-0	- ago	START1+\$133	The second secon	001330
1228	P	KT1 LDC	BANKD+SEF	LOAD 3 TO BANK REGISTER	85S100 85S100
1228 P0133					
1229		CJP	CWAUL+BKT4	VERIFY	001230
1229 P0134	3/36		STR62		001221
1230 P0135	0106			A PRINCIPAL OF THE PRIN	001231
1231	### ####	KT4 CUP	CWAUM+BKT6	The second secon	001232
1231 P0136	2F38	1.4 444.2			
1232 1232 Pñi37	0106	UJP	STB62		001233
1237	0169	KTE INC	BANKD \$00	LOAD O TO BANK REGISTER	001234
1233 P0138					
1234		CJP	CWAUL STB62	VERIFY	-001235
1234 P0139	3706	0.10	CWAUM+STR62		
1235 1235 POT3A	2FC6	CJP	CWAUM STHEZ		001236
Property of the second					
1007		*****	E 2 DADITY CENEDATOR	CUEOU CUDCECTION ANAMANA CARAN	
1237		AAAAAA SEL	.F 2 PARTIT GENERATOR	CHECK SUBSECTION ********	001238
<u> </u>		4.14			
				The state of the s	
1239 P013B	offf		RECODSET.	INITIALIZE DATA	001240
1240		CHS TA	BREGS BREGD	PASS DATA THROUGH PARITY GEN.	001241
1240 P013C					
1241		CJP	PARLT,STB62	CHECK PARITY BIT OUTPUT LOW	001242
1741 P015D	8×64 :	1 654	BREGS+BREGO	The second of th	001243
1242 P013E	crcc		EDENIA DRENI	The second secon	101243
1243		CJP	COUT.PCH13	DATA SHIFTED 8 TIMES? YES-EXIT	001244
1243 P013F	1846	notification in the second			
		Andrewsking of the second of t			
Processing and the second seco					

	FA464A		PAGE 51	DATE: VIVIIVII	
	The second		The second secon		4
1245	4	TA	PREGS+BREGD	PASS DATA THROUGH PARITY GEN.	001246
1245 P0140	CFF4			, , , , , , , , , , , , , , , , , , , ,	
1246		CJP	PARLT.PCH10	CHECK PARITY OUTPUT HIGH	001247
1246 PN141	h/44	11.10	57862	The second secon	001248
1247 PO142	0106	UUI	The second secon	The state of the s	001248
1248	PCHIO	LSFT	BREGS+BREGD		001249
1248 P0143	CFCC				
1249 1249 P0144		CJP	COUT.STB62	The state of the s	001250
1250	1759	11.10	РСН2	CONTINUE SHIFT LOOP	001251
1250 Pnī45		LUV!	secured on the EAS day, in our section of the term of the term of the experience of		001571
1251	PCH13	CJP	WSTRLT+PCH15	CHECK RSTR AND WSTR LATCH HIGH	001252
1251 P0146	4848		67848		
1252 1252 P0147	A1 AZ	UJP	STR62		001253
		CJP.	RSTRET&PCHL7		001254
	534A				
1254		UJP	STB62		001255
1254 P0149	0106	2000	DAGUE OLOGEO		
1255 1255 P014A	PCH1/	RFFU	L PARMD.CLDSTR	CHANGE PARITY MODE	1001256
1256		CJP	WSTRET+STB62	CHECK RSTR WSTR LATCH LOW	001257
1256 P014B	4BC6				
1257		CJP	RSTRLT+STB62		001258
1257 P0140	5306	71	RREGS.BREGD		001055
1258 P0140	Tr	IA_	PICO D ONE OU	A CANADA AND A CAN	001259
1259		CUP	PARLT-STB126	CONTINUE	001260
1259 PÖĴAE	6959				
, 1590		UJP	STB62		001261
1260 P014F	01C6				.:

		FA46	4A		PAGE 52		DAT	E: 11/11/1	1			
<u>.</u>		-			A MANUAL TO AND THE CONTROL OF THE C	The second secon		kiib dii ji				
1262			***	***	***	***	***	***	****	***	001263	
1263			*	. *- *				í			001264	
1264			•		44	* SFLF	TEST 4 #	D 44		4	001265	
1265			3		AND THE PROPERTY OF THE PROPER	The state of the s		i jan teori	The second secon		001266	
1266			****	***	****	****	***	***	000000	****	001267	
Part .	.1 .41					no analysis and a second	a it si	inti dali				
				,								
1268	,	1126	ь .	ODG	CTADT1.4126						001240	
1269		1156			START1+\$126 AINL5+RFZLD		HA AND	A LINES TO			001269	
	P0126 C	בחחי	35/21		MINLOTOF SEU-	a per a conserva de la calenda de la como de la calenda del la calenda del la calenda de la cale	1. T. VAIV.	4 E11/C3 10	וואר ארט י	FREALC	001270	
1270	MALE CO.						REGIS	TFR			001271	
1271				CA	AINUS.BF2UD			• • • • • • • • • • • • • • • • • • • •			001272	
1271	P0127 (CE03										
1272				CJP	PRGPRT + STC4		SAMPL	E PROTECT	BIT OF.		001273	
	POISE C	ነበናል							The second secon		PROPERTY COMES TO COMMAND TO THE PROPERTY OF T	
1273					The second secon		INSTR	UCTION			001274	
1274	00100			SFF	DMWRPT			and discountries of the control of t	The same parties of the sa		001275	: ==::
1275	P0129 P	4r 21,		UJP	STC4		CONTT	NILIE .			001374	
	POTZA	1164		UJP	3104		CONTI	NOP.			001276	
	, 016 H. V						Topic and the second of the se		The second secon			
En marine									The second secon	Annual Control of the		
						AND THE PERSON NAMED OF TH		The second secon				

277		FA464	PAGE 53	DATE: 11711/11	
1278			endingstein middle (1917-1914), strange (1917-1914)	Additionally a control of the design of the	in in the second of the second
1278	1277	***	*****	***	* 001278
1279	1278	•		· · · · · · · · · · · · · · · · · · ·	
1281	1279	. 🐞	### SELF TEST	7 3 444	
1283	1280			The state of the s	
1283	1281	******	***********		TITLE IN THE STATE OF THE STATE
1284 PO166 BF1E SFE VIRDMP SET F/F1S FOR DMA READ 1285 PO167 RF1A 1285 PO167 RF1A 1286 SFF SELBF2 1287 PO168 RF1O 1287 PO168 RF1O 1287 PO169 RF17 1288 PO164 RR2E 1288 PO164 RR2E 1289 PO168 A303 1289 PO168 A303 1290 PO16C R21D 1291 STC6A CUP DHAWEP STC9 1292 PO16C OFTO 1293 PO16F OFTO 1293 PO16F OFTO 1294 PO170 ECAO 1295 UUP STA18 EXIT 1001286 O01295 1295 UUP STA18 EXIT 1001287 1001288 1001289 100128	Property of the control of the contr		Selection of the Control of the Cont	The second secon	
1284 PO166 BF1E SFE VIRDMP SET F/F1S FOR DMA READ 1285 PO167 RF1A 1285 PO167 RF1A 1286 SFF SELBF2 1287 PO168 RF1O 1287 PO168 RF1O 1287 PO169 RF17 1288 PO164 RR2E 1288 PO164 RR2E 1289 PO168 A303 1289 PO168 A303 1290 PO16C R21D 1291 STC6A CUP DHAWEP STC9 1292 PO16C OFTO 1293 PO16F OFTO 1293 PO16F OFTO 1294 PO170 ECAO 1295 UUP STA18 EXIT 1001286 O01295 1295 UUP STA18 EXIT 1001287 1001288 1001289 100128					· · · · · · · · · · · · · · · · · · ·
1284 PO166 BF1E SFE VIRDMP SET F/F1S FOR DMA READ 1285 PO167 RF1A 1285 PO167 RF1A 1286 SFF SELBF2 1287 PO168 RF1O 1287 PO168 RF1O 1287 PO169 RF17 1288 PO164 RR2E 1288 PO164 RR2E 1289 PO168 A303 1289 PO168 A303 1290 PO16C R21D 1291 STC6A CUP DHAWEP STC9 1292 PO16C OFTO 1293 PO16F OFTO 1293 PO16F OFTO 1294 PO170 ECAO 1295 UUP STA18 EXIT 1001286 O01295 1295 UUP STA18 EXIT 1001287 1001288 1001289 100128	1283	0166 P	ORG START1+\$166		001284
1284 P0166 BF1E		SYCI	SFE WIRDMP	SET F/F'S FOR DMA READ	
1285	1284 P0166			The State of the S	And the second s
1285 PO167 RF1A 1286 1286 1287 1288 1289 1289 1289 1289 1289 1289 1289 1290 1290 1290 1290 1290 1291 129	1285		SFE COMP1	The Control of the Co	001286
1286 POTES	1285 P0167	BF1A			
1287 SFF SFLBF1			SFF SELBF2		001287
1287 P0169 RF17 1288	1286 POTAR	RF10			
1287 P0169 RF17	1287		SFF SFLRF1		001288
1288	1287 P0169	RF17		No. of A company or professional and a company of the company of t	And the state of t
1288 P016A BR2E 1289 RFFCL EOP+RPLY 001290 1289 P016B A303 1290 SFFCL ENROR*DWAREO SEND DMA REQUEST 001291 1290 P016C B21D 1291 STC6A GJP DMAWCP*STC9 WAIT FOR END OF DMA CYCLE 001297 1291 P016D 3F70 1292 CJP BF2F*STC9 001293 1292 P016E 0F70 1293 UJP STC6A 001294 1293 P016F 016D 1294 STC9 TB BF2LS*ADUTLD MOVE DMA DATA TO AOUT REG. 001295 1294 P0170 ECAO UJP STA18 EXIT 001296			SEECE RUSY SETHER	FNTER BUSY	001289
1299 P016C R21D STECK ENRORADMAREQ SEND DMA REQUEST D0129L 1290 P016C R21D 1291 STECK CUP DMAWCP.STC9 WAIT FOR END OF DMA CYCLE D01297 1291 P016D 3F70 CUP BF2F.STC9 001293 1292 P016E 0F70 UUP STC6A 001294 1293 P016F 016D STC9 TR BF2LS.ADUTLD MOVE DMA DATA TO ADUT REG. 001295 1294 STC9 TR BF2LS.ADUTLD EXIT 001296	1288 PO164	BBSE			4
1290	1289		RFFCL EOP RPLY	~.	001290
1290 P016C B210	1289 P0168	A303			
1291	1790		SFECT ENRORSOMAREO	SEND DMA REQUEST	001291
1291 P016D 3F70 1292	1290 P016C			The second of th	Adjustment of the Control of the Con
1292 CJP BF2F+STC9 001293 1292 P016E 0F70			CUP DMAWCP.STC9	WAIT FOR END OF DMA CYCLE	001292
1292 P016E 0F70	1591 b019D	3F70			
1293 UJP STC6A 001294 1293 PO16F 016D 1294 STC9 TB BF2LS+AOUTLO MOVE DMA DATA TO AOUT RFG* 001295 1294 PO170 ECAO 1295 UJP STA18 EXIT 001296			CJP BF2F+STC9		001293
1293 PO16F 016D 1294 STC9 TB BF2LS.ADUTLO MOVE DMA DATA TO AGUT REG. 001295 1294 PO170 ECAO 1295 UJP STA18 EXIT 001296				The first of the control of the cont	
1294 STC9 TB BF2LS-AQUILO MOVE DMA DATA TO AQUI REG. 001295 1294 P0170 ECAO 1295 UJP STA18 EXIT 001296			UJP STC6A	A mining from the control of the con	001294
1294 P0170 ECAO 1295UJP STA18 EXIT 001296					Principal Conference of the Co
1295 - 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Character and the transfer of the same of		T8 REZES.AGUILO	MOVE DMA DATA TO AGUT REG.	001295
1 2 T 1		ECA0			
1295 P0171 0161			UJP STA18	EXIT	001296
	1295 P0171	0161		an talahan dalah salah s	
	Service and the service of the servi			A Company of Control o	
					> 3-9

	FA464A	PAGE 54	DATE: 11/11/11	
1297 1298 1299 1300	***************************************	A CONTROL OF THE PROPERTY OF T	FUNCTION DECODE ***	001298 001399 001300 001301 201301
The state of the s				001205
1303 1304 1304 P010D		ORG START1+\$100 CJP RDY+DFD18	CHECK UNIT READY	001304 001305
1305 P010F		UJP RJC1	UNIT NOT READY-REJECT	001306
1306 1306 P010F	DEDIB	CJP ONRUSJC+RJC1	CHECK ON BUS	001307
1307 P0110		CJP SLCTDJC.DF05	CHECK IF UNIT SELECTED	001308
1308 POILI		UJP RJC1	UNIT DESFLECTED REJECT	001309
1309 POTTS	DFD5	TA AINLS.BF2LD		001310
1310 1310 P0113		COMPR ATNESTHERES		001311
1311 P0114		CUP EQUAL DED9	COMPARE TWO A LINE SAMPLES	001312
1312		UJP RJC1	NO COMPARE + REJECT	001313
1312 P0115	DF.DQ	CUP PROPRETIDED 10	CHECK IF INSTRUCTION PROTECTED	001314
1313 P0138 1314 = ==		SFF DMWRPT	YES+SET DMA PROTECT	001315
1314 P0117	DFD10	SFF BUSY	ENTER BUSY	001316
1315 P0118		RFFCL FOPARPLY	ISSUE REPLY	001317
1317		PLUS PCS.BF2US.RAMD		001318
1317 POTTA 1318 1318 POTTB	F69F	UJP CST1	INITIALIZE STATUSES	001319
The second secon				

	F4464A	A CONTROL OF THE CONT	PAGE 55	DATE # 117/11/11	
The state of the s	The second secon	And the second s	pp. They is consist \$40 miles from the medium problem of \$100 miles from the Problem particle and application problems. The control of the propagational of the problems of th		
1320		LDC	WCD+SF	LOAD MASK FOR PRELOAD	001321
1320 POILC	880F	TB	BF2LS+BREGD		001322
1321 POLLO	EFAR			The Control of the Co	
1322		=CJP	BMDL+DED14	CHECK THRESHOLD LEVEL SELECT	001323
1322 POITE	2920	SFF	THR	LOW THRESHOLD	001324
1323 POTTE	BF37	J. ,		Con Tank and Car	001324
1324	DFD14	RFF	WRTODEF		001325
1324 P0120	AF09	C 10	BMSB • DFD17	CHECK-IF WRITE IS ODD	001304
1325 POT21	5123	LUI	The second secon		001326
1326		SFF	WRTODFF	WRITE ODD	001327
1326 POTZ2	RF09 DFD17	CEE	RMRNKS	PREPARE JUMP TO UPPER BANK	001320
1327 PO123		3,,	KMUNIS	ENGRANG JUMP TO UPPER HANK	001328
1329		ביטף	DED18A	JUMP TO UPPER BANK	001329
1328 P0124	0010====	SPAR	enterpresentation de l'actionne de la communitation de la communitation de l'actionne de la communitation de l des graphiques de la communitation		001200
1329 P0125	FFFF	SPAR			001330
1330	0210 P		START1+\$210		001331
	DEDISA	-TA	PCSINU ====	INITIALIZE RITS 9 AND R OF PC	001332
1331 P0210	LJF (RFF	CNALU	A CONTROL OF THE CONT	001333
1332 P0211	AF20				
1333		ANDC	WCS+RF2LS+PCD	MASK AND PRELOAD DIRECTOR	001334
1333 POZIZ	₹ //!	4.00		FUNCTION CODE BITS A0-A3	001335
1335		SPARI		A STATE OF THE LANGE OF THE STATE OF THE STA	001336
1335 P0213				The Control of Control	
			경기 시민사는 강고는 모르는 사이를	이 생님이 되는 사람들이 되었다. 그는 사람들이 얼마를 받았다.	- 4

1339 020 0 P	ORG START1*\$200		00134
1340 P0200 0097		READEDATA	00134
1341 1341 POZO1 0072	UJP SPF1	SPACE FORWARD	00134
1341 P0201 0072	UJP SEF1	SEARCH FILE MARK FORWARD	00134
1342 P0202 005F	IIIP SEAT	SFARCH FILE MARK RACKWARD	
1343 P0203 006D		SCARCIO E I CELMANN HACKWAND	00134
1344 1344 Põ204 0070	UJP BSP1	RACKSPACE	00134
1345	UJP WT	WRITE DATA	00134
1345 Pn205 0108		WRITE FILE WARK	00134
1346 P0206 0084			4.
1347 POZOT 0052	UJP RWD1	REWIND	00134
1-348	UJP FERO	FIXED FRASE	00134
1349	UJP VERI	VARIABLE ERASE	00135
1349 P0209 0077			
1350 1350 PÕZÕÄ ÖÖ74	UJP CNB1	CONTROLLED RACKSPACE	00135
[45]	UJP ROLL	REWIND OFF LINE	00135
1351 P úžn e 6035 1352	UJP TROTE	ILLEGAL COMMAND*NOP	00135
1352 P020C 0106	UJP TRD78		•
1353 1353 P0200 0106	USP TRUTH	ILLEGAL COMMAND.NOP	00135
1354 1354 Pozof olób	UJP TRO78	ILLEGAL_COMMAND.NOP	00135
1355	UJP TRD78	ILLEGAL COMMAND*NOP	0013
1355 P020F 0106			.*

FAASAA	PAGE 57	DATE: 11/11/11	
1357 #### 1358 # 1359 # 1360 #	*** SET GO SU	######################################	00135 00135 00136 00136
1363 0213 P 1364 560) 1364 P0213 B714 1365 1365 P0214 BF1C 1366 1366 P0215 BAZB	ORG START1+\$213 SFFCL 5D+CLSTAT SFF WP SFFCL HERLD+CLHER	SET GO F/F INITIALIZE PARITY HIT CLEAR AND ENABLE HARD FRROR REGISTER	00136 00136 00136 00136
1369 1369 PÖŽÍG ĀFÎA 1370 1370 PÖŽÍT ČTOR	REF GO IA RAMS.PCD	RESET GO RETURN	00137

700	PAGE 58	DATE + 11/11/11	
1372 1373 1374 1375 1376	*** FORMATTF	######################################	001373 001374 001375 001376 001377
378 FDS1 378 P02]8 AF12	RFF FEN	RESET FORMATTER ENABLE	001379
1379 P02]9 RF2F 1380 1380 P021A 11CB	CJP OFLMTJC+OLM37	RETURN FOR OFF LINE MAINTENANCE RE-ENABLE FORMATTER	001380 001381 001382
130 P0218 #F12 1302 1302 P021C 00F9	uaP *#n)(FX17	0013A3
1384 1385 1385 1386 1387 0		TUS ASSEMBLY ROUTINE ***	901385 901386 901387 901388
200 250		ENTRY FOR TAPE RUNAWAY FRROR	001389 001391
1390 POZID BAFF 1391 ESA1 1391 POZIF AF34 1397	RFF LRCRCFF	ENTRY FOR ALL OTHER ERRORS INITIAL ERROR: ESO TO BE CHECKED	001392
1393 1393 P0220 ADFF	LDC BEZIDESCE	INITIAL STATUS	001394

FAMILIA	PAGE 59	DATE F 11/11/2015	
1395 1395 P0221 AB2B	RFFCL HERLD.SFTHER	SHIFT HER REGISTER	001396
1396	CJP_HEROUT.ESA9	ERROR ACTIVE ?	001397
1397 - 1397	UJP_ESA11	NO	00139A
1397 P0223 0026 1398 ESA9	ANDAR BREGS.BF2LS.BF2LD	ASSEMBLE ERROR INTO STATUS	001399
1398 P0224 EDB4	SFF LRCRCFF	SET ERROR FOUND INDEX	001400
] 399 P0225 RF34	LSETT BREGS+BREGD	SHIFT ERROR CONDITION	001401
1400-P0226 CFCC	CJP BMDL•ESA6	ALL CONDITIONS CHECKED	001402
1401 P0227 2821	CJP LRCRCJC+ESA15	ERROR FOUND?	_001403
1402 P0228 2424	LDC BEZLO-SEF	NO-SET TAPE RUNAWAY STATUS	001404
1403 P0229 BDEF	LDC RAMADD. \$0A	AVI ALL LARGE ADDIVENTAGE OF THE CONTROL OF THE CON	
1404 PO22A 840A			001405
1405 1405 70228 £640	TR BF2LS+RAMD	SAVE ASSEMBLED ALARM STATUS	001406
1405		WORD	001407
1408 1408 P022C BAZE	SFFCL ALARMFF+CLHER	SET ALARM BIT	001409
1408 P022C BA2F 1409	SFFCL ALARMFF+CLHER UJP TRD4	SET ALARM BIT' EXIT	001409 001410
1408 PÓŹZC BÁZF 1409 1409 PÓŹZD GGFF 1410		그는 이루는 이렇게 보다 하다면 모두 살아왔다.	
1408 PÓŹŹĆ BÁZF 1409 1409 PÓŻZD ÓŚĘ	UJP TRD4	그는 이루는 이렇게 보다 하다면 모두 살아왔다.	001410
1408 PÓŹZC BÁZF 1409 1409 PÓŹZD GGFF 1410	UJP TRD4	그는 이루는 이렇게 보다 하다면 모두 살아왔다.	001410
1408 PÓŹŹĆ BÁZF 1409 1409 PÓŹŹŊ GGFF 1410	UJP TRD4	그는 이루는 이렇게 보다 하다면 모두 살아왔다.	001410
1408 PÓŹZC BÁZF 1409 1409 PÓŹZD GGFF 1410	UJP TRD4	그는 이루는 이렇게 보다 하다면 모두 살아왔다.	001410
1408 PÓŹŹĆ BÁZF 1409 1409 PÓŹŹŊ GGFF 1410	UJP TRD4	그는 이루는 이렇게 보다 하다면 모두 살아왔다.	001410
1408 PÓŹŹĆ BÁZF 1409 1409 PÓŹŹŊ GGFF 1410	UJP TRD4	그는 이루는 이렇게 보다 하다면 모두 살아왔다.	001410
1408 P022C BA2F 1409 1409 F02ED 60FF	UJP TRD4	그는 이루는 이렇게 보다 하다면 모두 살아왔다.	001410
1408 PÓŹŹĆ BÁZF 1409 1409 PÓŹŹŊ GGFF 1410	UJP TRD4	그는 이루는 이렇게 보다 하다면 모두 살아왔다.	001410

		PAGE 60	DATE: 11/11/11	
1412 1413 1414 1415 7416	***********************************	*** DMA TRANSFER ERRO	R ROUTINE *** *	001413 001414 001415 001416
14]A 14]A POZZE AFIO 14]A 14]A 14]A POZZE AFIO	DTEO RFF	SELBF2	LOAD ADDRESS OF ALARM STATUS UP	001419
1420 P0231 86F1 1420 P0231 86F1 1421 P0232 8F15		RAMD+SF1 LWD PARFRR+DTE8	ACTIVATE ALL ERROR STATUSES TERMINATE ANY WRITE OPERATION	001421 001422 001423
1422 P0233 0A36 1423 1423 P0234 8D08 1424 1424 P0235 F660		BF2LD+\$08 RAMS+RF2LS+RAMD	NO.DEACTIVATE PARITY FREOR	001424 001425
1425 1427 1427 P0236 0639 1428		ADRERR.DTE12 BF2LD.04	ADDRESS ERROR?	001426 001428 001429
1429 1429 P0238 E660 1430	• • • • • • • • • • • • • • • • • • •	RAMS+RF2LS+RAMD PRTFLT+DTE16	NO DEACTIVATE ADDRESS FRROR STATUS	001430
1432 P0239 163C	DIETE COP	FRUCTION	PROTECT FAULT?	

X4464 4	PAGE 61	DATE: 11/11/FE	
1434 1434 POP3A BDOZ	LDC BF2LD+\$02		001435
1435 P0238 F660	XOR RAMS, BF2LS, F	RAMD NO DEACTIVE PROTECT FAULT	001436
1436		STATUS	001437
1438 1438 P023C 00CF	E16 UJP RD73	EXIT	001439
1439	SPARE		001440
1419 P023D FFFF	SPARE		001441
1440 P023E FFFE	SPARE		001442
1442	SPARE		001443
1442 POZAN FFFF			
1445			001445 001446
1447	*** FORM	ATTER REJECT ROUTINE	001467 001468
	************	**********	001449
1450 Pozál Bána	JI LOC PAHADOVAGA	LOAD ADDRESS OF ALARM STATUS	001451
145	100 A	FOM	001452
1453 1453 P0242 868F	LDC RAMD SBF	ACTIVATE FORMATTER REJECT BIT	001454
1454	SEF ALARMIT	SET ALARM BIT	001455
1454 PN243 RF2F	UJP TRNA	FXIT	001456
1455 PÖZ44 Ö109			
			•

	* *****	PAGE 62	DATE: 11/11/11	
1457 1458 1459	###### ###############################	### DECREMENT BLOCK LI		001458 001459 001460 001461
1462 1462 1462 P0245 1463	DRL1	LDC RAMADD+\$08	- LOAD ADDRESS OF BLK LENGTH	001462 001463 001464
1465 1465 Pů246		TA RAMS + RAMD	DECREMENT BLOCK LENGTH OWER	001466=
1466 P0247 1467 1467 P0248		LDC RAMADD+\$09	YES+LOAD ADDRESS OF BLK LENGTH	001468
1470 1470 P0249 1471	Č608	TA RAMS, RAMD	DECREMENT ALK LENGTH UPPER CARRY OUT ACTIVE?	001471
1471 P024A 1472 1472 P024B		GJF_RDM+TFB1	BLK_LENGIH=01READ OPERATION?	001472 001 473
1473 P024C 1474	19EC	CJP WRTODJC:TWTO	PART OF LAST WORD	001474
1474 1476 PA240 1477 PÖ24E	######################################	LDC RAMAOD \$00	TERMINATE NORMAL WRITE	001477 001478
1478 1478 PÔZAF	C70#	IA RAMS.PCD		001479

		PAGE 63.	DATE: 11/11/11	
480 481 482 483 484			######################################	* 00148 * 00148 * 00148 * 00148 * 00148
486	TÉBL	CJP FRY.TFR3	FORMATTER BUSY?	00148
486 P0250 78 487	68	LUP TROS	NOTEXIT	00148
487 Pn251 00 488 02 489	6B P TFB3	ORG START1+\$268 CJP RDY+TFB1	UNIT READY?	00148 00149
489 P0268 74			NOIDISABLE FORMATTER	60149
490 POZAC 00	18			
			그 그 그는 그는 점점 하는 것이 되는 것이 되었다. 그 그 그 전에 가장 그 가장 그 사람들이 되었다. 바람이 없어 없는 것이 없는 것이 없는데 없다면 없다.	
49 3		*** Rewind **		• 00169 • 00169
493 494 495 496 496		ORG START 1252	**************	00149 00149 00149
491 # 494 # 495 496	* * * * * * * * * * * * * * * * * * *	******		00149 00149 00149
499 P0252 BF	Purpl	ORG START 1252	**************	00[49] 1 00[49] 2 00[49] 00149
491 494 495 496 498 499 499 707 500 500 500 501	Rup)	ORG 37387 35252	**************	00149 00149 00149 00149 00188
493 // 494 // 495 496 // 498 // 499 // 500 // 500 // 501 //	Part of the second seco	ORG STATES SEE	SET REWIND F/F	00149 00149 00149 00149 00180
491 494 495 496 496 499 499 P0252 BF 500 P0253 BF	Part of the second seco	ORG STATES SEE	SET REWIND F/F	001491 001491 001491 001491 001491
493 494 495 496 498 499 499 POSS 86 500 500 POSS 86	Part of the second seco	ORG STATES SEE	SET REWIND F/F	001491 001491 001491 001491 001491
491 494 495 496 496 499 499 P0252 BF 500 P0253 BF	Part of the second seco	ORG STATES SEE	SET REWIND F/F	001491 001491 001491 001491 001491
491 494 495 496 498 499 499 P0752 BF 500 P0753 BF	Part of the second seco	ORG STATES SEE	SET REWIND F/F	001491 001491 001491 001491 001491

PA466A	PAGE 64 DATE: 11/11/11	
1503 ************************************	**************************************	001504 001505 001506
1508 ROL1	SFF REW SET REWIND FZF	001507 001508 001509
1508 P0255 BF35 1509 1509 P0256 BFFF	NOOP	001510
.1510 .1510 P0257 BF16, .1511 ROLL	SFF OFL SET OFF LINE F/F	001511
1511 PÖ258 ĀF35 1512 1512 PÖ259 BFFF	NOOP	001513
1513 1513 Põžša aris	REF OF	0015]4
1514 P025B 785B 1514 P025B 785B 1515 P025C 1092	CUP FBY-ROL7 WAIT FOR FORMATTER NOT BUSY CUP ALDENUC ATL13 REWIND FOR AUTOLOAD ROUTINE?	001515 001516
1516 1516 MÖ25D OOKS 1517	UJP 1800 SPANE	001517
1517 P025E FFFF		
		Administration of American (entry 1) and white flower the former control and the control and t

		PAGE 65	DATE: 11217279	
1519 1520 1521 3522 1523		**************************************	######################################	001520 001521 001522 001523
				THE CONTRACTOR OF THE CONTRACT
1525	SFF1	RFF SEMKFF	CLEAR SPACE OPERATION INDEX	001526
1525 P025E	Strk-	SFF SPM	SET SPACE COMMAND F/F	001527
1526 P0260 1527	SFF6	IA PCS+RAMD		001528
1527 P0261 (UJP SG01	INITIALE OPERATION	001529
1528 PARK2		CUR FRY+SFF12		
1529 P0263			FORMATIER BUSYPTEND OF SPACES	- 001530
1530 1530 P0264	ī 2ī Ö	CJP HEROUT•ESA0	TAPE RUNAWAY ERROR?	001531
1531 1531-₽6265=		CUP FMK+TRD3	FILE MARK DETECTED? EXIT IF YES	001532
		CORESTENSION (CONTROLLED	SPACE OPERATION?-EXIT IF YES	001533
1533		CUP LDP+TRD78	LOAD POINT? FOR REVERSE MOTION	001534
1533 PÖZ67 1 1534	5706 •		ONLY)	001535
1514		U.P. SPYs	CONTINUE SPACING UNTIL FILE	001537
1536 P0766 1537 1538 1538 P0269	SFF12	CJP ROY, SFF68	MARK IS DETECTED	001538 001539
1539	793		UNIT READY?	001560
1541		UJP FOST	UNIT NOT READY-DISABLE FORMATIES	001942
1541 Pô26A	1016			•
			생물이 살을 나타는 사람들이 얼마를 하는데	

		PAGE 66	The second secon	11/11/11	nderia dulli i lin	
			A STATE OF THE CONTROL OF THE CONTRO	The first is a second of the control		
1543	****	***	****	***	***	00154
1544 1545		### SEARCH		41.4 mm	#	00154
1545 1546	•	WWW STARUM	FILF MARK HACI	CWARD ###	·	00154
1547	*******	***********	*****	*****	*****	00154
	Mary 1					TO THE PERSON NAMED IN
1549 0260 (1550		START1+\$26D	AL PAD OR	ARTANDATER		0015
1550 PO260 AF32	SEM REF	SEMKEF	GLE AM SP/	ACE OPERATION	INDEX FZF	0015
1551	SEA2 SEE	REV	SET REVE	RSE COMMAND FZ		0015
1551 POZ6E BEOD						
1552	UJP	SFF5	CONTINUE			. 3015
1552 P026F 0060						
• - 1						
1554	*******	****	****		*****	
1555	*	***********			******	0015 0015
	*	*** BACKSP		D 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	******	0015 0015
1555 1556 1587				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	********	0015 0015 0015
1555 1556			ACE ***			0015 0015 0015
) 555 1556 1597	*		ACE ***			0015 0015 0015
1555 1556 1557 1558	*		ACE ***	Dessessesses Desses Dessesses Dessesses Dessesses Dessesses Dessesses Dessesses Dessesses Dessesses Dessesses Dessesses Dessesses Dessesses Desses Dessesses Dessesses Dessesses Dessesses Dessesses Dessesses Desses Dessesses Dessesses Dessesses Dessesses Dessesses Dessesses Dessesses Dessesses Desses Dessesses Dessesses Desses		0015 0015 0015
1555 1556 1557 1558 1560 1560	RSP) SFF	SFMKFF	ACE *** ***************** SET SPACE			0015 0015 0015 0015
1555 1556 1557 1558 1560 1560 1560	RSP) SFF		ACE ***			0015 0015 0015 0015
1555 1556 1557 1558 1560 1560 1560	RSP) SFF	SFMKFF	ACE *** ***************** SET SPACE			0015 0015 0015 0015
1555 1556 1557 1558 1560 1560 1560 10210 NA	RSP) SFF	SFMKFF	ACE *** ***************** SET SPACE			0015 0015 0015 0015
1555 1556 1557 1558 1560 1560 10270 M/A)	RSP) SFF	SFMKFF	ACE *** ***************** SET SPACE			0015 0015 0015 0015
1555 1556 1557 1558 1560 1560 1560	RSP) SFF	SFMKFF	ACE *** ***************** SET SPACE			0015 0015 0015 0015
1555 1556 1557 1558 1560 1560 10270 M/A)	RSP) SFF	SFMKFF	ACE *** ***************** SET SPACE			0015 0015 0015 0015
1555 1556 1557 1558 1560 1560 10270 M/A)	RSP) SFF	SFMKFF	ACE *** ***************** SET SPACE			0015 0015 0015 0015
1555 1556 1557 1558 1560 1560 10270 M/A)	RSP) SFF	SFMKFF	ACE *** ***************** SET SPACE			0015 0015 0015 0015
1555 1556 1557 1558	RSP) SFF	SFMKFF	ACE *** ***************** SET SPACE			0015 0015 0015 0015
1555 1556 1557 1558 1560 1560 10270 M/A)	RSP) SFF	SFMKFF	ACE *** ***************** SET SPACE			0015 0015 0015 0015
1555 1556 1557 1558 1560 1560 10270 M/A)	RSP) SFF	SFMKFF	ACE *** ***************** SET SPACE			0015

	A PAGE 67 DATE: 11/11/11	
1563 1564 1565 1566 1567	######################################	001564 001565 001566 001567
1569 - 1569 - P0272 - BF32	SPFI SFF SFMKFF SET SPACE OPERATION INDEX F/F	001570
1570 1570 P0273 0060	UUP SEES CONTINUE	001571
1572 1573 1574 1575 1576	**************************************	001573 001574 001575 001576 001577
1578 1578 PÖŽ74 AFOD 1579 1579 PÖŽ75 AFJÍ 1580	END SET REVERSE COMMAND FZF SET SPACE MODE COMMAND FZF UJP VFRS I CONTINUE	001579 001580 001581
(580 PÖZ76 0078		
		A Committee of the Comm

582 583	****	****	***	电影电影电影电影电影电影电影电影电影电影电影 电影电影电影电影电影电影电影电影	001583 001584
584			*** VARIABLE	ERASE ***	001585
585			Production of the Control of the Con		001586
586	****		***********		0015A7
588	VFRÌ	SFF	FRS	SET ERASE COMMAND F/F	001500
588 P0277 AFOE	AL W.	3,,,	Eng	SET CRASE CUMMANU FZF	001589
589	VER5	SFF		SET WRITE COMMAND FZF	001590
589 P0278 BF13 590		TA	PCS+RAMD		
590 P0279 C60F		• •	TOSTRAND		101391
591		UJP	SG01	INITIATE OPERATION	001592
59] 9027A 0013	VERTA	arr	SFHKEF	CLEAR "ONE TAPE WORD" TNDEX EZE	001593
592 PÔ278 AF32					
593		IA	PCS+RAMD		001594
593 P027C C60F		UJP	DBL1	DECREMENT BLOCK LENGTH	001595
594 2427 0 0045				The state of the s	
Kgg cgg Badit isans	VERIO	14	PGB:RAW)		001596
596		UJP	VSR1	DETECT WSTR PULSE (ONE TAPE	001597
596 P027F 0138					
597				WORD ERASED)	001598
494 <u> </u>		CJP	SENK JC EVEHTA	PAIR OF TAPE WORDS ERASED? YES-	001606
599 Po280 3878				DESCRIPTION OF A PROTEIN	
600 601		SFF	SFMKFF	DECREMENT BLOCK LENGTH	001601
601 POPRT BF32					
602 602 80282 0078		UJP		FRASE 2ND HALF OF PAIR	001603
404		SPAR			001604
603 POZR3 FFFF					•

FA464A	PAGE 69	DATE: [1/11/11	
1605 ************************************	######################################		001606 001607 001608 001609
[6]] PO284 BF32	F SEMKEE P FER1	SET WRITE FILE MARK RETURN FLAG ERASE 6 INCH GAP (FIXED ERASE)	_001612 _001613
1613 P0286 ĀF0E	F ERS	CLEAR ERASE COMMAND F/F CLEAR WRITE FILE MARK RETURN FLAG	001614 001615 001616
1617 PÓZBA JÖBE	P FERS ARE	CONTINUE (WRITE FILE MARK)	0016ī8 0016ī9
			•

1620	***	******	你你你你你你你你你你你你你你你你你你你你你你你你你你你你你你你你你你你你	0016
1621				# 0016
1623 1623	•	*** FIXED ERASE	988	.0010
1624	48888	**********		0016 ***
Contact of the first of the second contact o			•	
1626 1626 P028A	FERO	RFF SFMKFF	CLEAR WRITE FILE MARK RETURN	0016
1827	*//-1/2 ====================================		FLAG	0016
1629	FERÌ	SFF ERS	SET ERASE COMMAND F/F	0016
1629 PÖZAR (1630		SFF WFM	SET WEM COMMAND F/F	-0016
1630 PA2RC 1 1631			SET WRITE COMMAND FZF	0016
1631 P 0280 1	FER5	IA PCS+RAMD		0016
1632 PÖZAE (UJP SGO1	INITIATE OPERATION	0016
	FFRT	CIP CHRISTEN	FORMATTER BUSY?	no ta
1634 P0290 1635		CUP SEMKUC+WRF3	WRITE FILE MARK RETURN?	0016
1635 Pā 291 : 1636	34	UJP TROL	EXIT	0016
	EER9	CUP HONGERT	UNIT READY? YES-CONTINUE	0013
1 637 P0293 1638		UJP. FDSI	DISABLE FORMATTER	0016
1638 P0294 (1639		SPARE		0016
639 90999 1		SPARE		0013
1640 PÖ P96 I				
	g by to the expertment less to			

PAGE 71 ***********************************	SELECT READ DATA AS INPUT IO 001649 B REGISTER 001650 INITIATE OPERATION 001652 INITIATE OPERATION 001653 INITIATE OPERATION 001653 CHEAR CHECK CHARACTER FEAG 1 001656 CHEAR CHECK CHARACTER FEAG 1 001656 INITIAL DEDOCK LENGTH DEGRENENT 001659	
1642	1648	

P4464A	PAGE 72	DATE: 11/11/11	
1660 ###	BARRARARARARARAR READ UPPE	R RYTF LOOP ##################################	001661
1662 RD2 1662 P02 A1 1250	CUP HEROUT:1F81	HARD ERROR? YES. EXIT	001663
1663 1663 P0242 5246	CJP RSTRLT•RD27	RFAD STROBE?	001664
1664	CJP FRY•RD97	FORMATTER BUSY? YES-CONTINUE	001665
1664 P02A3 78E4 1665 1665 P02A4 72A0	CJP TRK7+RD35	END OF RECORDIT TRK FTLI FRROR	001666
1666 POZAS 00F9	UJP TRDO	9 TRACK NORMAL EXIT	001667
1667 RD21	7 IA PCS.RAMD		001668
1667 POZAK CKOF	UJP Ph\$1	CALL READ STROBE SUBROUTINE	001669
1668 POZA7 DOE8	TA BREGS.BF2UD	UPPER BYTE TO DMA INTERFACE UP	001670
1669 POZAB CEF4			
	EKEAOSEOWER	RYTE LOOP *******************	001672
= 673 = 803) = (677 = 80249 = (250 =	CJE MEROUTITERI	HARD ERROR #	001674
1674 POZAĀ 5283	CJP JAJAK TARDA	READ STRONE ?	001675
1675 1675 POZAB 78E6	CUP FBY RD99	FORMATTER BUSY: YES-CONTINUE	001676
1676 PUZAR (OCO	CJP TRK7.TROO	END OF RECORDIT THE NORMAL EXIT	001677
			• • • • •

FALSOA	PAGE 7.3	DATE: 11/11/21	
1678 RD35	LDC RAMADD+\$0A	9 TRK FILL ERROR	001679
1678 POZAD 840Ā 1679	LDC RAMD.SDF	SET FILL ERROR ALARM STATUS	001680
1630 P02AF 860F	SEF ALARMEE	SET ALARM HIT	001681
1681 1681 1681	CJP NRZI+TRDO	NRZI MODE: YES - EXIT	001682
1681 POZRO 6AF9 1682	LDC BF2LD.500	PE - FILL LOWER BYTE WITH 0	001683
1682 P02R1 R000	UJP BD46	SEND LAST WORD TO DMA	001684
1683 P0282 0087 1684 , RD41	IA PCS+RAMD		001685
1684 P0283 C60F 1685	UJP RDS1	CALL READ STROBE SUBROUTINE	_001686
1685 PÔ284 NOF8 1686	TA GREGS. REZED	LOWER BYTE TO DMA INTERFACE	001687
1686 PB2B5 CDF4 *		REGISTER LOW	001688
1689 RD45	CUP INXZUC+RD23	CHECK CHARACTERS? YES-DO NOT	001690
189 FORMA 4CA		TRANSMIT TO MEMORY	193100
1691 POZBY ABID			=001692
1692 1692 PÔZPA BZÍD	SFFCL ENROB DMAREQ	WRITE REQUEST TO DMA	001693
1601 Pá289 C60#	LA PESTRAND		001694
1694 PÔŽRĀ 0045	UJP OALT	DECREMENT BLOCK LENGTH	00 169 5

	PAGGEN		PAGE 74	DATE: 11/11/21	
1696		READ NEW	UPPER CHAR -	WAIT FOR DMA WRITE COMPLETE LOOP *	001697
1698 P028		SSI CJP	PSTRLT:R055	NEW UPPER CHAR?	001699
1699 1699 PO2BO		EJP.	DMAWCP+RD79	DMA WRITE COMPLETE	001700
1700 POZRE	and Jack Arm	CJP	RDY•RD51	UNIT READY YES-CONTINUE LOOP	001701
1701 1701 Pozpi		UJP	FDST	DISABLE FORMATTERS EXIT.	001702
1702 1702 P02PF	B	55 IA	PCS.RAMD		001703
1703 1703 POZCI		QLU	RDS1	CALL READ STRORE SUBROUTINE	001704
1704 1704 1704 1020			ARF.GS.WCD	BUFFER NEW UPPER CHAR IN HE REG	001705
1706		READ NEW	LOWER BYTE -	WATT FOR DMA READ COMPLETE LOOP *	001707
1706		READ NEW	LOWER BYTE -	WAIT FOR DMA READ COMPLETE LOOP *	001707
17/18	Name of the second seco			WAIT FOR DMA READ COMPLETE LOOP * OMA WRITE COMPLETE	001707
1708 1708 Púžči 1709	Al Seña V	149 ÇJE		OMA-WRITE COMPLETE	
1708 1708 Póžči 1709 1709 Póžci 1719	Ri ≥ 3508 ! Ri 3 52C6	59 CJ P 560 CJP	DHAVEF ROSK	OMA-WRITE COMPLETE	001789
1708 1700 Bóźć 1709 1709 Późc: 1710 1710 Bó≱c:	RI 2 1808 11 RI 3 52C6	ALS CHE CHE CHE	DMANCF R086 RSTRLT RD63	OMA-WRITE COMPLETE NEW LOWER RYTE?	001709
1708 Późci 1708 Późci 1709 Późci 1719 Późci 1710 Późci 1711 Późci 1711 Późci	RI 3 52C6 1 7AC2 5 0018	ALS CHE CHE CHE	DHAVEF-ROS6 RSTRLT-RD63 RDY-RD59 FD81: ;	OMA WRITE COMPLETE NEW LOWER RYTE? UNIT READY? YESICONTINUE LOOP	001709 001710 001711
1708 P02C1 1709 P02C1 1709 P02C1 1710 P02C1 1711 P02C1 1712 P02C6 1712 P02C6	RI 3 52C6 24C2 5 0018 PI 5 C60F	NAO CJE CJP UJE D63 IA	DHAWEF-ROSE RSTRLT-RD63 RDY-RD59 FD81: :	OMA WRITE COMPLETE NEW LOWER RYTE? UNIT READY? YESICONTINUE LOOP	001710 001711 001711 001712
1708 Późci 1709 Późci 1709 Późci 1710 Późci 1710 Późci 1711 Późci 1712 Późci	RI 3 52C6 24C2 5 0018 PI 5 C60F	NAO CJE CJP UJE D63 IA	DHAWCF+RD86 RSTRLT+RD63 RDY+RD59 FD81: PCS+RAMD	OMA WRITE COMPLETE NEW LOWER RYTE? UNIT READY? YESICONTINUE LOOP DISABLE FORMATIER	801769 001710 001711 001712 001713
1708 1708 Późci 1709 1709 Późci 1710 Późci 1711 1711 Późci 1712 Późci 1712 Późci	RI 3 52C6 24C2 5 0018 PI 5 C60F	NAO CJE CJP UJE D63 IA	DHAWCF+RD86 RSTRLT+RD63 RDY+RD59 FD81: PCS+RAMD	OMA WRITE COMPLETE NEW LOWER RYTE? UNIT READY? YESICONTINUE LOOP DISABLE FORMATIER	001710 001711 001711 001712 001713
1708 P02C1 1709 P02C1 1709 P02C1 1710 P02C1 1711 P02C1 1712 P02C6 1712 P02C6	RI 3 52C6 24C2 5 0018 PI 5 C60F	NAO CJE CJP UJE D63 IA	DHAWCF+RD86 RSTRLT+RD63 RDY+RD59 FD81: PCS+RAMD	OMA WRITE COMPLETE NEW LOWER RYTE? UNIT READY? YESICONTINUE LOOP DISABLE FORMATIER	001710 001711 001712 001713
1708 P02C1 1709 P02C1 1709 P02C1 1710 P02C1 1711 P02C1 1712 P02C6 1712 P02C6	RI 3 52C6 24C2 5 0018 PI 5 C60F	NAO CJE CJP UJE D63 IA	DHAWCF+RD86 RSTRLT+RD63 RDY+RD59 FD81: PCS+RAMD	OMA WRITE COMPLETE NEW LOWER RYTE? UNIT READY? YESICONTINUE LOOP DISABLE FORMATIER	001710 001711 001712 001713

FA4.44	PAGE 75	DATE: 11/11/11	
	NEW LOWER BYTE IS BUFFERED IN WAIT FOR DMA WRITE COMPLETE (00171 00171
1718 - A	P64A CJP DMAWCP:RD91	DMA WRITE COMPLETE?	00171
1719	SFF PRIOR	SET DMA PRIORITY	00172
1719 P02C9 BF07	CJP RSTRLT RD71	READ STROBE? YESILOST DATA	00172
1720 P02CA 52CD	CUP RDY+RD64A	UNIT READY? YEST CONTINUE LOOP	00172
1721 POZCR 76CA	UJP FDS1	DISABLE FORMATTER	00172
1722 POZCC 0018	D71 LDC RAMADD.\$0B		00172
1723 P02CD 8408	LOC RAMOASEE	SET EOST DATA ALARM STATUS HIT	
1724 PARCE REFE			00172
1725 POZCE BAZE	073 SFFCL ALARMFF+CLHER	SET ALARM BIT	00172
1726 1720 0050	UJP TFB1	EXIT	00172
1727 P020 082F	TO CUE PAREDUCUES.	CHECK PARITY FRROR	80 (72
1728	CUP ADRERRADTEO	CHECK ADDRESS ERROR	00172
1728 PO2D2 062F: 1729	CUP PRTFLT DTEO	CHECK PROTECT FAULT	00173
7729	UTIO ROPS	NO ERRORSI GO TO READ ()PPER	
1730 P0204 0041	SPARE		00173
1731 P02D5 FFFF 1732	SPARE		00173
1732 P0204 FFFF			
1793 1793 Pozó 7 FFF	BARE.		00173
		를 하는 것들은 사용하고 있는 것이 되었다. 회사님, 기술에 가용했다면서 되어 있을 때문이다.	
			A proposal designation of the control of the contro

FAVOR -	PAGE 76	DATE: 11/11/11	
1735 RD86	CJP PARERR.DTE0	CHECK PARITY ERROR	001736
1735 PO2D8 0A2F 1736 1736 PO2D9 062F	CJP ADRERRODTED	CHECK ADDRESS ERROR	001737
1737 POZDA 162F	CJP PRIFLIDIEO	-CHECK PROTECT FAULT	001738
1738 1738 PO2DB CEFI	TA WCS.BF2UD	MOVE BUFFERED UPPER BYTF- TO DMA	001739
1739		INTERFACE UP	001740
1741 1741 Phènc do as	UJP_R032	GO TO READ LOWER HYTE (70P	001742
1742 RD91 1742 POZDÓ ÓAZF	CJP PARFRR•DTE0	CHECK PARITY ERROR	001743
1743 1743 POZDE 062F	CJP ADRERR.DTE0	CHECK_ADDRESS_ERROR	001744
1744 1744 POZDF 162F	CJP PRIFLIADIEO	CHECK PROTECT FAULT	001745
1745 1745 PÔŽEO ČEFÍ	TA WCS.BF2UD	MOVE BUFFERED UPPER BYTF TO DMA	001746
1746		INTERFACE REGISTER UPPER	001747
1748 1748 Phile chea	TA BREOSIBF2LD	MOVE BUFFERED LOVER BYTF TO DMA	801749
1749		INTERFACE LOWER	001750
1751 751	RFF PRIOR	CLEAR PRIORITY	001752
1792 1752 Pôžej 0086	UJP PN45	GO TO SEND NEW DMA REQUEST	001753
1753 PÖZE4 74Å1 RD97	CJP RDY+RD23	UNIT READY? YESTCONTINUE LOOP	001754
]754 754 P02 F5 00 8	UJP FDS1	DISABLE FORMATTER	001755
1755 PO266 7449	CJP RDYARD32	UNIT READY? YEST CONTINUE LOOP	001756
1756 1756 POZE 7 0018	UJP FDS1	DISABLE FOMATTER	001757

1758 1759 1760 1761 1762	**************************************	*** READ STR	**************************************	001759 001760 001761 001762
1764	000000	******************) D D D D D D D D D D D D D D D D D D D	
			THE RESERVE OF THE PROPERTY OF	001763
	RDSI	CA RAMS.BREGD	SIROBE DATA INTO B.REGISTER	001765
1764 ROSER CFOO			** Updated and the price of the Control of the Cont	MacMonator 1991 - Wilself of the Common of Space 1995 of the Common of Space 1995 of the Common of Space 1995 of the Common of t
1765 1765 PN2E9 BALL		SFFCL ACK+CLDSTR	ACKNOWLEDGE READ STROBE	001766
1766 1766 PÖZEA 7EF1		CJP IDENT+RDS7A	CRC OR LR CHECK CHARACTERS?	001767
1767		CUP RP.RDS16	PARITY BIT HIGH?	.001768
1767 P02FR 23D0				Experience of the control of the con
1769	* PARÎT	Y BIT LOW *		001770
177 177 Plate enta		TA NECKSANIL	GENERATE PARITY BIT	001772
1772				001773
1773 1773 PÖZED 69D2		CJP PARLT.RDS18	GENERATED PARTTY HIGH? YES -	001774
1774 1775 1775 PARE 441	P055	ris Ark	TRANSMISSION PARITY ERROR	001775 001776
	RDS6	EDC RAMADO-SOO		001777
1776 POZEF 8400 1777 1777 POZEG C708		IA RAMS.PCD	NORMAL SUBRY RETURN	001778
174 174 1 071 840	POSTA	LUC BAMADOASOD	LOAD ADDRESS OF CAC STATUS	001779
1779		EUP TRK7:RDS10	7TRK7 YES - LOAD LRC STATUS	001780
1779 PÕŽFŽ 72F5 1780 1780 PÕŽF3 Ž4F6		CJP LRCRČJC•RDS11	CRC INDEX HTGHI NO - LRČ ĆHAR	001781

	FA464A		PAGE 78	DATE: 11/11/11	
1792		SFF	INX2FF	SET INDEX TO PREVENT	001783
1782 P02F4 1783	BF 06	a georgia aggi et reels voor v		TRANSMISSION IO DMA	001784
1785			specified (September Applied September Applied S	CHECK CHARACTERS	001786
1797 1787 POZES	RDSIO	LDC	RAMADD • SOC	LOAD LRC STATUS ADDRESS	001788
1788 1788 P02F6	RDS11	CA	BRFGS • RAMD	LOAD LRC/CRC STATUS TO FILE	001789
1789 1789 POPF7		RFF	LRCPCFF -	CLEAR INDEX FOR CRC STATUS	001790
1790 1790 POZFA		UJP	RDS5	CONTINUE	001791
1792	# READ	PARI	TY_BIT_HIGH •		001793
1794 1795	03D0 P RDS16	ORG TA	START1+\$3D0 BREGS•NU1	GENERATE PARITY	001795 001796
1795 Porno 1796		CJP	PARET#RDS5	GEENRATED BIT HIGHE YES	001797
1796 P03D1 1797	68EE **			CONTINUE	001798
1799		LDC	RAMADD. \$08	TRANSMISSION PARITY ERROR	001800
179 9 P0302 1800		LDC	PAMD:3EF	SET TRANSMISSION PARITY FROM	001801
1800 P03D3 1801 1801 P03D4		SFF	ALARMEF	SET ALARM	001802
1801 P0304 1802 P0305		_RFE_	ACK		001803
1803 1803 P0306		CJP	OFLMTJC+RDS6	OFF-LINE MAINIFNANCE? YES -	001804
1804				RETURN	001805
1806 1806 P0307		UJP	TFP1	EXIL	001807
- CHALL MILLS					
	14				

A Property of the Control of the Con	PA464A	PAGE 79	- DATE! 11/11/11	
1808 1809 1810		*** TERMINATE READ AND D	DIRECTOR FUNCTION ROUTINE ***	001809 001810 001811
18]] 1812		********************		. 001812
				September 1 To The Committee of
18]4 [8]5	02F9 P	ORG_START1+\$2F9 RFFCL_SELBF2+CREQ	ENABLE ALU RUS INPUT TO BUFFER	001815 001816
1915 PO2F 1816	The same of the sa		2 REGISTER	001817
1818 1818 PÔŽE		RFF SELBREG	ENABLE ALU BUS INPUT TO B REG.	001819
1819 POSE	B 60FO	CJP PAKATRO3	FILE MAPK DETECTED?	001920
1820 1820 POZF 1821	TRD3	SFFCL FMKST+CLHER	SET FILE MARK STATUS	001821
1821 POZF 1822	1802	A CUP HEROUTIESAL	HARD ERROR? YES - ASSEMBLE	001823
1822 Pôze 1821			HARD ERROR STATUS	001824
1825 1825 Půž F	TRÑ4	SFF JGRP9	SET JUMP CONDITION GROUP 9	001826
1426			FNABLE	001827
IRZA		CJP EOFT INFI	END OF TAPE MARKER DETECTION	001829
1828 P 030 1829 P 030 1829 P 030		SFF CERST	SET CER STATUS	001830
1410		EP CPRINGE	CORRECTED ERROR DETECTED .	001831
1830 Põ 30 1831		RFF CERST	NOT RESET CFR STATUS	001832
1831 P030	3 AF30	수 있는 사람들은 사람들이 하는 것이 되었다. 선생들은 사람들은 사람들이 되었다.	가 있는 것이 되었다. 그 사람들은 사람들이 되었다. 그는 것이 없는 것이 없는 것이 없는 것이 없는 것이 없었다. 그는 것이 없는 것이 없는 것이 없다. 그는 것이 없다. 그는 것이 없다. 그는 것이 없다. 	
				A designation of their end of the first of the second designation of the first of t
		2 may		

	FA464A		PAGE 80	DATF: 11/11/11	
1833	TRD7	RFF	JGRP9		001834
1833 P0304 A 1834 1834 P0305 7	TRD7/	CJP	FBY+TRD7A	WAIT FOR FORMATTER NOT BUSY	001835
1835 1835 P0306 6	19076	CJP.	CRJ•FRJ1	PREVIOUS COMMAND REJECTED ?	001836
1836 1836 PÑ3Ñ7 A		RFF	PRIOR	<i>*</i>	001837
1837 - 1837 P0308 1		CJP	ALDENJC.ATL26	AUTOLOAD IN PROGRESS! YES =	001838
1838 1839 1839 Pñ309 A	TRDB	RFE	RMANKS	RETURN	001839
1840 1840 1840 PÕSÕA		RFF	LWD		001841
1841 På3 08 (UJP	TREL	EXIT FROM BUSY	248100
1842 1842 PÓ30C É				SET EOT STATUS	001843
1843 PÑSOÑ P			ALARMFF	SET ALARM	001844
1844 PRINTE	304	- UV		CONTINUE	001845
					•

	FA464A	PAGE 81	DATE: 11211211	Programment of the second of t
Begin before desired they are a fine suggestable of the comparison			The second secon	age of the deliberation of
1846	***	*****************	*****	0.01847
1847				001848
1848	<u> • • • • • • • • • • • • • • • • • • •</u>	### WRITF STRO	BE SURROUTINE *** *	001849
1049				001850
1850			MYMMYNNYMMARIERERERERERERERERERERERERERERERERERERE	001851
1			Minor Minor Minor No. 1. Indiana (Sec. 10) and the Control of the	
1852	0338 P	ORG START1+\$338		001853
1853	WSRI	CJP HEROUT WSR5A	HARD ERROR?	001854_
	P0338 1330		The first property of the contract of the cont	Apparent and the second
1854		CUP WSTRLT+WSR9	WRITE:STRORE? YES - ACKNOWLEDGE	001855
1	P0339-48 40	CJP BF2F+WSR14	DUA DEAD COURTERS	
1855	P0334 0F46	CJP BFZF (WSR14	DMA READ COMPLETE?	001856
1856		CJP RDY•WSR22	UNIT READY? YES - CONTINUE LOOP	001857
Charles and the same of the same of the same of	P0338-7546			
1857		UJP POSI	DISABLE FORMATTER	001858
1857	P033C 0018			
1858		CJP OFLMTJC WSR9	DO NOT EXIT FOR OFF LINE MAINT	001859
	P033D 1140			
1859	POSSE DELS	SFF LWD	TERMINATE WRITE DUE TO FREOR	001860
186			EXIT	001861
	P033F 0050		And the second s	
1861		SFFCL ACK + CLDSTR	ACKNOWLEDGE WRITE STRORE	001862
	P0340 8411		20 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	
1862	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	CUP OFLMTUC.WSR12		001863
1883		CUR TREATUSEZA	TRANSMISSION PARITY ERROR?	001864
	P0342-654E	RFF ACK		00100
1864	PO343 AFII		흥성 그는 물병이는 항상이 가는 것 이 가장하는 것이다.	001865
1865	WSR12	CJP WSTRLN.WSR12A	WAIT FOR TRAILING EDGE OF WSTR	001866
	PN164-1564	The second secon		
1866		IA PAMSIPOD	RETURN PEUS I	001867
k	PO345-C706			
1867	이 강물 하시 아이들 사이 된다면 아니라 그는 말을 하는 것이 되었다. 그 나는 사람이	CJP PARERR+DTE0	CHECK DMA ERRORS	00186R
R. Harris C. A.	P0346 0A2F	A ID ANDEDD NIEA		001045
1868	P8347-862F	CJP ADRERR+DTEO		001869
		실패들은 아마들은 말이 어디었다. 하		

	PAGE 82	DATE: 11Z11Z1	
	The second secon	The second secon	
1870	CJP PRTFLT DTEO		001871
1870 P0348 162F			
1871 	RFF ENBOR		001872
1872	IA RAMS+RAMD		001873
1872 P036A C608		Contract in the Contract of th	
1873 1873 P034B C708	IA RAMS+PCD	RFTURN PLUS 2	001874
1874 WSR22	CJP WSTRLT+WSR9		001875
1874 P034C 4946	The second secon		The second secon
1875 1875 PÔ34D 7938	CUP FRY WSRI	FORMATTER BUSY? YES-CONTINUE	001876
1876	UJP TROO	EXIT	001877
1876 P034E 00F9			
1877 WSR26	SFF LWD	TERMINATE WRITE	001878
1878	UJP ROS18	EXIT TO TRANSMISSION PARITY	= 001879
1878-P0350-0102	COADE		
1879 1879 P0351 FFFF	SPARE		001880
1880	SPARE		001881
1880 200 NO 14 14			
IAA IAB Busta fee	SPARE		0018A7
1882	SPARE		001883
1882 P0354 FFFF	SPARE		001004
1883 - 18385 FFFE	JEANE		001884
	SPARE		001885
1889 P0346 F4FF	SPARE		001006
1885 P0357 FFFF	SPARE		001886
1886	SPARE		001887
SAA PARKETA	SPARE		
1887 Pû359 FFFF			OOIMAA
1888	SPARE		001889
1888 P035A FFFF	SPARE		
IARO PASA FFFE	Jr ANG		
	sam sam ja ja		

F4464A	PAGE 83	DATE I LIZITZET	
1891 ***** 1892 * 1893 * 1894 *	**************************************		001892 001893 001894 001895
1895	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	《日本中》《日本中》《日本中》《日本中》《日本中》《日本中》《日本中》《日本中》	001896
] 897 03DB P 898 WT] 898 P03DB B F[3	ORG START1+\$3DB SFF WRT	SET WRITE COMMAND EZF	001898 001899 001900
1899 PÑ3DC 8402 1900 1900 PÑ3DĎ 863F	LDC RAMD.\$3F	LOAD MASK FOR 7 TRACK	001901
[90] [90] P030F 73F0	CUP TRKTINT6	7 TRACK? YES=CONTINUE	001902
1902 1902 P03DF 86FF 1903 - WT6 1903 P03F0 BD1F	LDC RAMD.SFF SFFCL WTRDMP.CDMAER	LOAD MASK FOR 9 TRACK INITIALIZE OMA READ F/F•S	001903
1904 PO3F1 841A	SPECE COMPLECENSIR		001905
1905 P03E2 AFLD 1906	SFF SELBF1		001906 001907
1906 P03F3 BF17 1907 1907 P03F4 BF10			001988
1908 1908 PÖJES AF19 1909	RFF RWHOD IA PCS•RAMD		0019 04 001910
1909 P03F6 C60F 1910 1910 P03F7 #645	UJP DBEE	INITIAL BLOCK LENGTH DECREMENT	
1911 1911 På3E8 C60F	TA PCSTRAND		. 001912

FAGUA	PAGE R4	DATE: 1121121	
1913 1913 P03E9 0013	UJP SG01	INITIATE OPERATION	001914
1914 PO3FA 350F	CJP PARJC•WT168	INITIALIZE WRITE PARITY BIT IN	001915
1915 1915 P03E8 0110	(J)P (MAR)		001916
1916 030F P 1917 WT16B	ORG START1+530F RFF WP		001917 001918
	SEFCL ENROR-DMAREO	DMA READ REQUEST	001919
The second secon	SFE_PRIOR	SET PRIORITY	001920
1920 1920 P0312 C60F	IA PCS+RAMD		001921
1921 1921 1921 P0313 0138	UJP WSRI	CALL WRITE STROBE SUBROUTINE	001922
1995		WSTR HEFORF DMA DATA	001923
1924 1924 P0314 0136	UJP WT58	LOST DATA	001925
1924 F0314 0136	RF MIGH	DMA READ COMPLETE	901926
1926 W124	LDC RAMADD+502		001927
1926 P0316 8402 1927 1927 P0317 F880	ANDAR RAMS.BF2US.WCD	MASKED UPPER BYTE TO OUTPUT	001928
191		REGISTER	001929
1930 1930 POJIA BEIČ		GENERATE PARTTY HIT	001931
1931 1931 P0319 6918	CJP PARLT.WT28A		001932
1932 1932 1932 POSTA APIC	RFF YP		001933
1933		OMA DATA TOO LATE	001934

	And the second of the second o	and the second s	
	PAGE 85	DATE: 11711711	
	CJP WSTRLT.WT58	LOST DATA	001936
935 P031R 48 36 936	ANDAB RAMS.BF2LS.BREGD	MASKED LOWER BYTE TO B REG.	001027
936 P0310 FFED		MASNES LUNEN BITE TO B REGE	001937
937	IA PCS:RAMD	A final property of the control of t	001938
937 P1310 (60F	UJP DBL1	DECREMENT BLOCK LENGTH	001939
938 P031F 0045			
939 P031F 8210	SFFCL ENBOR DMAREO	NFW DMA READ REQUEST	001940
940	IA PCS.RAMD	The control of the co	001941
940 P0320 C60F	UJP WSR1	CALL WRITE STROBE SUBRT.	001942
941 P0321 0138			- 001742
942 942 P0 422 0126	UJP WT51	WSTR DETECTED	001943
943	TA PESARAMO	NEW DMA CYCLE COMPLETE	001944
943 Pan21 COOF	California de la companya della companya della companya de la companya della comp		
944 944 P0324 0138	UJP WSR1	CALL WRITE STRORE SURRY.	001945
945	TA BREGS.WCD	LOWER BYTE TO QUIPUT REG.	001946
945 30:25 (3):4		GENERATE PARLTY BIT	001947
946 PROPE BEIĆ		Vicinity of the second of the	1101341
947 947 På 327 6929	CUP PARLT.WT45	엄마는 사고를 한다고 되고 말하다면서 그릇을 걸었다.	001948
948	AFF WF		001949
944 P 032 F (F) 949 - Y 14	TA PELIKAMI		
			001950
	등에서 가격으로 있다고 있는 그 등록 등하는다. 공사 (1. 사용화 공사 사용하는 1. 사용화 공사)		
			The second section of the section of

FAGAIA	PAG	E -86	NATE: 11/11/L1		
1951 1951 P032A 0138	UJP WSR1	(CALL WRITE STROBE SUBRT.		001952
1951 P0328 0138 1952 P0328 0135	UJP WT24		BOTH BYTES SENT - CONTINUE	- 1925 - 20	001953
1953 P032C C8F4	TA BREGS	•MCD:	OWER BYTE TO OUTPUT REG.	The second secon	001954
1954 1954 P032D BFIC	SFF WP		GENERATE PARITY BIT		001955
1955 1955 1955 P032F 6930	CUP PARLT	•WT52	The STATE OF THE S		001956
1956 1956 P032F AF1C	AFF WP				001957
1957 WT52	IA PCS+R	AMD	List Clark (March Colonia (March March Colonia) (March March Colonia) (March March March Colonia) (March March Mar		001958
1957 P0330 C60F 1958 1958 P0331 0138	UJP WSR1		CALL WRITE STROBE SUBRT.		001959
1959 PÔ332 0111	UJP W122		RETURN FOR WSTR - NO BYTES IN		001960
1960			BUFFERS		001961
1962 1962 P0333 C 60F	IA PCS.R	AMD [DMA READ COMPLETE		001963
1963 P0334: 0138	uup war t		CALL WRITE STROBE SUBRT		001964
1964 1964 P0335 0116	UJP WT24		CONTINUE		001965
1965 P0335 W158	SFF LWD		TERMINATE WRITE FOR LOST DATA		001966
1966 1966 P0337 8008	UJP RO71		XII		001967
		•			
					1
그는 그 이 이 기를 위해 되었다.					

The second secon	F A 4 6 4 A	PAGE 87	DATE: 11/11/11	
1968 1969 1970 1971 ==1972	900044 6 0 5		E WRITE ROUTINE ***	001969 001970 001971 001972 001973
1974 1975 — 1	1710	ORG START]+\$3EC SFF LWD	ENTRY FOR WRITE ODD	001975 001976
1976 1976 PÖ3FD 1977 1977 PÖ3EF	C60F	TA PCS∓RAMD UJP WSR1	FNTRY FOR NORMAL WRITE CALL WRITE STRORE SURRY TO MOVE	001977 001978
1978 1980 1980 P03EF 1981		SEE LAD	OUT UPPER RYTE OF LAST WORD LAST BYTE TO RE SENT	001979 001981 001982
1981 P03F0 1982 P03F1 1982 P03F1	A	TA REFOSAUCE	LAST BYTE TO OUTPUT REG. GENERATE PARLITY	001983 001984
1983 PO3F2 1984 1984 PŌ3F3 1985 PO3F4	6975	CJP PARLT.TWT9		001985 001986
1986 1986 P03F5 1987 1987 P03F6	0138	UJP WSR1	CALL WRITE STROBE SUBRT.	001987 001988
1988 1988 Pü3F7		Tide Teat		00[989

		Administration of the control of the	DATE: 11/11/11	
1990		******	*****	001991
1991				* 001992
1992 1993		*** ASSEMBLE	SENSE NEXT READY ***	001993
1004				001994
				001995
				and the same of th
1996	035C P	ORG START1+\$35C	·	001997
1997	The second secon	many water than the property of the contract o		001998
1997 P035	C 8401		Substitution of the control of the c	design on the second se
1998	And Annual Control of the Control of	TA AINLS RAMD	SAVE INTTIAL READY STATUS	001999
1998 P035	D C6F2	DEE CLATAGE		
1999 1999 Põ35	E AEGE	RFF SLCTDFF	· · ·	
2000	r Arvo	CA AINUS RREGD	observation of effect (A control of a contr	002001
2000 P035	r čros			
2001		SFF SKHKFF	SET ASSEMBLE INDEX	.500200
2001 P036	0 BF32			
S00\$		CJP BMSB+ASR10	ASSEMBLE OR SENSE?	002003
2002 P 036 2 003	1.5163	REF SENKIE	COURT ALPIO ACCOUNT THE	
2003 P036	2 17 12		SENSE - CLEAR ASSEMBLE INDEX	082004
2006		SFF BUSY	ENTER RUSY	002005
2004 P036	B BF2E			
2005		RFFCL EOP+RPLY		002006
2005 P036		OFF CHACL	The second personal second process of the second personal seco	
2006 2006 Pû36		- HIF UNALU	INITIALIZE ASSEMBLY OF READY	002007
2007			STATUS	002008
2008		LDC BF2LD.\$FF		002009
2008 P036	6 BDFF			
2009		LDC BREGD SFE		002010
201 0 2 0 16 2010		SFF FFN		
2010 P036	R 1612			005011
	oji spojavaja i svođenaji (16.			Andrewsking to the second
				An extraordinate delication of the applications and the second of the se
	The Market State of the State o		,	

Franc	PAGE A9	DATE: FIZEEZEE	March Marc
2015	RFF TADO		00201:
2012 P0369 AF21 2013	RFF TAD1	SELECT UNIT 0	002014
7013 P0364 AFPA 2014	IA PCS:RAMD		00201
2014 P0365 C60F 2015	UJP SNS1	CALL SENSE SUBROUTINE	002016
2015 P036C 0182 2016	SFF TADI	SFLECT UNIT 1	00201
2016 P0360 8F26	TA PCSIRAND		00201
2017 P036F C60F	UJP SNS1	CALL SENSE SUBROUTINE	002019
2018 P036F 0182 2019	REF TADL		00202
2019 P0370 AF26	SPE TADO	SELECT UNIT 2	50200
2020 P0.71 RF21	IA PCS+RAMD		350500
2021 P0372 C60F	UJP SNS1	CALL SENSE SUBROUTINE	00202
2022 20393 0182 2023 2		SELECT UNIT 3	002024
2023 80374 NE26 2024	IA PCS+RAMD		002029
2024 F0375 C60F 2025	UUP SNSI	CALL SENSE SUBROUTINE	002026
2) 25 M(2) 6 1112 2026	CJP ALBENJC+ATL27	RETURN FOR AUTOLOAD	00202
2025 P0377 1090 2027	CJP OFLMTUC: OLM37	RETURN FOR OFF LINE MAINT.	002028
2027 P0378 11CB	NOOP	활용된 그들은 일반 경험을 하는데 되었다.	002029
2028 1 0379 8117			
			The second secon

	4A	PAGE 90	DATE: 11/11/11	
pro entre de la companya del companya del companya de la companya del				
2030	L	DC RAMADD+\$0F		002031
2030 P037A 840E	т	B BF2LS+RAMD	SAVE ASSEMBLED READY STATUS	002032
2031 P0378 E640			The second secon	110CU3E
2032 2032 P037C 3909	C	JP SFMKJC•TRD8	ASSEMBLE? YES-FXTT	002033
2033	L	DC RAMADD+\$01	SENSE READY CHANGE	002034
2033 P0370 8401	,	EE CAIALL		
2034 P037E BF20	3	FF CNALU	Fig. 1984 A. C.	002035
2035		OMPR RAMS.BF2LS	COMPARE ORIGINAL AND ASSEMBLED	002036
2035 P037E F368	6		RFADY STATUS	002037
				-
2038 2038 P0380 1F65	c	JP_EQUAL, ASR12	IF EQUAL CONTINUE SAMPLING	002039
2039	i i i i i i i i i i i i i i i i i i i	JP TROS	CHANGE DETECTED: EXIT	002040
2039 P0381 0109				
				,
2043		*********		
2042				002047
2043 2043		#49 SENSE SURROUTIN		002043 002044
2042			F::***	002043 002044 002045
2042 2043 2044		### SENSE SURROUTIN	F::***	002043 002044
2042 2043 2044		### SENSE SURROUTIN	F::***	002043 002044 002045
2042 2043 2044 2045	8 8 8 8 8 8 8 8 8 8 8 8	### SENSE SURROUTIN	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	002043 002044 002045
2042 2043 2044 2045 2047 2047 2047 P0382 7584	5 000000000000000000000000000000000000	### SENSE SURROUTIN	-UNIT-READY	002043 002044 002045 002046
2042 2043 2044 2045 2045 2047 2047 2047 2048 2048 2048 2048 P0383 0168	# ####################################	JP SNS5	E-R## # # # # # # # # # # # # # # # # # #	002043 002044 002045 002046 002048
2042 2043 2044 2045 2047 2047 2047 P0382 7584 2048 2048 P0383 0188 2049	# ####################################	### SENSE SURROUTIN	-UNIT-READY	002043 002044 002045 002046
2042 2043 2044 2045 2045 2047 2047 2047 2048 2048 2048 2048 P0383 0168	# ####################################	JP SNS5	E-R## # # # # # # # # # # # # # # # # # #	002043 002044 002045 002046 002048
2042 2043 2044 2045 2047 2047 2047 P0382 7584 2048 2048 P0383 0188 2049	# ####################################	JP SNS5	E-R## # # # # # # # # # # # # # # # # # #	002043 002044 002045 002046 002048
2042 2043 2044 2045 2047 2047 2047 P0382 7584 2048 2048 P0383 0188 2049	# ####################################	JP SNS5	E-R## # # # # # # # # # # # # # # # # # #	002043 002044 002045 002046 002048
2042 2043 2044 2045 2047 2047 2047 P0382 7584 2048 2048 P0383 0188 2049	# ####################################	JP SNS5	E-R## # # # # # # # # # # # # # # # # # #	002043 002044 002045 002046 002048
2042 2043 2044 2045 2047 2047 2047 P0382 7584 2048 2048 P0383 0188 2049	# ####################################	JP SNS5	E-R## # # # # # # # # # # # # # # # # # #	002043 002044 002045 002046 002048

FA464A	PAGE 91	DATE! 11/11/11	
2051 2051 P0385 11AC	CJP OFLMTJC.OLM1	OFF LINE MAINT. YES-RETURN	002052
2052 2052 P0386 BFFF	NOOP		002053.
2053 2053 P0387 FD84	ANDAB BREGS.BF2LS.BF2LD	ASSEMBLE STATUS AS READY	002054
2054 P0388 ČFCC SN\$5	LSFTI BREGS+BREGD	PREPARE FOR NEXT UNIT	002055
2055 P0389 C708	IA RAMS.PCD	_ RETURN	002056
2056 2056 PO3RA FFFF	SPARE		002057
2057 2057 P038B FFFF	SPARE	****	002058
2058 ####################################	*** AUTOLOAD ROUT!	Antonium I (1) Antoni	002059 002060 002061 002062
2062 *****	***************		002063
2059 A1L1	LDC RAMADOASOF		002065
2065 2065 P038D 863F	LDC RAMD+\$3F	INITIALIZE REPEAT COUNTER	,002066
2066 2066 POJAE B/2C	SFF DMWRPT	SET DMA PROTECT	002067
2067 PO38F #F25	RFF DEN	SELECT HIGH DENSITY	00206A
2068 ATL9A 2068 P0390 AF2F	RFF ALARMFF	GLEAR ALARM	002069
5088 5048] 0085 5088	UJP RWn1	JUMP TO REWIND UNIT	002070
			continuous mais (s) y territor or manifestor l'accessor a particular de l'accessor de

F1464		PAGE 92	DATE: 11ZTEZE	
2071 ATL 1	2 C ID	RDY•ATL18	DELIVER CONTROL VICE CONTROL	
2071 P0392 7594			REWIND COMPLETE? YES-CONTINUE	002072
2072 P0393 0192	UJP	_ATL13	WAIT FOR END OF REWIND	002073
2073 ATL1	FLOC	CWALD. \$00	INITIALIZE MEMORY ADDRESSEBANK	002074
2074			AND BLOCK LENGTH	002075
2076 2076 20395 8800	LDC	CWAUD.500	INITIAL MEMORY ADDRESS 0	_002077
2077	LDC	PANKD-\$00	INITIAL MEMORY BANK O	002078
2077 P0396 8500 2078	LDC	RAMADD+\$0R		002079
2078 P0397 8408	LDC	RAMD • \$00		080500
2079 P0398 8600 2080	LDC	PAMADD \$19		002081
2080 *6 399 8409 2081	LDC	RAMD.500	LOAD MAXIMUM BLOCK LENGTH	.002082
2081 P039A 8600		RÓI	JUMP TO READ FIRST RECORD	002083
2082 Ph398 6897		ALARMJC+ATL29		
2083 P0396 3596			ALARM DUNING READS	002084
2084 P0390 AFOC		ALDENFF		002085
2045 ***** 114	UJP	TRDA	NO ALARMO EXIT	
2086 P039F 840F	9 LDC	RAMADD . SOF		002087
				•
				arminimum and and a
				Application of the control of the co

	PAGE 93	DATE: LIZHZE	y 1 o 2 o 2 o 2 o 2 o 2 o 2 o 2 o 2 o 2 o
2088 2088 PÔ3AO CFFO	TA RAMS.REGD		002089
2089 2089 2034 2947	CJP RMDL • ATL36	DECODE REPEAT COUNTER-DETERMINE	002090
2091 * 2090	CJP BMSB.ATL27	NUMBER OF PEREADS PERFORMED	_0050 9 5
2091 P03A2 519D 2092 2092 P03A3 73D8	CJP TRK7.ATL39	7 TRACK? YES - CHANGE PARITY	002093
2093 P03A4 BF37	SEE THR	CHANGE THRESHOLD LEVEL FOR 9	002094
2094 • ATL34A	LDC RAMD.SBF	TRACK ATTEMPT 3	002095 002096
2095 P03A5 86RF 2096 P03A6 018F	UJP ATL9	SET HIGH DENSITY-REREAD RECORD	002097
	SFE DEN	SET LOW DENSITY FOR ATTEMPTS	00209A
2098 2099	IA RAMS+RAMD	2 AND 4	002099
2099 P03AR C608 2108	UP ATOL	RE-READ RECORD	002101
210). 210) POJAÁ FFFF	SPARE		002102
2102 2102 PO3AB FFFF 2103 BBB F	SPARE OPG START) = 1306		002103
	SEE PAREE	CHANGE PARTTY SELECT FOR 7 TRK	002105
2105 2106	SFF PARMO	ATTEMPTS 3 AND 4	002106
2106 P0309 RF18 2107 2107 P0304 0145	UJP ATL 34A	RE-READ RECORD	005108
			Commission and the second of t

2109 2110		*	*****		005111
2111		.	### OFF LI	NE MAINTENANCE ROUTINE *** *	_002112
2112					E11200
2113		00.00.00	88 N S A B A B A B A D A D A D A D A D A D A D	90m880000000000000000000000000000000000	-002114
TVI - 4 - 1 - 4 quiness, quaereste susuadino 1					
2115 2116	03AC P		ORG START1+\$3AC	ENABLE JUMP CONDITION GROUP 9	002116
2116 PO3AC	BF29			ENABLE JUNE CONSTITUTION SHOUTH	002117
2117 2117 POSAD	AF25		RFF DEN	SELECT DENSITY ACCORDING YO	002118
2118 2119	· (1)	•	CUP MSW3+OLM5	TO MSW3	002119
2119 P03AF	1180				_002120
2120 2120 PÔ3AF			SPF DEN		005151
5151		OLM5	SFF SFMKFF	SET READ INDEX ACCORDING	00212
2121 P03B0 2122) BF32	*		MSW2	00212
125			CJP MSWZ FOLMIS		005150
2124 PATAN 2124			RPT STHEFT	WRITE OPERATION	002129
2124 P0382 2125	AF32		LDC WCD.SFF	ALL 0'S OR ALL 1'S TO OUTPUT	00212
2125 PÖ3R3	BAFF		LUC BON JF		002120
		*		REGISTER ACCORDING TO MSWI	00215
21.27 PO3R4	1984		0-17 11514 -01-1113		00212
2128 2128 P0385			LDC WCD. \$00		005150
2129 2129	0000	•		SET WRITE COMMAND F/F	002130
130		OLMIS	STE ME		00213
2130 PÅ3BA 2131	- BP 15		SFF WRT		-002132
2131 P0387	BF13	*** - * * * * * * * * * * * * * * * * *			
2132 2132 Põ388	ĀFŽO	OLM15	RFF JGRP9		002133
	71.67				
	VV (1.7.	5 10 100			

Frakak		PAGE 95	DATEL LIZIVIL	
2134 PÓ3R9 C60F OLMÍ6	IA	PCS+RAMD		002135
2135 2135 P0384 0014	UJP	SG01	INITIATE OPERATION	002136
	CJP:	ONOFLN:OLM37	MAINTENANCE COOP - LINE SWITCH IN	005137
2137			ON POSITION? YES-EXIT	002138
2139 P03PC BF 29		JGRP9	ENABLE JUMP CONDITION GROUP 9	002140_
2140 2140 P03BD 10CA		E01.0LM36		c008141
2141 2141 PO3BE AF29		JGRP9	DISABLE JC GROUP 9	002142
2142 P038F 39C3 2143 P038F 39C3		SFMKJC • OLM30 PCS • RAMD	READ OPERATION? YES-CONTINUE WRITE OPERATION	002143
2143 P03C0 C60F		WSR1	CALL WRITE STROBE SUBROUTINE	002144
2144 PÖJÖT Ö138 2145	UJP	OLHS1	CONTINUE LOOP	002146
	CUP -	ASTAL TAOLM33	READ OPERATION	002147
2145 P0 V 1 53C5	СЈР	FRY OLM35A	FORMATTER BUSY? YES-CONTINUE	002148
2147 Pñ3č4 79č9 2148 2148 86355 8189	UJP	OLM16'	END OF RECORD - RESTART READ	002149
	1 1	PCSERAND		002150
				or agend in the general experimental control of the

FA684A	PAGE 96	DATE: 11/11/11	
2151	UJP RDS1	CALL READ STRORE SURROUTINE	002152
2151 P03C7 00E8 2152 2152 P03C9 0188	UJP OLM21	CONTINUE MAINTENANCE LOOP	002153
	CJE RDY-0LM21	UNIT READY? YES-CONTINUE	002154
2154 P03CA AF29 OLM36			002155
2)55 PAACH AF12	RFF FEN	TERMINATE TAPE MOTION	_002156
2156 P\$3CC 47CE	CJP ONOFLNFOLM40 UJP OLM38	WALT FOR LINE SWITCH "ON" LOOP CONTINUE LOOP	002157 002158
2157 POSCO OICC	RFF OFLMTFF	A STATE OF THE STA	002159
2154 PASCE AFO A 2159 :	UJ P TRÍO	EXIT FROM MAINTENANCE	002160
2159 636 0469 2160 0400 P 2161	ORG STARTI+\$400 END STARTI		005195 005191
POHE 0404 3 1024)	COM = 0000 1 0) DAT =	0000=(

\$\frac{1}{2}\$\frac			A484A		PAG	E 97			ATEF 11/	11211
BLAPPY 0330 ALDENF 0407 ALDENJ 0331 ALJ 0578 ALJ 0 0584 BLA 0881 ALTENC 0332 AUJI 0284 AOUITUD 0275 AOE1 0654 ASE 0889 ASI 1009 ASR1 1997 ASR10 2094 ASR12 2006 ATI 3 2071 ATI 18 2073 ATI 2094 ATI 3 2074 ATI	Battern farmisk							Property of the control of the contr		
### ### ### ### ### ### ### ### ### ##		No. 5								
### ### ### ### ### ### ### ### ### ##	440	040E	ADDEDD	0320	ATAIL C	0204	ATMILIC	0205	AL ADME	0406
### ABF6	the state of the s									
ASIL 2064 ASIL 1009 ASPL 1997 ASPL 2066 ASR12 2066 ASIL 2071 ATL 2073 ATL 26 2083 ATL 27 2084 ATL 2086 ATL 34 2095 ATL 36 2097 ATL 37 2084 ATL 2084 ATL 37 2084 ATL 37 2084 ATL 37 2084 ATL 38 2095 ATL 38 2095 ATL 39 2086 ATL 39 39 39 38 38 38 38 38			terroritie acret Wifter Manage							
### ATL24 2086 ATL13 2071 ATL18 2073 ATL26 2083 ATL27 2084 ATL34 2086 ATL34 2095 ATL36 2097 ATL39 2104 ATL9 2067 ATL94 2086 ATL34 2088 ATL37 2088 2088 ATL37 2088 2088 ATL37 2088 ATL3										
ATL94 2086 ATL34A 2095 ATL36** 2097 ATL39** 2104 ATL9** 2067 ATL94** 2068 AUTOLD** 0333 AUFF** 0408 AUX.C 0334 BANKO 0275** RETEN 0408 BETE 0335** REZE** 0336** REZE** 0306** REZE** 0808** REZE** 0808** REZE** 0808** REZE** 0808** REZE** 0808** REZ** 0808** REZE**	10.71		ATL 13							<
ATL9A 2068 AUTOLD 0333 AUXFF 0408 AUX, C 0334 RANKD 0275 REIFNB 0409 REIF 0335 REP 0335 REP 0336 REZED 0285 REZES 0306 REZED 0286 REZUS 0307 RESED 0935 AKTI 1228 RECED 0287 REGED 0287 0398 REGED 0287 REGED 0341 REGED 0280 REGED 0287 REGED 0348 REGED 0287 REGED 0349										
REFUN					AUXFF	0408				
RKT6	RE FNR				RF7F	0336			HF 2L5	
RREGS	AF2UD	0286	BF2US	0.107	BKSI	0935	PKTI	1228	BKT4	1231
RSC26		1233		0944			BMSB	0338	BREGD	0287
RSR 0820			BSC1_			0791		0800		
### CREST 0348 CREST 0311 CER 0340 CERST 0411 CERST 0341 CERST 0312 CLBTR 0313 CLBTR 0314 CLSTAT 0315 CNAEL 0412 CNAEL 0412 CNAEL 0314 CREQ 0316 CRJ 0344 COMPT 0412 COUT 0342 CRECR 0343 CREQ 0316 CRJ 0344 CST1 0832 CWALD 0240 CWALS 0302 CWAUD 0247 CWAUD 0248 CWAUD 0346 CWAUS 0304 CWS1 0998 ORD 0415 DED1 1304 DED10 1315 DED11 1324 DED11 1327 DED18A 1331 DED18 1306 DED5 1309 DED9 1313 DMAREO 0317 DMAWCP 0347 DMAWET 0416 DTE0 1418 DTE12 1432 DTE16 1438 DTE18 1427 ENROR 0417 ENWDSY 0418 EDF0 0419 EOT 0348 EOTST 0420 EOTST 0349 EQUAL 0350 ERS 0421 ESAO 1390 ESA1 1391 ESA11 1400 ESA15 1404 ESA6 1395 ESA9 1398 FRY 0351 FDS1 1378 FEN 0422 EFRO 1628 FFRI 1629 FFRS 1632 FERT 1634 FERS 1637 FRS DTE35 FMRS 0423 FPT 0353 ERCBUS 0424 FRJ 1450 FRS DTE35 FMRS 0423 FPT 0353 ERCBUS 0424 FRJ 1450 FRS DTE EMB EMB DTE	B2CS6							0781		1560
CHSTDT 0312 CLDSTR 0313 CLHER 0314 CLSTAT 0315 CNALU 0413					CONTRACTOR OF THE PROPERTY OF THE					
CNB. 1578 CNTPRT 0414 COMP1 0412 COUT 0342 CRCERJ 0343 CREG 0316 CRJ 0344 CST1 0832 CWALD 02A0 CWALS 0302 CWAUD 02R2 CWAUD 0345 CWAUM 0346 CWAUS 0304 CWS1 0998 DBL] 1462 DBL11 1477 DEN 0415 DFD1 1304 DFD10 1315 DFD14 1324 DFD17 1327 DFD18A 1331 DFD1B 1306 DFD5 1309 DFD9 1313 DMAREO 0317 DMAWED 0347, DMWRPT 0416 DTF0 1418 DTF12 1432 DTE16 1438 DTEB 1427 ENNDR 0417 ENWDSY 041R FOP 0419 EOT 0348 EOTST 0420 EOTSTJ 0349 EQUAL 0350 ERS 0421 ESAO 1390 ESA1 1391 ESA11 1400 ESA15 1404 ESA6 1395 ESA9 1398 FRY 0351 FDS1 1378 FEN 0422 EFFO 1626 FFR1 1629 FFR5 1632 FER7 1634 FERD 1637 EMK 0352 FMKS1 0623 FPT 0353 FRCBUS 0424 FRJ1 1450 FRSTDI 0354 FST1 0966 FWA1 0925 GO 0425 HERLD 0426 HERQUT 0355 HFWRD 0356 I 0000 IDENT 0357 INTRSP 0427 INX2FF 0428 INX2JC 0358 IRQ1 0857 IRQ10 0871 IRQ12 0875 IRQ5 0864 JGRP9 0429 LDP 0359 LFA1 0957 LRCREF 0430 MODEO 0261 MODEA 0262 MODEB 0264 MODEC 0265 MODED 0266 MODEO 0261 MODEA 0262 MODEB 0264 MODEC 0265 MODED 0266 MODEO 0267 MODEF 0268 MOP1 0361 MOP2 0362 MSW1 0366 MSW2 0367 MSW3 0368 NOCOMP 0369 NRZI 0370 NRUSJ 0371 ONL 0372 ONOFLN 0373 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0437 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0437 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0437 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0437 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0437 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0437 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0437 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0439 PCO 0277 PCH10 1248 PCH13 1251 PRIOR 0446 PRIFLT 0379 QS 0297 RALTIF 0441 RALTIJ 0380 PRIOR 0446 PRIFLT 0379 QS 0297 RALTIF 0441 RALTIJ 0380 PRIOR 0446 PRIFLT 0379 QS 0297 RALTIF 0441 RALTIJ 0380 PRIOR 0446 PRIFLT 0379 QS 0297 RALTIF 0441 RALTIJ 0380 PRIOR 0446 PRIFLT 0379 QS 0297 RALTIF 0441 RALTIJ 0370 PRIOR 0446 PRIFLT 0379 QS 0297 RALTIF 0441 RALTIJ 0370			-							THE RESERVE AND ADDRESS OF THE PARTY OF THE
CREG 0316 CRJ 0344 CST1 0832 CWALD 0280 CWALS 0302 CWAUD 0282 CWAUD 0345 CWAUD 0346 CWAUS 0304 CWS1 0998 DBL] 1462 DBL] 1467 DBL] 1467 DBL] 1467 DBL] 1467 DBL] 1467 DBL] 1467 DBL] 1327 DEDI8A 1331 DFD]B 1306 DED5 1309 DED9 1313 DMARED 0317 DMAWCP 0347 DMWRPT 0416 DTED 1418 DTE] 1432 DTE] 1432 DTE] 1438 DTEB 1427 ENRDR 0417 ENWDSY 0418 ERS 0421 ESAO 1390 ESAI 1391 ESAI1 1400 ESAI5 1404 ESA6 1395 ESA9 1398 FRY 0351 FDS] 1378 FEN 0422 EFFD 1627 EMKS 0423 FPT 0353 FRCBUS 0424 FRD] 1657 EMKS 0352 EMKS 0423 FPT 0353 FRCBUS 0424 FRD] 1655 FRSIDI 0354 FST] 0966 FWAI 0925 GO 0425 HERLD 0426 HERQUT 0355 HFWRD 0356 I 0000 IDENT 0357 INTRSP 0427 INX2FF 0428 INX2JC 0358 IRO] 0857 IRO] 0877 IRO] 0877 IRO] 0877 IRO] 0877 IRO] 0877 IRO] 0877 IRO] 0878 ERCE 0541 HODE 0428 INX2JC 0358 IRO] 0857 IRO] 0871 IRO] 0875 IRO] 0876 MODE 0261 MODE 0261 MODE 0263 MODE 0263 MODE 0263 MODE 0264 MODE 0265 MODE 0265 MODE 0265 MODE 0266 MODE 0267 MODE 0268 MODE 0269 MODE 0268 MODE 0269 MODE 0266 MODE 0269 MODE 0266 MODE 0269 MODE 0266 MODE 0266 MODE 0267 MODE 0267 MODE 0267 MODE 0268 MODE 0269 MODE 026					AND DESCRIPTION OF THE PARTY OF					
CWAUD 0282 CWAUL 0345 CWAUM 0346 CWAUS 0304 CWS1 0998 DRL1 1462 DBL1 1477 DFN 0415 DFD1 1304 DFD10 1315 DFD14 1324 DFD17 1327 DFD18A 1331 DFD18 1306 DFD5 1309 DFD9 1313 DMAREO 0317 DMAWCP 0347 DMWRPT 0416 DTE0 1418 DTE12 1432 DTE18 1438 DTE8 1427 ENDB 0417 ENWDSY 0418 EOP 0419 EOT 0348 EOTST 0420 EOTSTJ 0349 EQUAL 0350 ERS 0421 ESA0 1390 ESA1 1391 ESA1 1400 ESA15 1404 ESA6 1395 ESA9 1398 FBY 0351 FDS1 1378 FEN 0422 FFR0 1636 FFF1 1629 FFR5 1632 FER7 1634 FFR0 1637 EMM 0352 FFF1 1629 FFR5 1632 FER7 1634 FFR0 1637 EMM 0352 FFF1 1629 FFR5 1632 FER7 1634 FFR0 1637 EMM 0352 FFF1 0428 FFF 0353 FRCBUS 0424 FRJ1 1450 FFR0 1637 EMM 0355 FFF1 0428 FFF 0353 FRCBUS 0424 FRJ1 1450 FFR0 1637 EMM 0355 FFF1 0356 FFF1 0353 FRCBUS 0424 FRJ1 1450 FFR0 1637 EMM 0355 FFF1 0428 FFF 0428 INX2JC 0358 IR01 0857 IR010 0871 IR012 0875 IR05 0864 JGRP9 0429 LDP 0359 LFA1 0957 LRCRCF 0430 FFC6 0543 MODE 0255 MODE 0256 MODE 0255 MODE 0256 MODE 0256 MODE 0266 MODE 0266 MODE 0267 MODE 0266 MODE 0266 MODE 0267 MODE 0266 MODE 0266 MODE 0267 MODE 0266 MODE 0266 MODE 0266 MODE 0266 MODE 0266 MODE 0266 MODE 0267 MODE 0268 MOD 1 0361 MOP 0370 OLM 2116 OLM 333 2159 OLM 35 2153 OLM 35 2154 OLM 37 2155 OLM 37 2156 OL		*** * .	-							
DRL 1462 DRL 1477 DFN 0415 DFN 1304 DFN 1315 DFN 1324 DFN 1327 DFN 1331 DFN 1306 DFN 1406 DFN										
DED14 1324 OFD17 1327 DED18A 1331 DFD1B 1306 DED5 1309										
DED9										
DTF12										AND ADDRESS OF THE PARTY OF THE
FOP 0419 EOT 0348 EOTST 0420 EOTSTJ 0349 EQUAL 0350 ERS 0421 ESAO 1390 ESA1 1391 ESA11 1400 ESA15 1404 ESA6 1395 ESA9 1398 FBY 0351 FDS1 1378 FEN 0422 FFRO 1626 FFR1 1639 FFR5 1632 FFR7 1634 FFR9 1637 EMK 0352 FMK\$1 0423 FPT 0353 FRCBUS 0424 FRJ1 1450 FRSTDT 0355 FST1 0966 FWA1 0925 GO 0425 HERED 0426 HERQUT 0355 HFWRD 0356 I 0000 IDENT 0357 INTRSP 0427 INX2FF 0428 INX2JC 0358 IRO1 0857 IRO10 0871 IRO12 0875 IRO5 0864 JGRP9 0429 LDP 0359 LFA1 0957 LRCRCF 0430 ERCRCJ 0360 EWD 0431 MC1 0536 MC11 0546 MC13 0548 MC6 0541 MGDF9 0251 MGDF1 0252 MGDF2 0253 MGDF3 0254 MGDF4 0255 MGDF5 0256 MGDF6 0258 MGDF7 0259 MGDF8 0266 MGDF9 0261 MGDF6 0258 MGDF7 0259 MGDF8 0266 MGDF9 0267 MGDFF 0268 MGP1 0369 NRZI 0374 NU 0273 MGDF9 0267 MGDF 0268 MGP1 0369 NRZI 0374 NU 0273 MGDF3 2157 OLM40 2158 OLM5 2134 OLM21 2136 OLM39 2157 OLM40 2158 OLM5 2134 OLM21 2136 OLM39 2157 OLM40 2158 OLM5 2134 OLM21 2136 OLM39 2157 OLM40 2158 OLM5 2121 ONRUSF 0437 ONRUSJ 0371 PARLT 0375 PARMO 0439 PCD 0277 PCH10 1248 PCH13 1251 PCM13 1253 PCH17 1255 PCH2 1240 PCS 0298 PRGPRT 0378 PRGPRT 0378 PARLT 0375 PARMO 0439 PCD 0277 PCH10 1248 PCH13 1251 PCM13 1253 PCH17 1255 PCH2 1240 PCS 0298 PRGPRT 0378 PRGPRT 0378 PARLT 0375 RAMBO 0276 RAMS 0292 RD1 1648 RD23 1668 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD23 1669 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD23 1669 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 RD45 1699 RD46 1691 RD51 1698 RD55 1702 RD59 1708 RD60 1709										
ERS 0421 ESA0 1390 ESA1 1391 ESA11 1400 ESA15 1404 ESA6 1395 ESA9 1398 FBY 0351 FDS1 1378 FEN 0422 FFR0 1626 FER1 1629 FER5 1632 FER7 1634 FER9 1637 FMK 0352 FMKST 0423 FPT 0353 FRCBUS 0424 FRJ1 1450 FRSTD1 0354 FST1 0966 FWA1 0925 GO 0425 HEREN 0426 HEROUT 0355 HFWRD 0356 I 0000 IDENT 0357 INTRSP 0427 INX2FF 0428 INX2JC 0358 IR01 0857 IR010 0871 IR012 0875 IR05 0864 JGRP9 0429 LDP 0359 LFA1 0957 LRCRCF 0430 EPCRCJ 0360 LWD 0431 HC1 0536 MC11 0546 MC13 0554 MC13 0554 MC14 0536 MC11 0546 MC13 0554 MC15 0536 MC11 0546 MC13 0548 MC6 0541 MODEO 0251 MODEO 0252 MODE2 0253 MODE3 0254 MODE4 0255 MODE5 0256 MODE6 0264 MODEC 0265 MODED 0266 MODE6 0267 MODEF 0268 MOP1 0361 MOP2 0362 MSW1 0366 MSW1 0366 MSW2 0367 MSW3 0368 NOCOMP 0369 NRZI 0374 NU 0273 MU1 0288 OFL 0352 OFLMTF 0436 OFLMTJ 0370 QEM1 2116 OLM39 2157 OLM40 2158 OLM36 2154 OLM21 2136 DEM30 2146 DEM33 2149 OLM35A 2153 OLM36 2154 GLM37 2155 OLM38 2156 OLM39 2157 OLM40 2158 OLM5 2121 ONBUST 0437 ONBUSJ 0371 ONL 0372 ONOFLN 0373 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0439 PCD 0277 PCH10 1248 PCH13 1251 PCM15 1253 PCH17 1255 PCH2 1240 PCS 0298 PROPRI 0378 PRIOR 0848 PRIFT 0379 05 0297 RALTIF 0441 RALTIJ 0380 RAM3D0 0275 RAM5 0292 RD1 1664 RD23 1662 RD27 1667 RD32 1673 RD35 1678 RD41 1694 RD45 1699 RD46 1691 RD51 1698 RD55 1702 RD59 1708 RD60 1709										
FSA6 1395 ESA9 1398 FRY 0351 FDS1 1378 FEN 0422 FFR0 1626 FFR1 1629 FFR5 1632 FFR7 1634 FER9 1637 FMK 0352 FMK51 0423 FPT 0353 FRCBUS 0424 FRJ1 1450 FRSTD1 0354 FST1 0966 FWA1 0925 GO 0425 HERED 0426 HERDUT 0355 HFWRD 0356 I 0000 IDENT 0357 INTRSP 0427 INX2FF 0428 INX2JC 0358 IR01 0857 IR010 0871 IR012 0875 IR05 0864 JGRP9 0429 LDP 0359 LFA1 0957 LRCRCF 0430 LBCRGJ 0360 FWD 0431 MC1 0536 MC11 0546 MC13 0548 MC6 0541 M0DE0 0251 M0DE1 0252 M0DE2 0253 M0DE3 0254 M0DE4 0255 M0DE5 0258 M0DE7 0253 M0DE3 0256 M0DE6 0256 M0DED 0266 M0DEC 0265 M0DED 0266 M0DEF 0260 M0DEF 0260 M0DEF 0260 M0DEC 0265 M0DED 0266 MODEE 0267 M0DEF 0268 M0P1 0361 M0P2 0362 MSW1 0366 MSW2 0367 MSW3 0368 N0COMP 0369 NRZI 0374 NU 0273 MU1 0288 OFL 0438 0FLMTF 0436 OFLMTJ 0374 NU 0273 MU1 0288 OFL 0438 0FLMTF 0436 OFLMTJ 0370 QEM1 2116 OEM33 2149 OLM354 2153 OLM36 2154 OLM37 2155 OLM30 2146 OLM39 2157 OLM40 2158 OLM5 2121 ONBUSF 0437 ONBUSJ 0371 ONL 0372 ONOFLN 0373 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMD 0439 PCD 0277 PCH10 1248 PCH13 1251 PCH18 1253 PCH17 1255 PCH2 1240 PCS 0298 RRGPRT 0378 PRIOR 0446 PRIFT 0379 RS 0297 RAETIF 0441 RAETIJ 0380 PRIOR 0446 PRIFT 0379 RS 0297 RAETIF 0441 RAETIJ 0380 PRIOR 0446 PRIFT 0379 RD55 1702 RD59 1708 RD60 1709 PRO46 1691 RD51 1698 RD55 1702 RD59 1708 RD60 1709		0421		1390		1391				
FFRO 1626 FFRI 1629 FFRS 1632 FER7 1634 FER9 1637 FMK 0352 FMK\$1 0423 FPT 0353 FRCBUS 0424 FRJI 1450 FRSTDI 0354 F\$T1 0966 FWA1 0925 GO 0425 HERED 0426 HEROUT 0355 HFWRD 0356 I 0000 IDENT 0357 INTRSP 0427 INX2FF 0428 INX2JC 0358 IR01 0857 IR010 0871 IR012 0875 IR05 0864 JGRP9 0429 LDP 0359 LFA1 0957 LRCRCF 0430 LPCRGJ 0360 WD 0431 MCI 0536 MCII 0546 MCII 0546 MCII 0548 MC6 0541 MGDE0 0251 MGDE1 0252 MGDE2 0253 MGDE3 0254 MGDE4 0255 MGDE5 0258 MGDE7 0259 MGDE8 0266 MGDE6 0258 MGDE7 0259 MGDE8 0266 MGDE9 0266 MGDE9 0266 MGDE 0266 MG										
FMK 0352 PMK\$T 0423 FPT 0353 FRCBUS 0424 FRJ1 1450 FRSTD1 0354 F\$T1 0966 FWA1 0925 GO 0425 HERED 0426 HEROUT 0355 HFWRD 0356 I 0000 IDENT 0357 INTRSP 0427 INX2F 0428 INX2JC 0358 IR01 0857 IR010 0871 IR012 0875 IR05 0864 JGRP9 0429 LDP 0359 LFA1 0957 LRCRCF 0430 LRCRCJ 0360 LWD 0431 MC1 0536 MC11 0546 MC13 0548 MC6 0541 M0DE9 0251 M0DE1 0252 M0DE2 0253 M0DE3 0254 M0DE4 0255 M0DE9 0256 M0DE6 0258 M0DE7 0259 M0DE8 0254 M0DE9 0266 M0DE6 0265 M0DED 0266 M0DE 0266 M0DE 0266 M0DE 0266 M0DE 0266 MODE 0266 MODE 0267 MODE 0266 MODE 0266 MSW2 0367 MSW3 0368 NOCOMP 0369 NRZI 0374 NU 0273 MU1 0288 OFL 0433 0FLMT 0460 FLMT 0370 OLM1 2116 OLM13 2130 OLM1 2136 OLM3 2146 OLM3 2149 OLM3 2153 OLM16 2134 OLM3 2136 OLM3 2156 OLM3 2157 OLM40 2158 OLM5 2121 ONBUSF 0437 ONBUSJ 0371 ONL 0372 ONOFLN 0373 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMD 0439 PCD 0277 PCH10 1248 PCH13 1251 PCM18 1253 PCH17 1255 PCH2 1240 PCS 0298 PRGPRT 0378 RABD 0276 RAMS 0292 RD1 1648 RD2J 1662 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 RD55 1702 RD59 1708 RD60 1709										
FRSTDT 0354 FST1 0966 FWA1 0925 GO 0425 HERED 0426 HEROUT 0355 HFWRD 0356 1 0000 IDENT 0357 INTRSP 0427 INXSFF 0428 INXSJC 0358 IR01 0857 IR010 0871 IR012 0875 IR05 0864 JGRP9 0429 LDP 0359 LFA1 0957 LRCRCF 0430 LPCRGJ 0360 LWD 0431 MC1 0536 MC11 0536 MC13 0548 MC6 0541 MODEQ 0251 MODE1 0252 MODE2 0253 MODE3 0254 MODE4 0255 MODE5 0258 MODE6 0258 MODE7 0259 MODEB 0266 MODE9 0261 MODE4 0262 MODEB 0264 MODEC 0265 MODED 0266 MODEE 0267 MODEF 0268 MOP1 0361 MOP2 0362 MSW1 0366 MSW2 0367 MSW3 0368 NOCOMP 0369 NRZI 0374 NU 0273 MU1 0288 OFE 0438 OFE 0436 OFE								Andrews American American	THE RESERVE OF THE PARTY OF THE	
HEROUT 0355 HFWRD 0356 1 0000 IDENT 0357 INTRSP 0427 INX2FF 0428 INX2JC 0358 IRQI 0857 IRQI0 0871 IRQI2 0875 IRQ5 0864 JGRP9 0429 LDP 0359 LFA1 0957 LRCRCF 0430 LRCRCJ 0360 LWD 0431 MC1 0536 MC11 0546 MC13 0548 MC6 0541 MGDE0 0251 MODE1 0252 MGDE2 0253 MGDE3 0254 MGDE4 0255 MGDE5 0256 MGDE6 0258 MGDE7 0259 MGDE8 0266 MGDE9 0261 MGDE4 0262 MGDE8 0264 MGDEC 0265 MGDE8 0266 MGDE9 0261 MGDE4 0268 MGDE8 0264 MGDEC 0265 MGDE8 0266 MGDE9 0267 MGDEF 0268 MGDE9 0361 MGDE2 0362 MSW1 0366 MSW2 0367 MSW3 0368 NGCOMP 0369 NRZI 0374 NU 0273 NU1 0288 OFL 0432 OFLHTF 0436 OFLHTJ 0310 OFLH 2116 OFLH3 2130 OFLHTE 2132 OFLH5 2134 OFLH5 2136 OFLH3 2136 OFTH			EST)							
INX2FF 0428 INX2JC 0358 IR01 0857 IRQ10 0871 IRQ12 0875 IR05 0864 JGRP9 0429 LDP 0359 LFA1 0957 LRCRCF 0430 LFCRCJ 0360 LWD 0431 MC1 0536 MC11 0546 MC13 0548 MC6 0541 MGDE0 0251 MGDE1 0252 MGDE2 0253 MGDE3 0254 MGDE4 0255 MGDE5 0256 MGDE6 0258 MGDE7 0259 MGDE8 0266 MGDE9 0261 MGDE4 0262 MGDE8 0264 MGDEC 0265 MGDED 0266 MGDE9 0267 MGDEF 0268 MGDE 0361 MGDE 0267 MGDE 0268 MGDE 0361 MGDE 0362 MSW1 0366 MSW2 0367 MSW3 0368 NGCOMP 0369 NRZI 0374 NU 0273 MU1 0288 OFL 0432 OFLMTF 0436 OFLMTJ 0370 GLM1 2116 OLM13 2130 GLM18 2132 OLM16 2134 OLM21 2136 GLM30 2146 OLM33 2149 OLM358 2153 OLM36 2154 GLM37 2155 OLM38 2156 OLM39 2157 OLM40 2158 OLM5 2121 ONBUSF 0437 ONBUSJ 0371 ONL 0372 ONOFLN 0373 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMD 0439 PCD 0277 PCH10 1248 PCH13 1251 PCH13 1253 PCH17 1255 PCH2 1240 PCS 0298 PRGPRI 0378 PRIOR 0440 PRIFLI 0379 GS 0297 RALTIF 0441 RALTIJ 0380 RAMADO 0274 RAMBO 0276 RAMS 0292 RD1 1648 RD23 1662 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 RD46 1691 RD51 1698 RD55 1702 RD59 1708 RD60 1709	HEROUT	0355	HEWRD	0356	1	0000	IDENT	0357	INTRSP	0427
IROS 0864 JGRP9 0429 LDP 0359 LFA1 0957 LRCRCF 0430 LRCRCJ 0360 LND 0431 MC1 0536 MC11 0546 MC13 0548 MC6 0541 M0DE0 0251 M0DE1 0252 M0DE2 0253 M0DE3 0254 M0DE4 0255 M0DE5 0256 M0DE6 0258 M0DE7 0259 M0DER 0266 M0DE9 0261 M0DEA 0262 M0DE8 0264 M0DEC 0265 M0DED 0266 M0DEE 0267 M0DEF 0268 M0P1 0361 M0P2 0362 MSW1 0366 MSW2 0367 MSW3 0368 NOCOMP 0369 NRZI 0374 NU 0273 NU1 0288 DFL 0432 OFLMTF 0436 OFLMTJ 0370 QLM1 2116 OLM13 2130 QLM15 2132 QLM16 2134 QLM21 2136 QLM30 2146 DLM33 2149 QLM35A 2153 QLM16 2134 QLM21 2136 QLM30 2146 DLM33 2149 QLM35A 2153 QLM36 2154 QLM37 2155 QLM3R 2156 QLM39 2157 QLM40 2158 QLM5 2121 QNBUSF 0437 QNBUSJ 0371 QNL 0372 QNOFLN 0373 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMD 0439 PCD 0277 PCH10 1248 PCH13 1251 PCH13 1253 PCH17 1255 PCH2 1240 PCS 0298 PRGPRI 0378 PRIOR 0440 PRIFLI 0379 QS 0297 RALTIF 0441 RALTIJ 0380 RAMADD 0278 RAMBO 0276 RAMS 0292 RD1 1648 RD23 1662 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 RD446 1691 RD51 1698 RD55 1702 RD59 1708 RD60 1709	INXZFF		INXSUC	0358	IROI	0857	IRQ10	0871	IRQ12	
MC6 0541 MODEO 0251 MODE1 0252 MODE2 0253 MODE3 0254 MODE4 0255 MODE5 0256 MODE6 0258 MODE7 0259 MODER 0260 MODE9 0261 MODEA 0262 MODE8 0264 MODEC 0265 MODED 0266 MODEE 0267 MODEF 0268 MOP1 0361 MOP2 0362 MSW1 0366 MSW2 0367 MSW3 0368 NOCOMP 0369 NRZI 0374 NU 0273 MUL 0288 OFL 0438 OFLMTF 0436 OFLMTJ 0370 OLM1 2116 OLM13 2130 OLM15 2132 OLM16 2134 OLM21 2136 OLM30 2146 OLM33 2149 OLM35 2153 OLM36 2154 OLM37 2155 OLM3R 2156 OLM39 2157 OLM40 2158 OLM3 2121 ONBUSF 0437 ONBUSJ 0371 ONL 0372 ONOFLN 0373 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0439 PCD 0277 PCH10 1248 PCH13 1251 PCH15 1253 PCH2 1240 PCS 0298 PROPRI 0378 PRIOR 0440 PRIFLT 0379 QS 0297 RALTIF 0441 RALTIJ 0380 RAMADO 0274 RAMD 0276 RAMS 0292 RD1 1648 RD23 1662 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 RD446 1691 RD51 1698 RD55 1702 RD59 1708 RD60 1709		0864	JGRP9	0429		0359		0957	LRCRCF	0430
MODE									MC13	0548
MODE9							MODES	0253	MODE3	0254
MODEE 0267 MODEF 0268 MOP1 0361 MOP2 0362 MSW1 0366 MSW2 0367 MSW3 0368 NOCOMP 0369 NRZI 0374 NU 0273 NII										
MSW2	NO. 8									
NUL 0288			MODEF							
GLH13 2130 GLH15 2132 OLH16 2134 OLM21 2136 OLM30 2146 OLM33 2149 OLM35A 2153 OLM36 2154 OLM37 2155 OLM3R 2156 OLM39 2157 OLM40 2158 OLM5 2121 ONBUSF 0437 ONBUSJ 0371 ONL 0372 ONOFLN 0373 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0439 PCD 0277 PCH10 1248 PCH13 1251 PCH13 1253 PCH17 1255 PCH2 1240 PCS 0298 PRGPRT 0378 BR108 0440 PRTFLT 0379 QS 0297 RALTIF 0441 RALTIJ 0380 R027 1667 R032 1673 RD35 1678 R041 1684 R045 1689 R046 1691 R051 1698	the state of the same of the s									
DEM33 2149 DEM35A 2153 DEM36 2154 DEM37 2155 DEM3R 2156 OLM39 2157 OLM40 2158 OLM5 2121 ONBUSF 0437 ONBUSJ 0371 ONL 0372 ONOFLN 0373 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0439 PCD 0277 PCH10 1248 PCH13 1251 PCH18 1253 PGH17 1255 PCH2 1240 PCS 0298 PRGPRT 0378 PRTOR 0440 PRTFLT 0379 QS 0297 RALTIF 0441 RALTIJ 0380 RAMBDO 0274 RAMS 0292 RD1 1648 RD23 1662 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 RD46 1691 R051 1698 RD55 1702								THE PERSON NAMED IN COLUMN 2 IN COLUMN 2		
OLM39 2157 OLM40 2158 OLM5 2121 ONBUSF 0437 ONBUSJ 0371 ONL 0372 ONOFLN 0373 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMO 0439 PCD 0277 PCH10 1248 PCH13 1251 PCH15 1253 PCH17 1255 PCH2 1240 PCS 0298 PROPRT 0378 PRIOR 0440 PRIFLT 0379 QS 0297 RALTIF 0441 RALTIJ 0380 RAMBOO 0274 RAMD 0276 RAMS 0292 RD1 1648 RD23 1662 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 R046 1691 R051 1698 RD55 1702 RD59 1708 RD60 1709										
ONL 0372 ONOFLN 0373 PARERR 0376 PARFF 0438 PARJC 0377 PARLT 0375 PARMD 0439 PCD 0277 PCH10 1248 PCH13 1251 PCH18 1253 PGH17 1255 PCH2 1240 PCS 0298 PRGPRT 0378 PRTOR 0440 PRTFLT 0379 QS 0297 RALTIF 0441 RALTIJ 0380 RAMSDO 0274 RAMD 0276 RAMS 0292 RD1 1648 RD23 1662 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 R046 1691 R051 1698 RD55 1702 RD59 1708 RD60 1709										
PARLT 0375 PARMO 0439 PCD 0277 PCH10 1248 PCH13 1251 PCH18 1253 PCH17 1255 PCH2 1240 PCS 0298 PRGPRT 0378 PRTOR 0440 PRTFLT 0379 QS 0297 RALTIF 0441 RALTIJ 0380 RAMADO 0274 RAMD 0276 RAMS 0292 RD1 1648 RD23 1662 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 RD46 1691 RD51 1698 RD55 1702 RD59 1708 RD60 1709										
PCHIS 1253 PCHIT 1255 PCH2 1240 PCS 0298 PROPRI 0378 PRIOR 0440 PRIFLI 0379 QS 0297 RALTIF 0441 RALTIJ 0380 RAMADO 0274 RAMD 0276 RAMS 0292 RD1 1648 RD23 1662 R027 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 R046 1691 R051 1698 RD55 1702 RD59 1708 RD60 1709										
PRIOR 0840 PRIFLI 0379 QS 0297 RALTIF 0441 RALTIJ 0380 RAMADO 9274 RAMD 0276 RAMS 0292 RD1 1648 RD23 1662 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 RD46 1691 RD51 1698 RD55 1702 RD59 1708 RD60 1709										
RAMADO 9274 RAMD 0276 RAMS 0292 RD1 1648 RD23 1662 RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 RD46 [69] RD51 1698 RD55 1702 RD59 1708 RD60 1709								0441	RALTT	
RD27 1667 RD32 1673 RD35 1678 RD41 1684 RD45 1689 RD46 1691 RD51 1698 RD55 1702 RD59 1708 RD60 1709	the same of the sa									
R046 1691 R051 1698 RD55 1702 RD59 1708 RD60 1709										
RD63 1712 RD64A 1718 RD71 1723 RD73 1725 RD79 1727	PD63		RD64A		RD71	1723				
MASS 1735 RD91 1742 RD97 1753 RD99 1755 RDM 0381	Mnes.				AD97		R099			
#051 164 40510 1787 ROS11 1788 ROS16 1795 ROS18 1799		1764	40510	1787	RDSII	1788	RDS16	1795	RDS18	=1799==

RNSS 1775 RDS6 1776 RDS7A 1778 RDY 0382 REJ 0318 REV 0442 REW 0443 RJC1 0568 RMRNKS 0446 RMEXEC 0383 ROL1 1508 ROL4 1511 ROL7 1514 RP 0384 RPL1 0559 RPLY 0319 RORUS] 0444 RORUS2 0445 RSTRIN 3385 RSTRIT 0386. RWD1 1499 RWMOD 0447 RWS 0387 SBF1F 0320 SBF2F 0321 SELBFI 0449 SELBF2 0450 SELBRE 0451 SFR1 1550 SFR2 1551 SFF1 1525 SFF12 1538 SFF5 1526 SFF6 1527 SFF6B 1529 SFMKFF 0448 SFML/C 0388 SFTHEP 0322 SG01 1364 SLCTDF 0452 SLCTDJ 0389 SNS1 2047 SNS3 2049 SNS5 2054 SOP 0390 SPZF1 1569 SPM 0453 SPRFF 0454 SPRJC 0391 SRSTR 0323 STA1 1023 STA18 1043 STA19 1044 START1 0527 STB1 1080 STB101 1181 STB103 1183 STB105 1185 STB107 1188 STR109 1190 STB101 1181 STB103 1183 STB105 1185 STB107 1188 STB109 1190 STB11 179 STB113 1194 STB115 1196 STB117 1198 STB119 1200 STB121 1202 STB123 1204 STB126 1208 STB128 1215 STB29 1115 STB31 1117 STB33 1119 STB34 1121 STB26 1123 STB38 1125 STB12 1202 STB123 1204 STB126 1208 STB128 1215 STB29 1115 STB31 1175 STB33 1119 STB34 1121 STB26 1123 STB38 1125 STB12 1639 SWSTR 0324 TAD0 0455 TAD1 0456 TDS1 1056 TDS1 1269 SWSTR 0324 TAD0 0455 TAD1 0456 TDS1 1056 TDS1 1676 TDS2 1057 TFB1 1486 TFR3 1489 TFFR 0392 THR 0457 TRB1 0597 TRB10 0615 TRB11 0619 TRB12 0620 TRB4 0600 TRD0 1815 TRD1 1819 TRD11 1842 TRD3 1825 TRD3 1835 TRD8 1339 TRX7 0393 TST1 0889 TST10 0899 TST13 0902 TST16 0905 TST11 1976 TWT9 1986 UNS1 0719 UNS25 0744 UNS37 0747 UNS42 0753 UNS45 0756 UNS48 0759 UNS55 0744 UNS37 0747 UNS42 0753 UNS45 0756 UNS48 0759 UNS55 0746 UNS37 0749 UNS51 0762 UNTPRT 0394 URS 1 1588 WER13 1595 WER5 1589
REV 0442 REW 0443 RJC] 0568 RMBNKS 0446 RMEXEC 0393 ROLI 1508 ROL4 1511 ROL7 1514 RP 0384 RPL1 0559 RPLY 0319 RORUS] 0444 RORUS2 0445 RSTRLN 0385 RSTRLT 0386 RWD1 1499 RWMON 0447 RWS 0387 SBF1F 0320 SBF2F 0321 SF1BF1 0449 SELBF2 0450 SELBRE 0451 SFB1 1550 SFB2 1551 SFF1 1525 SFF12 1538 SFF5 1526 SFF6 1527 SFF6B 1529 SFMKFF 0448 SFMKJC 0388 SFF1FP 0322 SG01 1364 SLCTDF 0452 SLCTDJ 0389 SNS1 2047 SNS3 2049 SNS5 2054 SOP 0390 SPF1 1569 SPM 0453 SPRFF 0454 SPRJC 0391 3RSTR 0323 SFA1 1023 STA1B 1043 STA19 1044 START1 0527 STB1 1080 STB101 11B1 STB103 11B3 STB105 11B5 STB107 11B8 STR109 1190 STB121 1202 STB123 1204 STB126 1208 STB128 1215 STB29 1115 STB11 117 STB33 1119 STB126 1208 STB128 1215 STB29 1115 STB31 117 STB33 119 STB34 121 STB36 1123 STB3B 1125 STB31 117 STB33 119 STB34 121 STB36 1123 STB3B 1125 STB11 1269 SWSTR 0324 TAD0 0455 TAD1 0456 TDS1 1056 TDS2 1057 TFB1 1486 TFB3 1489 TFER 0392 THR 0457 TRB1 0597 TRB1 0615 TRB11 0619 TRB12 0620 TRB4 0600 TRD0 1815 TRD1 1819 TRD11 1842 TRD3 1821 TRD3 1822 TRD4 1828 TRD7 1833 TRD7A 1834 TRD7B 1835 TRD8 1329 TRB1 0717 UNS1 0717 UNS1 0717 UNS1 0717 UNS1 0717 UNS2 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0756 UNS48 0759 UNS50 0762 UNTRIT 0394 WFFMFT 0394 WFFMFT 0395 WFFM 0458 WI1 0629 WI12 0646 WI2 06459
REV 0442 REW 0443 RJC] 0568 RMBNKS 0446 RMEXEC 0393 ROLI 1508 ROL4 1511 ROL7 1514 RP 0384 RPL1 0559 RPLY 0319 RORUS] 0444 RORUS2 0445 RSTRLN 0385 RSTRLT 0386 RWD1 1499 RWMON 0447 RWS 0387 SBF1F 0320 SBF2F 0321 SF1BF1 0449 SELBF2 0450 SELBRE 0451 SFB1 1550 SFB2 1551 SFF1 1525 SFF12 1538 SFF5 1526 SFF6 1527 SFF6B 1529 SFMKFF 0448 SFMKJC 0388 SFF1FP 0322 SG01 1364 SLCTDF 0452 SLCTDJ 0389 SNS1 2047 SNS3 2049 SNS5 2054 SOP 0390 SPF1 1569 SPM 0453 SPRFF 0454 SPRJC 0391 3RSTR 0323 SFA1 1023 STA1B 1043 STA19 1044 START1 0527 STB1 1080 STB101 11B1 STB103 11B3 STB105 11B5 STB107 11B8 STR109 1190 STB121 1202 STB123 1204 STB126 1208 STB128 1215 STB29 1115 STB11 117 STB33 1119 STB126 1208 STB128 1215 STB29 1115 STB31 117 STB33 119 STB34 121 STB36 1123 STB3B 1125 STB31 117 STB33 119 STB34 121 STB36 1123 STB3B 1125 STB11 1269 SWSTR 0324 TAD0 0455 TAD1 0456 TDS1 1056 TDS2 1057 TFB1 1486 TFB3 1489 TFER 0392 THR 0457 TRB1 0597 TRB1 0615 TRB11 0619 TRB12 0620 TRB4 0600 TRD0 1815 TRD1 1819 TRD11 1842 TRD3 1821 TRD3 1822 TRD4 1828 TRD7 1833 TRD7A 1834 TRD7B 1835 TRD8 1329 TRB1 0717 UNS1 0717 UNS1 0717 UNS1 0717 UNS1 0717 UNS2 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS22 0753 UNS25 0756 UNS48 0759 UNS50 0762 UNTRIT 0394 WFFMFT 0394 WFFMFT 0395 WFFM 0458 WI1 0629 WI12 0646 WI2 06459
ROLI 1508 ROL4 1511 ROL7 1514 RP 0384 RPL1 0559 RPLY 0319 ROBUSI 0444 ROBUSZ 0445 RSTRLN 0385 RSTRLT 0386. RWD1 1499 RWMOD 0447 RWS 0387 SBFIF 0320 SBF2F 0321 SELBFI 0449 SELBFZ 0450 SELBRE 0451 SFB1 1550 SFB2 1551 SFFI 1525 SFF12 1538 SFF5 1526 SFF6 1527 SFF6B 1529 SFMKFF 0448 SFMKJC 0388 SFTHEP 0322 SG01 1364 SLCTDF 0452 SLCTDJ 0389 SNS1 2047 SNS3 2049 SNS5 2054 SOP 0390 SPFI 1569 SPM 0453 SPRFF 0454 SPRJC 0391 SRSTR 0323 STAT 1023 STATB 1043 STAT9 1044 START1 0527 STB1 1080 STB101 1181 STB103 1183 STB105 1185 STB107 1188 STR1D9 1190 STB111 1192 STB113 1194 STB115 1196 STB117 1198 STB119 1200 STB121 1202 STB123 1204 STB126 1208 STB12B 1215 STB2P 1115 STB31 1117 STB33 1119 STB34 1121 STB36 1123 STB38 1125 STB40 1127 STB49 1137 STB51 1139 STB62 1154 STB77 1158 STBB2 1163 STC1 1284 STC4 1288 STC6A 1291 STC9 1294 SID1 1269 SWSTR 0324 TAD0 0455 TAD1 0456 DS1 1056 TDS2 1057 TFB1 1486 TFB3 1489 TFFR 0392 THR 0457 TRB1 0597 TRB10 0615 TRB11 0619 TRB12 0620 TRB4 0600 TRD0 1815 TRD1 1819 TRD11 1842 TRD3 1821 TRD3 1822 TRD4 1828 TRD7 1833 TRD7A 1834 TFD7B 1835 TRDB 1839 TRK7 0393 TST1 0889 TST10 0899 TST13 0902 TST16 0905 TST19 0908 TST26 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS55 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS55 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS55 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS55 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS55 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS55 0793 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS55 0793 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS55 0793 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS55 0793 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS55 0793 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS55 0793 UNS30 0799 UNS55 0762 UNTPRI 0394 WCFMPT 0395 WCFS 0293 WFM 0458 W1 0629 WEI 0646 WL44 0633 WL6 06637 WL9 0641 WORD 0396 WP 0459
RPLY
RWD1
SELBF1 0449 SELBF2 0450 SELBRE 0451 SFB1 1550 SFB2 1551 SFF1 1525 SFF12 1538 SFF5 1526 SFF6 1527 SFF6B 1529 SFMKFF 0448 SFMKJC 03A8 SFTHEP 0322 SG01 1364 SLCTDF 0452 SLCTDJ 03A9 SNS1 2047 SNS3 2049 SNS5 2054 SOP 0390 SPF1 1569 SPM 0453 SPRFF 0454 SPRJC 0391 SRSTR 0323 STA1 1023 STA1B 1043 STA19 1044 STATT1 0527 STB1 1080 STB101 1181 STB103 1183 STB105 1185 STB107 1188 STB1D9 1190 STB111 1192 STB113 1194 STB115 1196 STB117 1198 STB119 1200 STB121 1202 STB123 1204 STB126 1208 STB128 1215 STB29 1115 STB31 1117 STB33 1119 STB34 1121 STB36 1123 STB38 1125 STB36 1127 STB33 1119 STB34 1121 STB36 1123 STB38 1125 STB36 1127 STB49 1137 STB51 1139 STB62 1154 STB77 1158 STB82 1163 STC1 1284 STC4 1288 STC6A 1291 STC9 1294 STD1 1269 SWSTR 0324 TADD 0455 TADI 0456 TDS1 1056 TDS2 1057 TFB1 1486 TFB3 1489 TFFR 0392 THR 0457 TRB1 0597 TRB10 0615 TRB11 0619 TRB12 0620 TRB4 0600 TRD0 1815 TRD1 1819 TRD11 1842 TRD3 1821 TRD3A 1822 TRD4 1825 TRD1 1819 TRD11 1842 TRD3 1821 TRD3A 1822 TRD4 1825 TRD7 1833 TRD7A 1834 TED7B 1835 THD8 1839 TRD7 0497 TST10 0499 TST115 04905 TST116 04905 TST116 04905 TST119 0490 TST115 04905 TST115 049
SFF1
SFMKFF
SLCTDJ 0389 SNS1 2047 SNS3 2049 SNS5 2054 SOP 0390 SPF1 1569 SPM 0453 SPRFE 0454 SPRJC 0391 SRSTR 0323 STA1 1023 STA1B 1043 STA19 1044 STATI1 0527 STA1 1080 STB101 11a1 STB103 11a3 STB105 1185 STB107 11a8 STR109 1190 STB111 1192 STB113 1194 STB115 1196 STB117 1198 STB119 1200 STB121 1202 STB123 1204 STB126 1208 STB128 1215 STB29 1115 STB31 1117 STB33 1119 STB34 1121 STB36 1123 STB38 1125 STB40 1327 STB49 1137 STB51 1139 STB62 1154 STB77 1158 STB32 1163 STC1 <t< td=""></t<>
SPF1 1569 SPM 0453 SPRFE 0454 SPRJC 0391 SRSTR 0323 STA1 1023 STA1B 1043 STA19 1044 STARTI 0527 STB1 1080 STB101 1181 STB103 1183 STB105 1185 STB107 1188 STR109 1190 STB111 1192 STB113 1194 STB115 1196 STB117 1198 STB119 1200 STB121 1202 STB123 1204 STB126 1208 STB128 1215 STB29 1115 STB31 1117 STB33 119 STB34 1121 STB36 1123 STB38 1125 STB40 1127 STB49 1137 STB51 1139 STB62 1154 STB77 1158 STB32 1163 STC1 1284 STC4 1288 STC6A 1291 STC9 1294 STD1 1269 SWSTR <t< td=""></t<>
\$TA1 1023 \$TA1B 1043 \$TA19 1044 \$TART1 0527 \$TB1 10B0 \$TB101 11B1 \$TB103 11B3 \$TB105 11B5 \$TB107 11BB \$TB109 1190 \$TB111 1192 \$TB113 1194 \$TB115 1196 \$TB117 1198 \$TB119 1200 \$TB121 1202 \$TB123 1204 \$TB126 1208 \$TB12B 1215 \$TB29 1115 \$TB31 1117 \$TB33 1119 \$TB34 1121 \$TB36 1123 \$TB3B 1125 \$TB31 1117 \$TB33 1119 \$TB34 1121 \$TB36 1123 \$TB3B 1125 \$TB3B 1127 \$TB49 1137 \$TB51 1139 \$TB62 1154 \$TB77 1158 \$TBB2 1163 \$TC1 1284 \$TC4 1288 \$TC6A 1291 \$TC9 1294 \$TD1 1269 \$W\$TR 0324 \$TAD0 0455 \$TAD1 0456 \$TD\$1 1056 \$TD\$2 1057 \$TB1 1486 \$TB3 1489 \$TFER 0392 \$THR 0457 \$TB1 0597 \$TB1 1486 \$TB3 1489 \$TFER 0392 \$THR 0457 \$TB1 0597 \$TB10 0615 \$TB11 0619 \$TB12 0620 \$TB4 0600 \$TB00 1815 \$TB01 1819 \$TB011 1842 \$TB03 1821 \$TB03A 1822 \$TB04 1825 \$TB07 1833 \$TB07A 1834 \$TB07B 1835 \$TB0B 1839 \$TR7 0393 \$T\$11 0889 \$T\$113 0902 \$T\$116 0905 \$T\$119 090B \$T\$124 091B \$T\$15 0899 \$T\$113 0902 \$T\$116 0905 \$T\$119 090B \$T\$125 0733 \$UN\$30 0739 \$UN\$35 0744 \$UN\$37 0747 \$UN\$42 0753 \$UN\$45 0756 \$UN\$48 0759 \$UN\$50 0762 \$UN\$1PRT 0394 \$VER1 1588 \$VER1 1595 \$VER5 1589 \$VE97A 1592 \$W\$0 0278 \$VEP1 1588 \$VER1 1595 \$VER5 1589 \$VE97A 1592 \$W\$0 0459
STB101 1181 STB103 1183 STR105 1185 STR107 1184 STR109 1190
STR111 1192 STR113 1194 STR115 1196 STR117 1198 STR119 1200 STR121 1202 STR123 1204 STR126 1208 STR128 1215 STR29 1115 STR31 1117 STR33 1119 STR34 1121 STR36 1123 STR38 1125 STR40 1127 STR49 1137 STR51 1139 STR62 1154 STR77 1158 STR82 1163 STC1 1284 STC4 1288 STC6A 1291 STC9 1294 STD1 1269 SWSTR 0324 TADD 0455 TAD1 0456 TDS1 1056 TDS2 1057 TFR1 1486 TFR3 1489 TFFR 0392 THR 0457 TRB1 0597 TRR10 0615 TRR11 0619 TRR12 0620 TRR4 0600 TRD0 1815 TRD1 1819 TRD11 1842 TRD3 1821 TRD3A 1822 TRD4
\$TB121 1202 \$TB123 1204 \$TB126 1208 \$TB128 1215 \$TB29 1115 \$TB31 1117 \$TB33 1119 \$TB34 1121 \$TB36 1123 \$TB38 1125 \$TB40 1127 \$TB49 1137 \$TB51 1139 \$TB62 1154 \$TB77 1158 \$TB82 1163 \$TC1 1284 \$TC4 1288 \$TC6A 1291 \$TC9 1294 \$TD1 1269 \$W\$TR 0324 \$TAD0 0455 \$TAD1 0456 \$TD\$1 1056 \$TD\$2 1057 \$TB1 1486 \$TB3 1489 \$TFER 0392 \$THR 0457 \$TB1 0597 \$TB1 0615 \$TB11 0619 \$TB12 0620 \$TR84 0600 \$TB00 1815 \$TB01 1819 \$TB011 1842 \$TB03 1821 \$TB03A 1822 \$TB04 1825 \$TB07 1833 \$TB07A 1834 \$TB07B 1835 \$TB08 1939 \$TR7 0393 \$T\$11 0889 \$T\$110 0899 \$T\$113 0902 \$T\$116 0905 \$T\$119 0908 \$T\$126 0914 \$T\$15 0899 \$T\$113 0902 \$T\$116 0905 \$T\$119 0908 \$T\$126 0914 \$T\$15 0893 \$T\$77 0895 \$TW10 1475 \$TW11 1976 \$TW79 1986 \$UN\$1 0711 \$UN\$11 0717 \$UN\$13 0719 \$UN\$21 0729 \$UN\$25 0733 \$UN\$30 0739 \$UN\$35 0744 \$UN\$37 0747 \$UN\$42 0753 \$UN\$45 0756 \$UN\$48 0759 \$UN\$50 0762 \$UN\$1PRT 0394 \$V\$P\$1 1588 \$V\$P\$1 1588 \$V\$P\$1 1589 \$V\$P\$5 1589 \$V\$P\$7A 1592 \$W\$0 0278 \$V\$P\$1 1588 \$V\$P\$1 1595 \$V\$P\$5 1589 \$V\$P\$7A 1592 \$W\$0 0459
STB31 1117 STB33 1119 STB34 1121 STB36 1123 STB38 1125 STB40 1127 STB49 1137 STB51 1139 STB62 1154 STB77 1158 STB82 1163 STC1 1284 STC4 1288 STC6A 1291 STC9 1294 STD1 1269 SWSTR 0324 TADO 0455 TAD1 0456 TDS1 1056 TDS2 1057 TFB1 1486 TFB3 1489 TFER 0392 THR 0457 TRB1 0597 TRB10 0615 TRB11 0619 TRB12 0620 TRR4 0600 TRD0 1815 TRD1 1819 TRD11 1842 TR03 1821 TRD3A 1822 TRD4 1825 YRD7 1833 TRD7A 1834 TRD7B 1835 TRD8 1835 TRD8 1839 TRX7 0393 TST1
STB31 1117 STB33 1119 STB34 1121 STB36 1123 STB38 1125 STB40 1127 STB49 1137 STB51 1139 STB62 1154 STB77 1158 STB82 1163 STC1 1284 STC4 1288 STC6A 1291 STC9 1294 STD1 1269 SWSTR 0324 TADO 0455 TAD1 0456 TDS1 1056 TDS2 1057 TFB1 1486 TFB3 1489 TFER 0392 THR 0457 TRB1 0597 TRB10 0615 TRB11 0619 TRB12 0620 TRR4 0600 TRD0 1815 TRD1 1819 TRD11 1842 TR03 1821 TRD3A 1822 TRD4 1825 YRD7 1833 TRD7A 1834 TRD7B 1835 TRD8 1835 TRD8 1839 TRX7 0393 TST1
ST340 1127 ST849 1137 ST851 1139 ST862 1154 ST877 1158 ST882 1163 STC1 1284 STC4 1288 STC6A 1291 STC9 1294 STD1 1269 SWSTR 0324 TADO 0455 TAD1 0456 TDS1 1056 TDS2 1057 TFR1 1486 TFR3 1489 TFFR 0392 THR 0457 TRR1 0597 TRR10 0615 TRR11 0619 TRR12 0620 TRR4 0600 TR00 1815 TRD1 1819 TRD11 1842 TRD3 1821 TRD3A 1822 TR04 1828 TRD7 1833 TRD7A 1634 TFD7B 1835 THD8 1839 TR74 0393 TST1 0889 TST13 0902 TST16 0905 TST19 0908 TST24 0893 TST7 0895 TW10<
STRB2 1163 STC1 1284 STC4 1288 STC6A 1291 STC9 1294 STD1 1269 SWSTR 0324 TADO 0455 TAD1 0456 TDS1 1056 TDS2 1057 TFB1 1486 TFB3 1489 TFFR 0392 THR 0457 TRB1 0597 TRB10 0615 TRB11 0619 TRB12 0620 TRB4 0600 TRD0 1815 TRD1 1819 TRD11 1842 TRD3 1821 TRD3A 1822 TRD4 1828 TRD7 1833 TRD7A 1834 TFD7B 1835 TRD8 1839 TRC7 0393 TST1 0889 TST10 0899 TST13 0902 TST16 0905 TST19 090R TS124 0914 TS15 0893 TST7 0895 TW10 1975 TWT1 1976 TWT9 1986 UNS1
STD 1269 SWSTR 0324 TADD 0455 TAD1 0456 TDS1 1056 TDS2 1057 TFB1 1486 TFB3 1489 TFER 0392 THR 0457 TRB1 0597 TRB10 0615 TRB11 0619 TRB12 0620 TRB4 0600 TRD0 1815 TRD1 1819 TRD11 1842 TRD3 1821 TRD3A 1822 TRD4 1828 TRD7 1833 TRD7A 1834 TRD7B 1835 TRD8 1839 TRX7 0393 TST1 0889 TST10 0899 TST13 0902 TST16 0905 TST19 090B TS124 0914 TST5 0893 TST7 0895 TWTO 1975 TWT1 1976 TWT9 1986 UNS1 0711 UNS11 0717 UNS13 0719 UNS21 0729 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS45 0756 UNS48 0759 UNS50 0762 UNTPRT 0394 URS42 0753 UNS45 0756 UNS48 0759 UNS50 0762 UNTPRT 0394 URS42 0753 WES 0293 WEB 0458 WL1 0629 WE12 0644 WL4 0633 WL6 0637 WL9 0661 WORD 0396 WP 0459
TDS2 1057 TFB1 1486 TFB3 1489 TFER 0392 THR 0457 TRB1 0597 TRB10 0615 TRB11 0619 TRB12 0620 TRB4 0600 TRD0 1815 TRD1 1819 TRD11 1842 TRD3 1821 TRD3A 1822 TRD4 1828 TRD7 1833 TRD7A 1834 TRD7B 1835 TRD8 1839 TRX7 0393 TST1 0889 TST10 0899 TST13 0902 TST16 0905 TST19 090B TST2A 0914 TST5 0893 TST7 0B95 TWT0 1975 TWT1 1976 TWT9 1986 UNS1 0711 UNS11 0717 UNS13 0719 UNS21 0729 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS45 0756 UNS48 0759 UNS50 0762 UNTPRT 0394 VRB1 1588 VRB0 1595 VRB5 1589 VRB7A 1592 WCD 0278 WCFMPT 0395 WCB 0293 WFM 0458 WL1 0629 WL12 0644 WL4 0633 WL6 0637 WL9 06641 WORD 0396 WP 0459
TRB1
TRDO 1815 TRD1 1819 TRD11 1842 TRD3 1821 TRD3A 1822 TRD4 1825 TRD7 1833 TRD7A 1834 TRD7B 1835 TRD8 1839 TRK7 0393 T5T1 0889 T5T10 0899 T5T13 0902 T5T16 0905 T5T19 0908 T5T2A 0914 T5T5 0893 T5T7 0895 TWT0 1975 TWT1 1976 TWT9 1986 UNS1 0711 UNS11 0717 UNS13 0719 UNS21 0729 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS45 0756 UNS48 0759 UNS50 0762 UNTPRT 0394 VKP1 1588 VFR16 1595 VKR5 1589 VK97A 1592 WKD 0278 WCFMPT 0395 WC8 0293 WFM 0458 WL1 0629 WK12 0644 WL4 0633 WL6 0637 WL9 0641 WORD 0396 WP 0459
TRD4 1825 TRD7 1833 TRD7A 1834 TRD7B 1835 TRD8 1839 TRK7 0393 IST1 0889 TST10 0899 TST13 0902 TST16 0905 TST19 0908 TST26 0914 TST5 0893 TST7 0895 TWT0 1975 TWT1 1976 TWT9 1986 UNS1 0711 UNS11 0717 UNS13 0719 UNS21 0729 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS45 0756 UNS48 0759 UNS50 0762 UNTPRT 0394 VKP1 1588 VKR10 1595 VKR5 1589 VK97A 1592 WKD 0278 WKFMPT 0295 WK8 0293 WFM 0458 WL1 0629 WK12 0644 WK4 0633 WK6 0637 WK9 06641 WORD 0396 WP 0459
TRK7 0393 TST1 0889 TST10 0899 TST13 0902 TST16 0905 TST19 0908 TST24 0914 TST5 0893 TST7 0895 TWT0 1975 TWT1 1976 TWT9 1986 UNS1 0711 UNS11 0717 UNS13 0719 UNS21 0729 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS45 0756 UNS48 0759 UNS50 0762 UNTPRT 0394 VFR1 1588 VFR10 1595 VFR5 1589 VFR7A 1592 WCD 0278 WCFMPT 0395 WCB 0293 WFM 0458 WL1 0629 WL12 0644 WL4 0633 WL6 0637 WL9 0641 WORD 0396 WP 0459
TST19 090R TST24 0914 TST5 0893 TST7 0895 TW10 1975 TWT1 1976 TWT9 1986 UNS1 0711 UNS11 0717 UNS13 0719 UNS21 0729 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS45 0756 UNS48 0759 UNS50 0762 UNTPRT 0394 VFP1 1588 VFR10 1595 VFR5 1589 VFR7A 1592 WCD 0278 WCFMPT 0395 WCB 0293 WFM 0458 WL1 0629 WL12 0644 WL4 0633 WL6 0637 WL9 0641 WORD 0396 WP 0459
TWII 1976 TWT9 1986 UNS1 0711 UNS11 0717 UNS13 0719 UNS21 0729 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS45 0756 UNS48 0759 UNS50 0762 UNTPRT 0394 VFRI 1588 VFRID 1595 VFR5 1589 VFR7A 1592 WCD 0278 WCFMPT 0395 WCB 0293 WFM 0458 WL1 0629 WL12 0644 WL4 0633 WL6 0637 WL9 0641 WORD 0396 WP 0459
UNS21 0729 UNS25 0733 UNS30 0739 UNS35 0744 UNS37 0747 UNS42 0753 UNS45 0756 UNS48 0759 UNS50 0762 UNTPRT 0394 VFRI 1588 VFRI 1595 VFRS 1589 VFRA 1592 WCD 0278 WCFMPT 0395 WCB 0293 WFM 0458 WL1 0629 WL12 0644 WL4 0633 WL6 0637 WL9 0641 WORD 0396 WP 0459
UNS42 0753 UNS45 0756 UNS48 0759 UNS50 0762 UNTERT 0394 VERT 1588 VERTS 1595 VERS 1589 VERTA 1592 WCD 0278 WCFMPT 0395 WCB 0293 WFM 0458 WL1 0629 WL12 0644 WL4 0633 WL6 0637 WL9 0641 WORD 0396 WP 0459
VERN 1588 VERNO 1595 VERS 1589 VERTA 1592 WCD 0278 WCEMPT 0295 WCB 0293 WFM 0458 WL1 0629 WL12 0644 WL4 0633 WL6 0637 WL9 0641 WORD 0396 WP 0459
WCKMPT 0295 WCS 0293 WFM 0458 WL1 0629 WL12 0644 WL4 0633 WL6 .0637 WL9 0641 WORD 0396 WP 0459
MLA0633_ ML60637_ NL90641_ WORD0396_ NP0459_
WSR1 1853 WSR12 1864 WSR12A 1865 WSR14 1867 WSR22 1874
WSR26 1877 WSR5A 1858 WSR9 1861 WSTRLN 0398 WSTRLT 0399
W1 1898 W1168 1917 W117 1918 W122 1919 W124 1926
#1284 1935 W145 1949 W151 1953 W152 1957 W158 1965
- 15
Notice to the second se
#####################################
[2]
>

COMMENT SHEET

MANUAL T	TITLE CDC [®] FA464, FA465 Magnet	ic Tape Transport Controller	
Hardware Reference/Maintenance Manual			
PUBLICAT	ion no. 60476010	REVISION F	
FROM	NAME:		
	BUSINESS ADDRESS:		
COMMENTS: This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number.			
	Please reply	☐ No reply necessary	

CUT ALONG LINE

STAPLE

STAPLE

FOLD

FOLD



BUSINESS REPLY MAIL

FIRST CLASS

PERMIT NO. 8241

MINNEAPOLIS, MINN.

POSTAGE WILL BE PAID BY

CONTROL DATA CORPORATION

PUBLICATIONS AND GRAPHICS DIVISION 4455 EASTGATE MALL SAN DIEGO, CALIFORNIA 92121 NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES



FOLD

FOLD

CUT ALONG LINE

