

CDC® SYNCHRONOUS COMMUNICATIONS LINE ADAPTER

DU138-A

DU139-A

DU140-A

REVISION RECORD								
REVISION	DESCRIPTION							
01	Preliminary Edition (32069-120-348)							
(3/75)								
Α	Initial Release							
(7/75)								
В	Complete revision. This issue supersedes all previous editions.							
(3/77)								
C	Manual revised to improve format and conform to CDC publication standards.							
(9/77)	Equipment parts and wire lists are added. Publication change only. This edition							
	obsoletes all previous editions.							
D	Revised to incorporate ECOs 8063, 8181 and 8210.							
(7/78)								

Revision letters I, O, Q and X are not used.

© 1975, 1977, 1978 by Control Data Corporation Printed in the United States of America Address comments concerning this manual to:

Control Data Corporation Publications & Graphics Division 3519 West Warner Avenue Santa Ana, California 92704

or use Comment Sheet in the back of this manual.

Publication No.

74700700

MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

This manual reflects the equipment configurations listed below.

EXPLANATION: Locate the equipment type and series number, as shown on the equipment FCO log, in the list below. Immediately to the right of the series number is an FCO number. If that number and all of the numbers underneath it match all of the numbers on the equipment FCO log, then this manual accurately reflects the equipment.

EQUIPMENT TYPE	SERIES	WITH FCOs	COMMENTS
DU 138-A DU 139-A DU 140-A	01 01 01		

LIST OF EFFECTIVE PAGES

New features, as well as changes, deletions, and additions to information in this manual, are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.

REV	PAGE	REV	PAGE	REV	PAGE	REV	PAGE	REV
C								
					- D C C C C D C C D C C D C C D C C D C C D C C D C C D C C D C C D C C D C C D C C D C C D C C D C C D C C D C C D C C D C C C D C C C D C D C C D C D C C D C D C C D C			

PREFACE

This manual contains operation, maintenance, installation, and checkout as well as relevant programming considerations for the CDC® Synchronous Communications Line Adapter (SCLA). The manual contains SCLA programming and operating considerations as well as data on installation, checkout, and maintenance, including parts list and cabling information.

The manual is intended for use by Customer Service Engineers and presumes minimal knowledge of the 2550 Series network processor unit (formerly called host commu-

nications processor) within which the SCLAs are employed. Preventive maintenance and fault isolation procedures to the SCLA card level are given. Card repair is also described although system malfunctions are corrected by SCLA card replacement and card repair on-site should be limited to emergency conditions only.

The related publications listed below are available through the CDC Literature Distribution Services, Minneapolis, Minnesota.

Publication	<u>Publication Number</u>
2550 Series Host Communications Processor, Site Preparation Manual	74641200
2550 Series Host Communications Processor, Hardware Installation Manual	74700800
2551-1, 2551-2, 2552-2 Network Processor Unit, Hardware Maintenance Manual	60472000
2551-1, 2551-2, 2552-2 Network Processor Unit, Hardware Reference Manual	50472800

CONTENTS

1. GENERAL DESCRIPTION	1-1	4. THEORY OF OPERATION	4-1
Introduction	1-1	Introduction	4-1
Physical Description	1-1	Output Section	4-1
SCLA Characteristics	1-1	Bus Buffers	4-1
System Applications	1-4	Select Output	4-1
Features	1-5	Format Decode	4-1
Half- and Full-Duplex Operation	1-5	Command Counter	4-1
Code Lengths	1-6	Command Registers	4-1
Character Synchronization	1-6	Synchronous Transmitter	4-2
Character Parity Generation/Detection	1-6	Output Data Demand	4-3
Automatic Answering	1-6	Output Data	4-3
Signaling Rate Timing Source	1-6	Output Loop Error	4-3
Data Transfer Overrun and Underrun	1-6	Input Section	4-3
			4-3
Internal Loopback Test	1-6	Synchronous Receiver	
Modem Interface	1-6	Character Assembly	4-5
Functional Description	1-6	Input Control Logic	4-6
Operational Concept	1-6	Input Multiplexer	4-8
Input Section	1-7	Input Loop Error	4-9
Input Loop Error	1-7	ODD, DAV and Statuses Reset	4-10
Data Transfer Overrun	1-7	Modem Interface	4-11
Parity Error Status	1-7	DU138-A Interfaces	4-11
Output Section	1-7	Signal Logic	4-11
Data Transfer Underrun	1-10	Modem Clock Strapping	4-12
Output Loop Error	1-10	DU139-A Interfaces	4-12
Modem Interface Section	1-10	DU140-A Interfaces	4-13
2. OPERATION	2-1	5. DIAGRAMS	5-1
Controls and Indicators	2-1	Synchronous CLA (DU138-A) Logic Diagram,	
Operating Procedures	2-1	74873383	5-2
Programming Considerations	2-1	Synchronous CLA (DU139-A) Logic Diagram,	
Multiplexing Subsystem	2-1	74873613	5-12
Line Frame Formats	2-2	Synchronous CLA (DU140-A) Logic Diagram,	
Cell and Word Formats	2-2	74873631	5-22
Address Cell	2-3	11010001	•
Data Cell	2-3		
Supervision Cell	2-3	6. MAINTENANCE	6-1
		U. WAINTENANCE	0-1
Programming Notes	2-7	The sould have a selection of	C 1
SCLA Initialization	2-7	Troubleshooting	6-1
Communications Line Connections	2-7	Test Equipment	6-1
Input Operation	2-7	On-Line Diagnostics	6-1
Output Operation	2-8	Off-Line Diagnostics	6-1
Internal Loopback Test Operation	2-8	Pin Connections and Signals	6-1
		Card Replacement	6-1
		Card Repair	6-1
3. INSTALLATION AND CHECKOUT	3-1	Removal of Integrated Circuits Installation of Integrated Circuits	6-4 6-4
Introduction	9.1		6-4
Introduction	3-1	Cutting Copper Foil Conductors	
Uncrating	3-1	Adding Discrete Wires	6-5
Identification	3-1	Replacement of Connector Pins	6-5
Circuit Card Types	3-1	Maintenance Checks	6-5
Cable Types	3-1	Preventive Maintenance	6-5
Installation	3-2		
Card Locations	3-2		
Card Location Priorities	3-2		
Card Installation	3-3		
Cable Installation	3-4		
Initial Checkout	3-4		
Crating and Shipping	3-4	•	

74700700 D ix

7. I	PARTS DATA	7-1	8. WI	RE LISTS	8-1
	2 Modem Synchronous CLA (DU138-A)	7-2		to-203A Data Set Cable Assembly Wire	0.0
Coaxi	euit Card Assy, 74873381 ial Synchronous CLA (DU139-A) Circuit	7-Z		74658600 co-201/208B Data Set Cable Assembly Wire	8-2
Car	rd Assy, 74873612	7-6	List,	74658800	8-3
	rential Synchronous CLA (DU140-A) Circuit rd Assy, 74873630	7-10		to-208A Data Set Cable Assembly Wire 74659000	8-4
SCLA	A-to-203A Data Set Cable Assy, 74658500	7-13		to-Terminal Cable Assembly Wire List	0 4
	1-to-201, 208B Data Sets Cable Assy, 74658700	7-17	74659		8-5
	a-to-208A Data Set Cable Assy, 74658900 a-to-Terminal Cable Assy, 74659100	7-21 7-25		ential SCLA-to-Modem Cable Assembly List, 74666600	8-6
Diffe	rential SCLA-to-Modem Cable Assy, 74666500	7-30	Coaxia	SCLA-to-Modem Cable Assembly Wire	
Coaxi	ial SCLA-to-Modem Cable Assy, 74666700	7-33	List,	74666800	8-7
		APPEN	NDIXES		
A	Glossary	A-1	В	Hexadecimal/Decimal Conversion	B-1
	•				
		EICI	IDEC		
		FIG	URES		
1-1 1-2	SCLA Circuit Card SCLA Card Placement	1-2 1-3	3-3 4-1	Loop Multiplexer Interconnection Priorities	3-4
1-3	CLA and LM Card Cage Location	1-3	. 4-1	LM-to-SCLA Output Interface Timing Diagram	4-2
	in System Cabinet	1-4	4-2	Synchronous Transmitter Block Diagram	4-3
1-4 1-5	Typical CLA Application Synchronous Communications Line	1-5	4-3 4-4	Synchronous Transmitter Timing Diagram Synchronous Receiver Block Diagram	4-4 4-5
	Adapter, Block Diagram	1-8	4-5	Synchronous Receiver Timing Diagram	4-6
1-6 1-7	Input Function Flow Diagram Output Function Flow Diagram	1-9 1-10	4-6	Input Control Timing Diagram - ODD, Data and Supervision	4-7
2-1	Controls and Indicators	2-1	4-7	Input Control Timing Diagram - ODD Only	4-8
2-2	Loop Cell Framing Structure	2-2	4-8	Input Control Timing Diagram - Data Only	4-9
2-3 2-4	Input Loop Cell, Line Frame Format Output Loop Cell, Line Frame Format	2-2 2-2	4-9	Input Control Timing Diagram - Supervision Only	4-10
2-5	Typical Output Procedure	2-9	4-10	Input Control States Diagram	4-11
3-1	Typical SCLA Cable Connectors	3-2	4-11	Modem Interface Timing Diagram	4-12
3-2	Component Location, Double-Bay Cabinet Configuration	3-3			
	odomet com garation	0 0			
		TA	BLES		
			-		
1-1	Physical Characteristics	1-1	4-1	Strapping Clock Rates	4-12
1-2	Nonoperating Environmental Requirements	1-3	6-1	Loop Multiplexer-to-SCLA Interface	
1-3 2-1	Operating Environmental Requirements Switches and Indicators	1-3 2-2	6.0	Signals	6-2
$\frac{2-1}{2-2}$	Cell Frame Formats	2-2 2-3	6-2	SCLA DU138-A With Cable XA130-A Signals and Pin Connections	6-3
2-3	Address Cell Format	2-3	6-3	SCLA DU138-A With Cable XA129-A	
2-4 2-5	Data Cell Format Status Word 1 Format	2-4 2-4	6-4	Signals and Pin Connections SCLA DU138-A With Cable XA132-A	6-4
2-6	Status Word 1 Format Status Word 2 Format	2-4 2-5	0-4	Signals and Pin Connections	6-4
2-7	Command Word 1 Format	2-5	6-5	SCLA DU139-A With Cable XA136-A	
2-8 2-9	Command Word 2 Format Character Length and Parity Status Code	2-6 2-6	6-6	Signals and Pin Connections SCLA DU140-A With Cable XA137-A	6-5
2-10	Command Word 3 Format	2-0 2-7	0 0	Signals and Pin Connections	6-5
3-1	SCLA Cables	3-1		-	

74700700 D

INTRODUCTION

This section describes the physical and functional characteristics of the synchronous communications line adapter (SCLA).

The SCLA is a synchronous data conversion and control device which provides for the connection of synchronous communications facilities to a network processor unit (NPU). The SCLA consists of three functional sections: input, output, and modem interface. The input section receives serial data from the communications line and converts it to parallel format for input to the communications processor. The input section also monitors the data transfer process and communications facility (via the modem interface section) and reports status to the communications processor.

The output section converts parallel data output from the communications processor to serial form for transmission to the communications line. The output section also accepts commands from the communications processor, which are used to control the data transfer process and communications facility. The modem interface section contains circuits that convert the electrical interface signals required by the communications facility (Data Set or modem) to levels compatible with the internal SCLA logic.

Three models of the SCLA are described in this manual: the DU138-A, DU139-A and DU140-A. They differ basically in the type of communications facility interface provided.

DU138-A SCLA - contains interface circuits compatible with EIA Standard RS232C or CCITT Recommendation V.24. It operates with voice-grade channel modems compatible with AT&T 201, 203, 208, and 209 Data Sets at speeds up to 20,000 bits per second (bps).

DU139-A SCLA - provides a current switching mode interface compatible with AT&T 301B and 303 Data Sets (wideband) at speeds up to 50,000 bps.

DU140-A SCLA - contains interface circuits compatible with CCITT Recommendation V.35 at speeds up to 56,000 bps. It can be used to interface with the AT&T Digital Data System for 56,000 bps service.

The descriptions and procedures in this manual apply to all three models of the SCLA except where the differences are specifically delineated.

PHYSICAL DESCRIPTION

An SCLA card consists of integrated circuits and components mounted on a printed wiring assembly (circuit card), as shown in figure 1-1. Two complete, identical SCLA circuits are contained on a card. The rear edge of the card contains two 102-contact tab connectors, extending the full length of the card. When the card is inserted in its card cage, these

tab connectors engage the cage backpanel to provide signal paths between the SCLA and its interfacing element in the multiplexing subsystem, the loop multiplexer.

The card is reinforced and protected with a metal frame which is riveted to the card. The front surface (card handle) provides an accessible mounting surface for switches, indicators, and cable connectors. The card handle when installed forms a cover to assure that cooling air is contained within the card cage. Two plastic ejectors on the handle facilitate removal of the card.

Two pairs of hexadecimal switches permit address selection of each SCLA and four signal indicators show when signals are passing through the SCLA. Two 25-pin connectors on the card handle provide the connection for SCLA-to-terminal/modem signal cables. Two toggle switches permit enabling/disabling of each SCLA (SCLA1 and SCLA2) on a card.

All SCLA cards are installed in a CLA and loop multiplexer card cage assembly which also contains either one or two loop multiplexer circuit cards, as shown in figure 1-2. The card cage assembly provides 16 positions (card slots) for communications line adapters; an SCLA may reside in any position. A loop multiplexer can connect a maximum of 32 communications lines.

Figure 1-3 shows the location of the card cage in an NPU system cabinet.

SCLA CHARACTERISTICS

A summary of the physical specifications for the SCLA are given in table 1-1. Nonoperating environmental requirements for the SCLA are given in table 1-2, and operating environmental requirements are listed in table 1-3.

TABLE 1-1. PHYSICAL CHARACTERISTICS

Value
14.6 inches (371 mm)
11 inches (279 mm)
0.9 inches (23 mm)
0.063 inches (1.6 mm)
1.6 pounds (0.73 kg)
13.6 watts
$+5.0 \pm 0.25$ volts dc, 2.00 amp
$+12.0 \pm 0.50$ volts dc, 0.15 amp
-12.0 ± 0.50 volts dc, 0.15 amp




Figure 1-1. SCLA Circuit Card




Figure 1-2. SCLA Card Placement

TABLE 1-2. NONOPERATING ENVIRONMENTAL REQUIREMENTS

Parameter	Requirement
Altitude	1000 feet (305m) below sea level to 15,000 feet (4575 m) above sea level
Temperature	-30°F to +150°F (-37°C to +66°C)
Thermal Shock	+80°F to -30°F (+27°C to -37°C)
	+80°F to +150°F (+27°C to +66°C) (rate of change not to exceed 20°F [12°C] per hour)
Humidity	5% to 95% (no condensation)
Shock	18 impacts of 5g ±10% for a duration of 11 ±1 ms, with maximum g occurring at 5.5 ms. Three impacts in each direction along three major axes
Vibration	Peak displacement ±0.005 inch at 5 to 60 Hz; acceleration of 2g at 60 to 500 Hz; as packed for shipment

TABLE 1-3. OPERATING ENVIRONMENTAL REQUIREMENTS

Parameter	Requirement
Altitude	1000 feet (305m) below sea level to 6000 feet (1830 m) above sea level
Temperature	Recommended: +72°F (+22°C) (ambient temperature for 2550 system)
Humidity	Continuous operation at 90% relative humidity and 104°F (40°C). No operational condensation requirements. Excursion rate: not to exceed 10% per hour
Particulate Contamination	Range 3
Caustic Chemical Environment	Not allowed




Figure 1-3. CLA and LM Card Cage Location in System Cabinet

SYSTEM APPLICATIONS

A sample system application is shown in figure 1-4, which is for illustrative purposes only; it does not necessarily represent an actual configuration.

The loop multiplexer, multiplex loop, multiplex loop interface adapter, and one or more CLAs make up the multiplexing subsystem. The multiplexing subsystem hardware elements function as follows:

 Communications line adapters (CLAs) provide data conversion and control between the loop multiplexer and communications lines that are connected to the customer-supplied terminals or modems.

- The loop multiplexer provides a multiplexed path between a group of CLAs and the multiplex loop.
- The multiplex loop interconnects several loop multiplexers and the processor.
- The multiplex loop interface adapter (MLIA) provides the hardware interface between the multiplex loop and the communications processor.




Figure 1-4. Typical CLA Application

Figure 1-4 also illustrates the use of a communications line expansion (CLE) unit. When more than 16 CLA cards are required or the number of communications lines exceeds 32, a CLE may be used. A second CLE is used for expansion beyond 32 cards or 64 lines, and a third CLE for expansion to 64 and 128 lines, respectively. Note that figure 1-4 also indicates use of an asynchronous CLA which is not treated in this manual.

Each CLE consists of a loop multiplexer and required power and cooling assemblies.

FEATURES

HALF- AND FULL-DUPLEX OPERATION

The SCLA can be operated in either the half- or full-duplex mode. A request-to-send function is under program control. For half-duplex operation, it can be turned on or off independent of other SCLA commands to switch the modem between transmit and receive modes. Also, the input section can be disabled while in transmit mode to avoid receiving back what is being sent. For full-duplex operation, request-to-send (program-controlled) is generally left on and the input section continuously enabled.

CODE LENGTHS

The SCLA can receive or transmit 5-, 6-, 7-, or 8-bit characters. A parity bit may also be added. The character length is selected by program command.

CHARACTER SYNCHRONIZATION

At the beginning of each incoming transmission, the SCLA acquires character synchronization by scanning the serial data stream for a bit pattern equal to the synchronization code (character). The synchronization character is specified by program command.

CHARACTER PARITY GENERATION/DETECTION

As a software option, the SCLA can be commanded to check input for and generate output with odd or even or without character parity. When a character is received with incorrect parity, parity error status is sent to the processor coincident with the character.

AUTOMATIC ANSWERING

The SCLA may be used with modems capable of automatic answering. Upon receipt of a call, the local modem sends a ring indicator signal to the SCLA, which in turn reports ring indicator status to the processor. If the software previously activated the data terminal ready (DTR) signal, the modem answers the call after one ring. If DTR is not on, the modem does not answer the call until the software issues a command to turn on DTR. Thus, the software may precondition DTR on and calls are answered when received, or DTR can be left off and the software decides, upon receipt of ring indicator status, whether to answer the call or not.

SIGNALING RATE TIMING SOURCE

Normally, the local modem provides the timing source (clock signals) for SCLA serial data transfer. For modems requiring an external clock source, or for local terminals connected directly to the SCLA without modems, three different clock rates are available at the card handle (modem) connector. These rates are 2.4, 4.8, and 9.6 kHz.

DATA TRANSFER OVERRUN AND UNDERRUN

The SCLA generates data transfer overrun status signal if it assembles a new character before a previously assembled character has been transferred to the processor. Because the SCLA is of the synchronous type, contiguous characters must be available during transmission in order to maintain character synchronization. If contiguous characters are not available (an underrun condition), the transmit data line is set to a marking condition and next character not available (NCNA) status signal informs the processor of this condition.

INTERNAL LOOPBACK TEST

On-line maintenance and checkout of the SCLA can be performed by use of an internal loopback test feature. When the SCLA receives a loop internal test (LIT) command from the processor, data from the output section is routed directly to the input section rather than to the modem. Also, modem control signal lines (e.g., request to send) are routed back to appropriate modem status lines (e.g., clear to send). The internal loopback test mode allows testing of all

SCLA sections except the level conversion circuits in the modem interface section.

MODEM INTERFACE

Three different types of modem interfaces are provided by the three models of the SCLA. In addition to the normal data and clock signals, a number of modem control signals are accommodated. These control signals vary among the three SCLA models.

The DU138-A SCLA is designed for compatibility with EIA Standard RS232C or CCITT Recommendation V.24 signals and provides the following signal interfaces:

Request to send
Clear to send
Data set ready
Receive line signal detector
New sync
Quality monitor
Data terminal ready
Signal quality detector
Ring indicator
External transmit clock

The DU139-A SCLA provides a current switching mode capability compatible with AT&T 301B and 303 Data Sets. The interface signals with these Data Sets are:

Request to send Local test Clear to send Data carrier detector Data terminal ready Ring indicator Data set ready External transmit clock

The DU140A SCLA is compatible with CCITT V.35 signals and interfaces the following signals:

Request to send
Ready for sending (Clear to send)
Data set ready
Data channel receive line signal detector
Local test (CCITT V.28)
External transmit clock (non-CCITT V.35)
Ring indicator (CCITT V.28)
Data terminal ready (CCITT V.28)

FUNCTIONAL DESCRIPTION

OPERATIONAL CONCEPT

The SCLA is a functional element of a demand-driven loop multiplexing subsystem. Figure 1-4 shows the interrelationship of the other functional elements of the subsystem.

The multiplex loop gathers input data and status from, and distributes output data and control to, many communications line adapters (CLAs). CLAs gain access to the multiplex loop through a loop multiplexer (LM). The loop multiplexer allows a group of CLAs to access the multiplex loop through a single attachment point. The LM is essentially a passive device.

Both ends of the multiplex loop terminate at the multiplex loop interface adapter (MLIA), a control unit attached to the processor's input/output and direct memory access channels. The MLIA controls the operation of the multiplex loop and

transfers data and supervision between the loop and the processor. For more detailed information on the operation of the multiplexing subsystem, refer to the NPU hardware reference manual.

The SCLA assembles data characters in its input section and disassembles them in its output section. On input, it converts serial data to parallel data, assembling the serial data at the signaling rate of the communications facility and transferring the data to the LM. On output, the SCLA functions as a parallel to serial converter, receiving the data characters from the LM and outputting them serially at the signaling rate of the communications facility. The data paths of the SCLA are shown in figure 1-5.

INPUT SECTION

The input section of the SCLA receives serial data and monitors control signals from the modem, then passes this information on to the processor via the LM. Figure 1-6 is a diagram of the input functions. The SCLA informs the LM that it requires data (output data demand), has data, or has status via the input available (IAV) signal. This signal is not activated unless the SCLA is commanded to receive or transmit data or report status. The SCLA is selected by the input select signal (SELI) from the LM. This enables the SCLA to load 11 bits of information (loop cell) on the input bus with each input-strobe signal. The first three bits are defined as cell format codes and determine whether the remaining eight bits of information are address, data, or supervision. The first byte of information is always the SCLA address, which must be identical to the settings of the address switches on the SCLA card handle.

If the SCLA has data ready for the LM, the data is reported as the next byte of information after the address. Once data transmission starts, character assembly continues, one in each character time, until the SCLA is commanded to stop assembling characters.

If the SCLA also has status information to report, the next two bytes of information will be status cells. During the last cell the input end (IEN) signal to the LM is activated, thereby directing the LM to terminate the selection.

If the SCLA has only status information ready, only two supervision cells are provided. During the second cell, the IEN signal to the LM is activated, thereby directing the LM to terminate the selection.

If the SCLA has no status or data to report but has output data demand, it sets the output data demand (ODD) flag in the address byte. The IEN line is then activated during the address byte, and the selection is terminated.

The SCLA is allowed to transfer data to the processor if the input on (ION) command becomes active. The SCLA monitors the receive data (RD) line for a bit pattern that is identical to the synchronization character for which it is programmed. When a match occurs, the SCLA becomes character-synchronized with the receive data line. In the center of the last bit of the following character, the received character is transferred to the receiver holding register. The input available (IAV) signal is then set to a logical 1, informing the LM that a character is available. This character is transferred to the LM when the SCLA input section is selected. Also at this time, parity error or data transfer overrun status is updated.

The SCLA uses three methods of error checking to detect the lack of integrity of incoming data and to guarantee that no data is lost or transferred in error without a report being made to the processor. The three error detection functions are:

- Input loop error (ILE)
- Data transfer overrun (DTO)
- Parity error (PE)

Input Loop Error

The LM informs the SCLA when an error occurs on the input loop while the SCLA is using the loop. The SCLA reports the condition to the LM by sending an input loop error (ILE) status signal.

Data Transfer Overrun

When assembling characters, the SCLA holds the previously assembled data character in the receiver holding register until the next data character is assembled. If the LM has not accessed the character in the receiver holding register by the time a new character is assembled, the SCLA erases the previous character, sets the new character into the register, issues an input available signal, and sets the data transfer overrun bit to one in the status buffer. The SCLA input does not store more than one data character.

NOTE

A data transfer overrun occurs and a DTO status is generated when the first character is not accessed 700 nanoseconds plus one-half of a bit time before the end of the next character.

Parity Error Status

By command from the processor, the SCLA can be instructed to check for either even or odd character parity or to ignore character parity. Upon detection of a character parity error, input available to the LM is set, and the parity error status bit is set to a 1 in the status buffer. The SCLA always transfers an included parity bit to the LM for characters containing five to eight bits. The parity bit is not transferred for codes containing nine bits.

OUTPUT SECTION

The SCLA output section receives parallel data from the LM and transfers the data in serial fashion to a modem at the signaling rate of the modem or at a rate determined by an internal timing source. Figure 1-7 is a functional diagram of the output process.

If the processor is ready to output data, it sends the output on command to the SCLA. When the SCLA is ready to accept a character for output, it sets the output data demand status signal. This causes input available to be set. Then the ODD bit in the SCLA address is presented to the LM when the input section is selected.

The output section of the SCLA is presented with an address and a select signal. If the address corresponds to the setting of its address switches, the SCLA recognizes commands and/or data received at the output bus.

Commands consist of the appropriate format bits and eight bits of information. When the SCLA receives a command, it is loaded into the command register. Commands are used to determine word length, parity selection, and the state of the modem control lines. These commands are described in detail in Section 2.

Data consists of the appropriate format bits and eight bits of information. When data is received during the output




Figure 1-5. Synchronous Communications Line Adapter Block Diagram




Figure 1-6. Input Function Flow Diagram




Figure 1-7. Output Function Flow Diagram

select cycle, the information bits are loaded into the transmitter holding register by the output strobe signal. The character is then loaded into the transmitter shift register if the clear to send signal is active from the modem. The data is then shifted out serially on the transmit data line. Upon initiating serial data transmission, an output data demand flag is sent to the processor via the input section of the SCLA. This signal notifies the processor that the transmitter holding register is ready for the next character.

The SCLA uses two methods of error checking to ensure that no data is lost or transferred in error without a report being made to the processor. These two techniques involve recognition of data transfer underrun and output loop error conditions.

Data Transfer Underrun

While transmitting a message, the SCLA must be supplied characters fast enough to keep the characters contiguous. If characters are not supplied in time to maintain contiguous timing, the SCLA sends a character time of marking (logical 1) condition, and posts next character not available (NCNA) status for the software.

Output Loop Error

The LM informs the SCLA when an error occurs on the output loop while the SCLA is using the loop. The SCLA reports this condition to the software by sending output loop error status. Information received from the line frame is processed normally.

MODEM INTERFACE SECTION

The modem interface section of the SCLA provides the level conversion logic to make the SCLA compatible with the signal levels of the modem. This section of the SCLA also monitors the modem status lines for a change of condition: either a logical 1-to-0 or 0-to-1 transition. When a change occurs, status is reported to the processor.

There are, however, two exceptions to this procedure. First, a change in the clear to send line does not activate a status report; and second, a ring indicator status change only triggers a status report on a logical 1-to-0 transition.

This section provides information on control set-up and operation of the SCLAs as well as program control. The format of address, data, status and command (supervision) characters flowing through or utilized by the SCLA is treated, and descriptions of the various status and command bits in the characters are included.

CONTROLS AND INDICATORS

The controls and indicators consist of four light-emitting diode (LED) indicators, two thumbwheel address switches and an enable/disable toggle switch for each SCLA. Each address switch has a total of 16 different positions (hexadecimal); thus each pair of switches can be set to a total of 256 (16 times 16) different settings. The numerals 0 thru 9 and the letters A thru F are used to display the 16 possible settings for each switch. The upper thumbwheel switch in each pair represents the most significant digit. Refer to appendix B for hexadecimal conversion data.

Functionally, the address switch settings are encoded as an 8-bit binary address. Each CLA in the user's system must be set to a unique address by means of the address switches. The communications processor receives data from or transmits data to an SCLA based on the setting of its address switches; this routing of data is independent of the location of an SCLA card in the CLA and loop multiplexer card cage.

The CLA1 and CLA2 enable/disable switches, when in the OFF position, disable the associated SCLA. This effectively cuts off all input from the SCLA to the processor. The switches should be at OFF while address switches are changed if the card is plugged in and the system is operating. The switches are set to the ON position only after the card has been inserted and the proper address selected. The names and functions of all SCLA switches and indicators are listed in table 2-1. The switches and indicators are shown in figure 2-1.

OPERATING PROCEDURES

Operation of the SCLA is automatic, and no operator action is required.

PROGRAMMING CONSIDERATIONS

The following programming reference information for the SCLA does not contain specific procedures for constructing an actual program. To prepare a program to control the SCLA requires detailed knowledge of the operation of the other multiplexing subsystem elements: the multiplex loop interface adapter, multiplex loop, and loop multiplexer. The information required may be found in the NPU hardware reference manual.

MULTIPLEXING SUBSYSTEM

The processor communicates with a CLA via the multiplex loop. The multiplex loop consists of two independent loops: the input loop and the output loop. The input loop carries output data demands, input data, and supervision (status) from the CLA to the processor. The output loop carries




Figure 2-1. Controls and Indicators

output data and supervision (commands) from the processor to the CLA.

Information is transferred serially by bit on the loops. Loop cell structure is shown in figure 2-2. Every twelfth bit is a cell frame marker that defines a 12-bit loop cell. The cell frame marker is followed by a cell identification field (3 bits), which defines the contents of the remaining field (8 bits) of the cell. The loop multiplexer receives information from the output loop and presents the cells in parallel form to the CLA (an 11-bit interface is used; the cell frame marker bit is deleted). Similarly, the CLA transfers cells (11 bits) to the loop multiplexer which presents them serially (and adds the cell frame marker bit) to the input loop.

TABLE 2-1. SWITCHES AND INDICATORS

Name	Display/Status	Function
Address switches	Two hexadecimal digits	Designation of SCLA address; setting displayed in hexadecimal code (00 to FF). Top switch is most significant digit; bottom switch is least significant digit.
CLA (1 or 2)/OFF switches	OFF/on	Logical disconnection of each SCLA
Modem indicator SD	Blinking/off	Blinking, indicates SCLA sending data to modem
Modem indicator RD	Blinking/off	Blinking, indicates SCLA receiving data from modem
Modem indicator RTS	Lighted/off	Lighted, indicates request-to-send from SCLA is active
Modem indicator DCD	Lighted/off	Lighted, indicates data-carrier-detect from modem is active




Figure 2-2. Loop Cell Framing Structure

A line frame is a group of contiguous loop cells related to a particular CLA. The first cell of a line frame contains the address of the CLA, and the last cell of the frame contains a cyclic redundancy check (CRC) character. On the input loop, the address cell also carries the output data demand (ODD) signal bit. Other cells within the frame may contain data and/or supervision (status or commands). All cells are passed unmodified between the multiplex loop and the CLA, except the check character which is removed from the output loop and added to the input loop by the loop multiplexer.

LINE FRAME FORMATS

The line frame format as compiled by the SCLA for transfer to the LM input loop and processor is shown in generalized form in figure 2-3. The SCLA address cell is always present and may contain an active output data demand bit. The data cell may appear next and contains input data. Two supervision cells may also follow and contain status word 1 and status word 2. If any status is to be reported, both status words always appear. The CRC character is added by the loop multiplexer and does not concern the SCLA.

The generalized line frame format presented to the SCLA by the multiplex output loop is depicted in figure 2-4. The SCLA address cell is always present. Either the data cell or command words may appear next. The data cell contains output data. One to four supervision cells may appear and contain command words 1, 2, 3 and 4. Allowable combinations of command words are: none; 1; 1 and 2; 1, 2 and 3; or 1, 2, 3 and 4. The CRC character is removed by the loop multiplexer before being transferred to the SCLA.




Figure 2-3. Input Loop Cell, Line Frame Format




Figure 2-4. Output Loop Cell, Line Frame Format

CELL AND WORD FORMATS

The formats of the various word types used within the SCLA are presented in table 2-2. Processor word and loop multiplexer (LM) bit position identifications are shown in the table. These are for reference only and are of no real concern to the SCLA. Within the LM and processor, each word consists of 12 bits. As noted earlier, however, bit position 0 of the LM is a cell frame marker used for loop timing. This bit is not employed within the SCLA as noted by the Xs in the table.

The rightmost eight bits (I1 thru I8) of the LM cell contain information while the leftmost three bits (F1 thru F3)

TABLE 2-2. CELL FRAME FORMATS

Word/Field Type		Bit Position											Flow
Processor Word LM Cell	11 0	10 1	9 2	8 3	7 4	6 5	5 6	4 7	3 8	2 9	1 10	0 11	
Information Field Identification Field	X X	F1	F2	F3	I1	12	13	14	15	16	17	18	
Address ID Field Data ID Field Status ID Field Command ID Field	X X X X	1 1 1 1	1 0 0 0	† 0 1 1		Address — Data — Status — Command						LM SCLA LM SCLA SCLA LM LM SCLA	

contain a code defining the type of information included in I1 thru I8. The codes utilized are shown in the table and designate the information as the SCLA address, data, an SCLA status report to the processor, or a command from the processor. Each of these are discussed in the following paragraphs.

Address Cell

Each SCLA is designated by a different 8-bit binary address as set by the hexadecimal address switches on the SCLA panel. Thus, when data, input supervision, or output data demand signals are presented to the loop multiplexer from the SCLA, the first operation of the SCLA is to present its particular address.

Data or output supervision presented to the SCLA from the LM is preceded by an address. The SCLA compares this address with the internally preset address. If the two agree, the SCLA accepts the data or supervision. The addressing code format is shown in table 2-2.

In table 2-3 bit position IF3 is the output data demand bit in the address code. When the address is presented to the LM from the SCLA, the bit is a logical 1 if an ODD is present and is a logical 0 if no ODD is present. This bit must be a logical 1 in an output loop address cell (OF3).

Address position A1 is the most significant bit and A8 is the least significant bit in the binary coded address.

Data Cell

The data cell transfers information into or out of the SCLA via the loop multiplexer. The data cell format is presented in table 2-4. Bit D1 is always the first bit received from or transmitted to the modem by the SCLA.

Supervision Cell

The supervision cell on output gives information to the SCLA in the form of commands. On input this cell gives information to the processor in the form of status words from the SCLA.

STATUS WORDS

Most status changes, error conditions, or a status request command cause status to be reported, and two characters are sent to the processor. The status word 1 and status word 2 formats are shown in tables 2-5 and 2-6, respectively. In both tables a logical 1 indicates that the associated modem signal or status condition is active (on), and a logical 0 indicates that the condition is not active (off).

COMMAND WORDS

The command cells are instruction commands from the processor in the form of command word 1, command word 2,

TABLE 2-3. ADDRESS CELL FORMAT

					L	оор Се	ll Bit P	osition				
	В0	B1	B2	В3	B4	В5	В6	В7	B8	В9	B10	B11
LM to SCLA interface		OF1	OF2	OF3	IO1	IO2	IO3	IO4	IO5	IO6	107	IO8
SCLA to LM interface		IF1	IF2	IF3	II1	II2	113	II4	II5	II6	II7	II8
Bit content		1	1	0/1	A1	A2	A3	A4	A5	A6	A7	A8

Notes: OF - Output format

IO - Information output

IF - Information format

II - Information input

TABLE 2-4. DATA CELL FORMAT

		Loop Cell Bit Position											
	В0	B1	B2	В3	B4	B5	В6	В7	В8	В9	B10	B11	
LM to SCLA interface	1	OF1	OF2	OF3	101	102	103	IO4	105	106	107	IO8	
SCLA to LM interface	7\	IF1	IF2	IF3	II1	II2	113	II4	II5	II6	II7	II8	
8- or 9-bit [†] character	$\exists \land$	1	0	0	D8	D7	D6	D5	D4	D3	D2	D1	
7-bit character	\neg	1	0	0	0	D7	D6	D5	D4	D3	D2	D1	
6-bit character		1	0	0	0	0	D6	D5	D4	D3	D2	D1	
5-bit character	┐ \	1	0	0	0	0	0	D5	D4	D3	D2	D1	

[†] For a 9-bit character the additional bit is a parity check bit. This is handled internally and does not appear at the SCLA/LM interface; consequently, only eight bits are shown in this table.

TABLE 2-5. STATUS WORD 1 FORMAT

						Loop C	ell Bit P	osition				
	В0	B1	B2	В3	B4	B5	В6	B7	B8	В9	B10	B11
SCLA to LM interface		IF1	IF2	IF3	II1	II2	113	II4	II5	II6	117	II8
Bit content		1	0	1	CTS	DSR	DCD	RI	QM [†]	SQD [†]	ILE	OLE

- CTS Clear to send. This status bit indicates the state of the modem clear to send signal. Active condition indicates the modem is ready to accept data from the SCLA. It must be active to enable data output from the CLA. If this signal changes from a logical 1 to a logical 0 during character output, the current character is completed and the transmit data line is set to marking. A change of state of this signal does not cause status to be reported.
- DSR Data set ready. This status bit indicates the state of the modem data set ready signal. Active condition indicates that power is applied to the modem and that it is connected to the communications line. Any change of state of this signal causes status to be reported.
- DCD Data carrier detect. This status bit indicates the state of the modem receive line signal detector signal. Active condition indicates that a carrier signal is being received by the modem. Any change of state of this signal causes status to be reported. (For the DU139-A SCLA connected to an AT&T 303 Wideband Data Station, this status signal is called AGC Lock.)
- RI Ring indicator. This status bit is set and status reported each time the modem ring indicator signal goes from an on state to an off state. This indicates that the modem is receiving an incoming call from a remote station. The status bit is reset when the status words are sent to the processor.
- QM Quality monitor. This status bit indicates the state of the quality monitor modem signal. Off or 0 condition indicates that the adaptive equalizer in the modem receiver is reset or retraining itself automatically due to poor error performance. Any data received has a "high" probability of error. When on or 1, the automatic equalizer is in its normal trained mode and received data should have a "low" probability of error. Any change of state of this signal causes status to be reported.
- SQD Signal quality detector. This status bit indicates the state of the modem signal quality detector. It functions similarly to DCD but provides a fast responding indication of the presence (1) or absence (0) of a data carrier signal from the remote station. Any change of state of this signal causes status to be reported.
- ILE Input loop error. When set to a 1, the bit indicates that the LM has detected a loop error while the SCLA was using the input loop. This status is reset when the status words are sent to the processor.
- OLE Output loop error. When set to a 1, this bit indicates that the LM has detected a loop error while the SCLA was using the output loop. This status is reset when the status words are sent to the processor.

TDU138-A SCLA only; a logical 0 appears in these positions for DU139-A and DU140-A SCLAs.

TABLE 2-6. STATUS WORD 2 FORMAT

					Lo	oop Cel	l Bit P	osition				
	В0	B1	B2	В3	В4	В5	В6	В7	В8	В9	B10	B11
SCLA to LM interface		IF1	IF2	IF3	П1	II2	II3	II4	115	116	117	II8
Bit content		1	0	1	PES	DTO	0	NCNA	0	0	0	0

- PES Parity error status. This status is generated when the SCLA has been instructed to check for even or odd character parity and a character is received with incorrect character parity. The status always appears in the same line frame as the character. This status is reset when the status words are sent to the processor.
- DTO Data transfer overrun. This status is generated by the SCLA when it has a data character that is ready for transfer to the LM before the LM has accepted the previously assembled character. The previously assembled character is lost. This status is reset when the status words are sent to the processor.
- NCNA Next character not available. This status indicates that while the SCLA was in the process of transmitting, the next character was not received from the LM in time to maintain continuous character output. Thus character frame synchronization was lost. The output section must be enabled (output on active) for this status to occur. The status sets only once and does not repeat until the NCNA condition is alleviated (by receiving a character to output) and then can recur. The status is reset when the status words are transferred to the processor.

TABLE 2-7. COMMAND WORD 1 FORMAT

					Lo	op Cell	Bit Po	sition				
	В0	B1	B2	В3	В4	B5	В6	В7	В8	В9	B10	B11
LM to SCLA interface		OF1	OF2	OF3	IO1	IO2	103	IO4	105	106	107	IO8
Bit content		1	0	1	RTS	RSYN	0	NSYN _†	DTR	0	ION	OON

- RTS Request to send. A logical 1 activates the request to send line to the modem while a logical 0 in this position deactivates RTS.
- RSYN Resynchronize. When the input of the SCLA is activated, a logical 1 causes the SCLA to drop input synchronization and search for a new synchronization sequence. (This is a momentary, nonstored command. This bit position should normally be a logical 0.)
- NSYN New synchronization. A logical 1 in this location tells the SCLA to notify the modem via the new synchronization interface signal that another message is coming contiguous to the present message and the modem should drop and reestablish bit synchronization. This command should normally be on for one ms or more, depending on modem type (DU138-A only).
- LT Local test. A logical 1 in this position causes the SCLA to notify the modem to route transmit data back to the SCLA input (DU139-A and DU140-A only).
- DTR Data terminal ready. A logical 1 in this location causes the SCLA to notify the modem that the system is ready to communicate with the modem.
- ION Input on. When this bit is a logical 0, the input section of the SCLA drops out of synchronization and neither receives data characters nor transfers data to the LM. A logical 1 causes the normal acquisition of synchronization and transfer of data.
- OON Output on. A logical 1 causes the output section of the SCLA to report output data demand initially when the command is received if clear to send is active, and enables the output to report output data demand whenever the output buffer is empty. A logical 0 inhibits reporting of output data demand.

†Bit position B7 contains NSYN on DY138-A SCLA and LT on DY139-A and DY140-A SCLAs.

					Lo	op Cell	Bit Posi	tion				
	В0	B1	B2	В3	B4	В5	В6	В7	В8	В9	B10	B11
LM to SCLA interface		OF1	OF2	OF3	101	IO2	103	104	IO5	IO6	107	IO8
Bit content		1	0	1	0	ISR	ISON	LIT	PSET	ΡΙ	CO1	CO2

- ISR Input status report. A logical 1 in this position causes the SCLA to report the status of the modem interface lines and any other SCLA status that may be active once each time the command is received. The ISR command is honored only when the SCLA has previously received a logical 1 in the ISON position. (If ISR=1 and ISON=1 appear in the same line frame, status is reported.)
- ISON Input status on. When a logical 1 is placed in this bit position, the SCLA monitors the modem interface and reports status. A logical 0 inhibits monitoring and reporting. Status is not reported automatically when this command bit is first received by the SCLA. The SCLA must receive either an ISR command or status change to report status.
- LIT Loop internal test. A logical 1 in this position causes the SCLA to go into internal loopback test mode. Data and modem control signals from the output section are routed (looped back) to the input section. The SCLA also switches to an internal clock (2.4 kHz) supplied by the LM. Refer to Programming Notes for additional information on this mode of operation. A logical 0 disables the internal loopback test mode.
- PSET Parity set. When this bit is a logical 1, concurrent with PI set to a logical 0, the SCLA generates and checks for even parity. A logical 0 concurrent with PI set to a logical 0 causes the SCLA to generate and check for odd parity.
- PI Parity inhibit. A logical 0 in this position causes the SCLA to check character parity on input and generate character parity on output. A logical 1 causes the SCLA to ignore parity.
- CO1, Code 1 and Code 2. These bits form a code so that each combination corresponds to a character information length of either 5, 6, 7, or 8 bits. The checking and generation of character parity adds one information bit to the character and therefore must be considered when selecting the unit code level. Table 2-9 shows these code bits in relation to the parity inhibit bit.

and command word 3. Formats for command word 1 and command word 2 are shown in tables 2-7 and 2-8. A logical 1 in the position indicated activates the associated signal, while a logical 0 deactivates the signal. The commands operate independently of each other.

In command word 2 the three least significant bit positions (B9, B10,B11) specify: 1) character length to be employed in interfacing with the external communications facilities, and 2) whether or not parity bits are included in the character(s). Parity bit management applies only to the modem interfaces. There is no parity bit exchange between the SCLA and the LM.

Bit position 9, denoted PI for parity inhibit, commands the SCLA to check for parity upon input and to add a parity bit to the transmitted serial data stream upon output. A PI bit of logical 0 initiates these functions whereas a bit content of logical 1 commands the SCLA to dispense with parity generation and checking. This is indicated in table 2-9, which also presents the code determining character length employed during data transfers with the modem.

The character length, in terms of information content may be either five, six, seven, or eight bits in length. However, if the PI bit is a logical 0, a parity bit is coupled with the information. In this case, the character length may be as long as nine bits. Bit positions 10 and 11 specify the character length without parity and are coded as shown in table 2-9.

Command word 3 contains the synchronization character, which is stored and used for obtaining synchronization. When the SCLA is attempting to acquire character frame synchronization, a 5- to 8-bit sequence (depending on code

TABLE 2-9. CHARACTER LENGTH AND PARITY STATUS CODE

D	Co	de (B9	-B11)	Character
Parity	PI	CO1	CO2	Length (Incl. Parity)
	0	0	0	6
	0	1	0	7
Yes	0	0	1	8
·	. 0	1	1	9
	1	0	0	5
	1	1	0	6
No	1	0	1	7
	1	1	1	8

length) is compared against this stored command at each bit time. The format for this synchronization character command is shown in table 2-10. Bit D1 is the first bit received from the modem.

While the SCLA is attempting to synchronize, no characters are transferred to the LM. After synchronization is achieved, the SCLA transfers all characters to the LM until the SCLA is directed to resynchronize upon command from the processor.

Each time a command is given to the SCLA, each bit in each command word must be set to the condition desired for the

						L	oop Cel	l Bit P	osition	-			
	В0	B1	В	2	В3	B4	B5	В6	В7	В8	В9	B10	B11
LM to SCLA interface	Λ	OF	1 0	F2	OF3	IO1	IO2	103	IO4	IO5	106	107	IO8
8- or 9-bit [†]]\	1	0		1	D8	D7	D6	D5	D4	D3	D2	D1
7-bit character] \	1	0		1	0	D7	D6	D5	D4	D3	D2	D1
6-bit character] \	1	0		1	0	0	D6	D5	D4	.D3	D2	D1
5-bit character		1	0		1	0	0	0	D5	D4	D3	D2	D1

[†]For a 9-bit character the additional bit is a parity check bit. This is handled internally and does not appear at the SCLA/LM interface; consequently, only eight bits are shown in this table.

associated function. Failure to do this results in the condition being cleared or set to a different condition. Each time a command is given to the SCLA, the SCLA reads each bit and takes the action dictated.

Whenever the SCLA receives command words, it assumes they are received in order. For example, to change command word 2, both words 1 and 2 must be sent to the SCLA in the same line frame. To change command word 3 all three command words must be sent.

To program command the SCLA to an idle (cleared) state, all bits in command words 1 and 2 must be zeros.

PROGRAMMING NOTES

The following notes provide additional information on the operation of the SCLA and are intended to assist the programmer. Typical input and output operations are presented.

SCLA INITIALIZATION

The SCLA must be cleared before any of the following actions:

- Power-up of a system in which the SCLA is already installed
- 2. Installation of the SCLA in an operating system
- Changing of enable/disable switch from disabled (OFF) to enabled (on)

To clear the SCLA the program must:

- 1. Send output supervision with command words 1 and 2 set to logical $\boldsymbol{0}$
- Momentarily activate the input status on (ISON) command with the appropriate output supervision. This causes an erroneous status set during the power-up sequence to be reported and cleared

Any input line frames received from the SCLA before completion of the clear process should be ignored.

Once the SCLA is known to be in a cleared state, it can be initialized. Initialization generally consists of sending

output supervision to activate ISON, selecting parity option and character length, and loading the synchronization character.

COMMUNICATIONS LINE CONNECTIONS

For switched (dial up) network connections, a ring indicator (RI) status signal indicates that the local modem is receiving an incoming call from a remote station. To cause the modem to answer the call, the program must send a command to turn data terminal ready (DTR) on. When the call has been answered, data set ready (DSR) is turned on and status reported.

For dedicated (private line) network connections, RI and DTR generally are not used. The program can determine the state of DSR by sending an input supervision report (ISR) command and observing the state of DSR status in the supervision data returned.

In either type of network connection, DSR on indicates that the modem is connected to the communications line and data transmission can take place. DSR off at any time indicates that the modem is not connected to the communications line and data transmission cannot take place. Loss of DSR can occur because of any one of the following conditions:

- 1. Local modem is in a power-off condition.
- Local modem is in a nondata mode of operation (e.g., alternate voice or test modes).
- 3. SCLA to modem cable is disconnected.
- Local modem has gone to an "on-hook" state and logically disconnected itself from the communications line.

INPUT OPERATION

To receive data (transmission block), ION must be activated. When the remote station begins transmission, a carrier signal is applied to the communications line. The local modem detects this carrier and DCD status is reported.

NOTE

In some situations, the carrier is present continuously and is not turned on and off with each transmission.

The transmission block is generally preceded by two or more (typically four) synchronization characters. When the SCLA receives a synchronization character (i.e., acquires character frame synchronization), it transfers all characters received to the processor. The first synchronization character, however, is not transferred.

The transmission block usually contains an end-of-block character (e.g., ETX) that is either the last character of the block or an indication that a predefined number of characters follow (e.g., check characters). When the program receives the last physical character of the block, it must send a command to deactivate ION if another block is not expected from the remote station prior to an output. Alternatively, the SCLA must send an RSYN command if another block could be received immediately.

OUTPUT OPERATION

To transmit data, the output on (OON) command must be activated. Also, request to send (RTS) must be turned on if not so conditioned previously. When the modem is ready to transmit data, it returns clear to send (CTS) signal, which causes the SCLA to generate the first output data demand (ODD). The overall output sequence is shown in figure 2-5. When the program receives an ODD, it should return a character to the SCLA. Each time the SCLA transfers a character from its buffer register to the shift (disassembly) register, it generates an ODD. This sequence is repeated until the last character (character n in figure 2-5) is transmitted. Most communications protocols also require a pad character (normally all marking) be sent (PAD1 in figure 2-5). A second pad character (PAD2) is used for timing purposes to ensure that PAD1 has cleared the SCLA. It is not completely sent if RTS is turned off.

INTERNAL LOOPBACK TEST OPERATION

To operate in the internal loopback test mode, the loop internal test (LIT) command must be sent to the SCLA. Data and modem control signals from the output section are routed (looped back) to the input section as described below:

- 1. Transmit data (TD) is connected to receive data (RD).
- Serial clock transmit (SCT) and serial clock receive (SCR) are both connected to an internal 2.4 kHz clock.
- 3. Request to send is connected to clear to send.
- DU138-A only: Data terminal ready is connected to data set ready, ring indicator, and signal quality detector.
- DU139-A, DU140-A: terminal ready is connected to data set ready.
- DU138-A only: New sync is connected to data carrier detect (receive line signal detector) and quality monitor.
- DU139-A, DU140-A: Local test is connected to data carrier detect and ring indicator.

While in this mode, all signals received from the modem are blocked and ignored by the SCLA. However, on the output side, signals to the modem are not blocked and caution must be used while in internal loopback test mode to avoid undesirable operation of the modem. For instance, while testing the operation of data terminal ready, an on condition is received by the modem as well as being looped back as in item 4 above. If an incoming call was received in this situation, the modem would answer; this may confuse the calling station since no data transfer would occur. Therefore, DTR should only be turned on momentarily to test its operation and left off during other SCLA tests.




Figure 2-5. Typical Output Procedure

		,	

INTRODUCTION

This section covers uncrating of SCLA printed circuit cards and cables, as well as installation, checkout, crating, and shipping.

UNCRATING

CAUTION

Although the integrated circuits and discrete components mounted on the individual printed circuit card can withstand a considerable amount of shock, the units must be handled with care. In no case should units be stacked directly upon one another because the printed circuit foil, components, or integrated circuits may be loosened or broken by such action.

The SCLA may be shipped installed in a CLA and loop multiplexer card cage assembly or independently in a specially padded cardboard shipping container. Regardless of the method used for shipment, carefully unpack the units and check for damage. If any unit was damaged in shipping, refer to section 8:503:00 of the Field Procedures Guide for Customer Engineers for instructions relating to the disposition of damaged equipment.

IDENTIFICATION

CIRCUIT CARD TYPES

The SCLA circuit cards of each type are identical in size and similar in appearance. Although the product number appears on the card, the modem with which each CLA type is compatible must be determined from the cards assembly part number, as shown below:

Product <u>Number</u>	Assembly Part Number
DU138-A	74873381
DU139-A	74873612
DU140-A	74873630

CABLE TYPES

Two cables, one for each SCLA on a circuit card, are required to connect each SCLA to its compatible modem, or directly to a terminal. These cables are not supplied with the SCLA and must be ordered separately. Table 3-1 lists the available cable types and their applications. The cable type is identified by its assembly part number on a band around one end of the cable. Typical cables and the various types of connectors are illustrated in figure 3-1.

TABLE 3-1. SCLA CABLES

. Davis mant	A	Aunlinskin	Talina (Trans	Conne	etor
Equipment Number	Assembly Number	Application	Wire Type	CLA	Modem
XA131-A	74658500	DU138-A to AT&T 203A modem or equivalent		25-pin plug	25-contact receptacle
XA130-A	74658700	DU138-A to AT&T 201, 203A, 208B modems or equivalent	13 wires AWG 22	25-pin plug	25-contact receptacle
XA129-A	74658900	DU138-A to AT&T 208A, 209 modems or equivalent	13 wires AWG 22	25-pin plug	25-contact receptacle
XA132-A	74659100	DU138-A direct to terminal	9 wires AWG 22	25-contact receptacle	25-contact receptacle
XA137-A	7466500	DU140-A to CCITT V.35 or equivalent modem	25 twisted pairs, 120-ohm, AWG 24	34-pin plug	25-pin plug
SA136-A	74666700	DU139-A to AT&T 301, 303 modems or equivalent	10 90-ohm coaxial cables	12-pin Bundy coaxial plug	25-pin plug




Figure 3-1. Typical SCLA Cable Connectors

INSTALLATION

CARD LOCATIONS

SCLA circuit cards are installed in a CLA and loop multiplexer card cage assembly. See figure 1-2. There may be one basic card cage and from one to three optional cages used in the multiplexing subsystem, all identical. If only one card cage is used, it is located in the lower section of the left-hand bay (in a double-bay cabinet configuration). See figure 3-2.

There are 18 card slots in each card cage, but the two rightmost slots are reserved for LM cards. SCLA cards can be installed in any or all of the remaining 16 slots.

The three optional card cages have the same capacity as the basic card cage and are known as communications line expansion (CLE) units.

The first optional expansion provides the second card cage assembly, which is mounted in the center of the cabinet above the first cage.

The second optional unit provides the third card cage assembly, which is mounted in the lower section of the second (right-hand, viewed from the front) bay. This option also includes a blower assembly and a power supply.

The third optional unit provides a fourth card cage assembly, which is mounted in the center section of the right-hand bay of the cabinet. This unit uses power and cooling from the second optional unit.

CARD LOCATION PRIORITIES

Because each CLE card cage assembly is identical in configuration and each CLA is the same as another in size, a CLA card can be physically installed in any card slot of any LM card cage.

Although random insertion of CLA cards into any of the available slots is permissible, best system performance is obtained when the cards having the highest character rates are inserted into the highest priority slots.

Character rate is the bit per second (bps) rate divided by the unit code. Thus:

character rate =
$$\frac{bps}{unit code}$$

where the unit code equals the number of bits per character, including parity bits.

Each card cage is organized so that the leftmost card slot, as viewed from the front, has the highest priority, and each succeeding slot to the right has a lower operating priority




Figure 3-2. Component Location, Double-Bay Cabinet Configuration

than its neighbor on the left. Moreover, CLA1, as labeled on a card, has a higher priority than CLA2 on the same card.

If the system has more than one CLA card cage, the LM with highest priority has its upper cable connected to the MLIA. The LMs are connected serially so that the LM with top priority has its lower cable joined to the upper connector of the LM next in operating priority. These priorities of interconnection are illustrated in figure 3-3.

CARD INSTALLATION

CAUTION

Do not attempt to install an SCLA card in the communications processor card cage, located at the top of the basic cabinet. If attempted, the communications processor backpanel will be damaged.

SCLA cards are installed in the CLA and LM card cage assembly as follows:

 Set both CLA1 and CLA2 enable/disable switches to the OFF position.

- Position the card vertically so that the two connectors on the card handle are on the lower part and thumbwheel switches are on the upper part.
- 3. If the system is operating, set the thumbwheel address switches on the card handle to the proper hexadecimal address before installing the SCLA card. Refer to Controls and Indicators, section 2, for the method of setting an address.

CAUTION

Ensure that the 51-pin tab connectors on the rear edge of the card are properly aligned with their mating connectors on the card cage backpanel. Cross-slotting will destroy the backpanel.

- Insert the rear edge of the card into the slotted guides, making certain that the card is perfectly vertical and not cross-slotted.
- 5. Slide the card into the card cage, applying firm pressure on the card handle to engage the connectors on the card with backpanel connectors. All card handles will be flush with one another when cards are correctly installed.




Figure 3-3. Loop Multiplexer Interconnection Priorities

Position blank slot covers in all card slots that will not be used to assure that blower air flow is contained in the card cage.

CABLE INSTALLATION

SCLA cables are installed as follows:

- Select a cable that is compatible with the terminal or modem to be connected to the SCLA. See table 3-1 for the cable identification.
- Attach cable to terminal or modem, then attach the
 other end of the cables to the SCLA card handle. All
 cables egress through the bottom of the cabinet. For
 SCLAs installed in the upper CLEs, route the cables
 through the cable tray provided to either side and then
 down along the side to the bottom of the cabinet.
- 3. Tighten down retaining screws on all cable connectors.
- 4. Lay out the surplus length of cable in a long, flat loop under the raised floor or in enclosures; this manner of storage minimizes kinking of cables.
- 5. Place protection padding, if available, over stored loops of cable before installing flooring.

INITIAL CHECKOUT

After all SCLA cards are installed and connected, diagnostic or system programs can be used to determine overall SCLA function.

If a fault is isolated to the SCLA, the following mechanical checks may be made:

- 1. Check that SCLA cable connectors are firmly attached.
- 2. Ensure card is firmly placed in the card slot.
- Set both CLA1 and CLA2 enable/disable switches to the enabled position.
- 4. Monitor LED indicators under SCLA card handle to ensure electrical power is on the SCLA card.
- If power is not on the SCLA card, check LED indicators on LM card handle to ensure power is passing through LM card to SCLA card.

CRATING AND SHIPPING

If SCLAs are to be shipped installed in a card cage assembly, the packaging must be designed to hold the SCLA cards securely in place during shipment, as well as to provide protection for the exterior of the card cage.

If the SCLA is to be shipped independently, it must be packaged in a well-padded cardboard container to protect the integrated circuits, discrete components, and printed circuit foil from damage during shipment.

Packaging should conform to the requirements of CDC Procedure 13-002, Packaging and Material Handling Documentation.

INTRODUCTION

This section describes the theory of operation for the SCLAs. Information is applicable to all three models except where differences are specified, as in the Modem Interface subsection of this section.

Each SCLA circuit card contains two separate SCLAs identified herein as SCLA1 and SCLA2. This description refers primarily to SCLA1. The SCLA2 portion is mentioned only in the description of certain circuits shared by both SCLAs.

SCLA1 contains three major functional sections: output, input, and modem interface. Refer to the logic diagrams in Section 5 as an aid to understanding the following information.

NOTE

In the descriptions and diagrams in this section, all mnemonics for signals that are active in the low or off condition are marked with an asterisk. Mnemonics shown without asterisks are active in the high or on state.

OUTPUT SECTION

The output section of the SCLA receives commands and data via the output loop multiplexer (LM) bus. The information in these command words is used to control both the output and input sections of the SCLA. Data received by the SCLA in parallel is shifted out serially to the modem.

BUS BUFFERS

All signals originating at the LM are interfaced to the SCLA in such a way that no more than one TTL load is created by the SCLA inputs. For the most part, this buffering is accomplished with inverters.

SELECT OUTPUT

Commands and data are only recognized by the SCLA after it has been selected. Each SCLA has an 8-bit address, which is set by two hexadecimal thumbwheel switches located on the card handle. The same address is used by both the output and input sections. When the LM has information for the SCLA, the LM places a unique address on the bus along with an output-select (OSL) signal. (A timing diagram of the LM to SCLA output interface is shown in figure 4-1). This address is compared with the setting of the address switches. Two 4-bit comparators are cascaded together with OSL applied to one of the "equals" inputs. If the address of the SCLA and the one presented to it are the same, OSL enables the output of the lower comparator, which is cascaded to the input of the upper comparator, forcing its output "high". This signal is applied to the J input select-output (SELO1) flip-flop.

On the rising edge of output strobe (OSTA*), SELO1 sets. The SCLA's output is now selected and is prepared to accept

commands or data until it is deselected. When the LM has provided all information in a particular line frame to the SCLA, it causes output-select-clear to go to logical 1. This signal is applied to the $\overline{\rm K}$ input of SELO1. On the rising edge of OSTA*, SELO1 resets, thus deselecting the output.

FORMAT DECODE

Output format code 2 and 3 (OF2 and OF3) are monitored by a 2-to-4 decoder, which looks for a data or supervision (command) format code. If OF2 and OF3 are inactive, a data format is assumed and output-data cell (ODATA) becomes true; this enables acceptance of a data character if the SCLA is selected. Likewise, if OF2 is inactive and OF3 is active, a supervision format is assumed and output-supervision cell becomes true, enabling the command counter.

COMMAND COUNTER

Since all commands given to the SCLA have the same format code, the SCLA must keep track of the sequence of commands so that it may route them to the proper section of the logic. The command counter accomplishes this task. It is implemented via a shift register. When any format other than supervision is seen by the format decode, the command counter is reset.

The \bar{Q} (NOT Q) of the first stage represents command 1 (COM1). When a supervision code is detected, OSUP goes high and releases the reset, gating the COM1 signal out to the COM1 register. On the next rising edge of OST*, the counter is advanced to command 2 (COM2), then is advanced to COM3 on the following OST*. When the output format code (OF2, OF3) changes, the counter is again reset by OSUP*. Both the format decoder and the command counter are used by both SCLAs.

COMMAND REGISTERS

All stored commands (i.e., other than input-status-request [ISR] and resynchronize [RSYN]) are strobed into the command holding registers. There are three of these registers, one for each of the commands. Each register consists of a D-type register with a common clock and a clock-enable gate. After the SELO1 flip-flop is set, OST is enabled. OST is then gated with COM1 so that on the falling edge of the OST, the COM1 register is loaded with the information output bits at its D inputs. The Q outputs of this register are now associated with the function they control, i.e., request-to-send, new-sync, data-terminalready, input-on, output-on. This register does not change until COM1 is detected and SELO1 is true. The COM2 register is loaded in the same manner except that COM2 is gated with OST to produce its clock. The functions loaded into the COM2 register are input-status-on, loop-internal-test, parity-set, parity-inhibit, codes 1 and 2. COM3 is gated with OST to produce the clock for the SYNC register, which stores the character used by the input section for character synchronization. All signals stored in the command registers are active high.




Figure 4-1. LM-to-SCLA Output Interface Timing Diagram

SYNCHRONOUS TRANSMITTER

The synchronous transmitter is a 40-pin LSI chip whose primary function is to make the parallel-to-serial conversion of the data and provide the proper character timing. It is completely programmable by the processor via the COM1 and COM2 commands, which were discussed in section 2. A functional block diagram of the transmitter is shown in figure 4-2. Also, a timing diagram for the transmitter function is shown in figure 4-3.

The synchronous transmitter has four main functional areas: transmitter holding (buffer) register (THR), multiplexer, transmit shift register (TSR), and timing and control. The THR accepts the parallel data on lines IO1 thru IO8 when it is strobed with THR load. THR empty (THRE) indicates the character strobed into the THR has been transferred to the TSR. The multiplexer allows either the character in the THR or a marking fill character to be transferred to the TSR. The TSR shifts out serially the data transferred to it with every rising transition of the serial-clock-transmit (SCTA) signal. Timing and control is responsible for the loading of the THR and the TSR, and is programmed via the parity-set (PSET), parity-inhibit (PI), CO1, CO2, and mode-select 1 (MS1) signals.

NOTE

MS1 is an input that involves isosynchronous mode of operation, and thus it is not used for the SCLA.

The character transferred into the TSR occurs at the center of the last bit of the character being transmitted. If, at this time, no character has been loaded into the THR, the fill character, all marking, is loaded into the TSR at the end of the bit being transmitted, and data-not-available $(\overline{\rm DA})$ is set to a 1, indicating this condition. $\overline{\rm DA}$ is reset with data-not-available-reset $(\overline{\rm DA}R)$. The fill character is repeatedly transmitted until the THR is loaded with another character. This new character is always contiguous with the last fill character.

The THRE flag indicates that the THR is empty and may be loaded with a character. Data on IO1 thru IO8 is loaded into THR when THRL is a low level, forcing THRE flag to a low level.

If the clear-to-send-status (CTSS) input is a 0 or if the TSR is in the process of transmitting a character, the character in the THR is not transferred to the TSR and THRE remains at a low level. Raising CTSS to a 1, or completion of




Figure 4-2. Synchronous Transmitter Block Diagram

transmission of a character from the TSR, causes the automatic transfer of the character in the THR to the TSR, forcing THRE to a 1. The selected parity is appended to the data during the transfer to the TSR and serial transmission is initiated. If CTSS goes to 0 during transmission, only that character is completed, after which transmit-data (TD) remains in a marking condition until CTSS is 1 again.

The synchronous transmitter enters an idle state when master clear (MCL) is 1. In this state all timing and control logic is reset, TD continues to mark and THRE goes to a 1.

Serial-clock-transmit-external (SCTE) signal has the same period as SCT but its rising edge is coincident with TD bit boundaries so that the falling edge of SCTE is in the bit center.

OUTPUT DATA DEMAND

When the SCLA is available to output data, it sets the output-data-demand (ODD) flip-flop which causes the input-

available signal to be active. This signal informs the processor that it can send another character to the SCLA. The ODD flag bit is picked up when the input section is selected, and at that time the ODD flip-flop is reset.

THRE and OON are gated together to produce the clock for the ODD flip-flop (D-type). Since the D input is pulled up, the ODD flip-flop sets whenever THRE is 1 and OON makes a 0-to-1 transition, or whenever OON is active and THRE makes 0-to-1 transition. Resetting of the ODD signal flag is discussed in the input section.

OUTPUT DATA

After receipt of an ODD flag from the SCLA, a new character is sent by the processor to the SCLA output section. SELO1 is set to 1 when the correct address is detected. When a data format is detected by the format decoder, output-data (ODATA) goes to 1. The SCLA now assumes that the information on IO1 thru IO8 is a character to be outputted and loads it into THR when THRL* goes to 1. THRL* is derived by NANDing OST, ODATA, OON and output error (OERA*). THRL goes high again on the rising edge of OST*.

The loading of the character into the THR causes THRE to go to 0. When the character is transferred to the TSR, the THRE signal again goes to 1 and sets the ODD flip-flop.

If the THR has not been set with a new character prior to the falling transition of SCTA in the center of the last transmitted bit (the falling transition of SCTA) of the character in the TSR, the DA flag is set to 1. This signal in turn clocks the next-character-not-available (NCNA) flip-flop to a set condition if OON is active (OON enables the D input of NCNA). DA is reset with $\overline{\rm DAR}^*$, which is produced by NANDing OON, SODD*, and $\overline{\rm DA}$ (delayed by two LPTTL inverters). When NCNA is set, IAV* becomes active, telling the LM that SCLA has status for the processor. NCNA status is picked up when the input is selected, at which time the NCNA flip-flop is reset. This is discussed in the input section.

Transmit-data (TD), the output from the TSR, is fed to the modem interface section for level conversion and transmission to the modem (or terminal). In addition to the functions that OON serves, its inversion is applied to the MCL of the synchronous transmitter, causing it to be reset to an idle state when OON is a logical 0.

OUTPUT LOOP ERROR

Whenever the LM detects an error condition on the loop while strobing output information to the SCLA, it also sets the OER* line (a bussed signal) to a true state coincident with IO1 thru IO8. OER is gated with SELO1 and applied as a low level to the D input of the output-loop-error (OLE) flip-flop, which is then clocked on the rising edge of OSTA*. This action stores the error condition. OLE causes IAV* to become active, telling the LM that the SCLA has status for the processor. OLE status is picked up when the input section of the SCLA is selected, at which time the OLE flip-flop is reset. This resetting is described in the input section.

INPUT SECTION

The input section of the SCLA is responsible for the transference of data and various statuses to the processor via the LM. Information is transferred in 11-bit parallel bytes (three format bits and eight information bits). It




Figure 4-3. Synchronous Transmitter Timing Diagram

performs the serial-to-parallel conversion of data incoming from a modem or terminal device. The input section receives commands from the output section to program its characteristics,

SYNCHRONOUS RECEIVER

The synchronous receiver is another 40-pin LSI chip which is responsible for coordinating character assembly (serial-to-parallel conversion) and the setting of character-associated statuses of parity-error-status and data-transfer-overrun status. It is completely programmable via commands 1, 2, and 3 from the output section of the SCLA. A block diagram of the synchronous receiver as it is used in the SCLA is shown in figure 4-4. A timing diagram for the synchronous receiver is shown in figure 4-5.

Incoming synchronous data appears as a continuous bit stream of contiguous characters at receive-data. Character synchronization is accomplished by comparing this bit stream with the SYN character pattern which is present at S1 thru S8 inputs to the synchronous receiver.

The synchronous receiver has four main functional areas: receiver timing and control, receiver register, receiver comparator, and the receiver holding (buffer) register. The

timing and control logic accepts parity and word-length command signals (parity-set command, CO1, CO2) which it uses to determine character timing.

NOTE

Mode-select 1 (MS1) signal is an input to the LSI chip that puts the synchronous receiver in an isosynchronous mode and therefore is not used for the SCLA.

When a character has been received, it is loaded from the receiver register to the holding register. The receiver comparator compares the incoming serial data bit-by-bit with the SYN character at S1 thru S8 inputs and notifies the timing and control when the two are the same. The receiver register is a shift register with input (receive-data) connected to the serial input data stream and clocked with serial clock-receive (SCR). The holding register is parallel-loaded at the end of a character time with the information in the receiver register.

A high level on the synchronization-search (SS) input enables the synchronous receiver to look for SYN character. The holding register is transparent and its contents are identical to the receiver register. The data stream clocked into receive-data (RD) by the negative transition of SCR shifts




Figure 4-4. Synchronous Receiver Block Diagram

through the receiver register and is compared with the preprogrammed SYN character at inputs S1 thru S8.

A match returns the holding register to its nontransparent state and initializes timing and control logic but does not set data-available (DAV). The character immediately following the match is transferred to the holding register at the receipt of the center of the last bit, at which time DAV is raised to logical 1, notifying the LM of a character available.

DAV is normally reset to logical 0 by reset-data-available (RDAV*) when the LM picks up the character present on the outputs of the RHR (DAT1 thru DAT8). If this does not occur and another character time has elapsed, the contents of RHR are loaded with the new character overwriting the old one, causing set-data-transfer-overrun (SDTO) to set to 1 and indicating a data transfer overrun.

Parity, if programmed, is verified upon receipt of the center of the parity bit, the last bit of a synchronous character. If a parity error exists, set-parity-error (SPE) is set to logical 1.

Both SDTO and SPE are reset by status-flag-reset (SFR*). When SS goes to 0, character synchronization is lost and the receiver holding register is again transparent.

The synchronous receiver is forced to a defined idle state when master-clear (MCL) is pulsed to a 1. In this state all timing and control logic is reset (SDTO, SPE, and DAV go to 0) and the holding register outputs (DAT1 thru DAT8) are set to 1.

CHARACTER ASSEMBLY

Before the SCLA can receive serial data and transfer it to the LM, it must be programmed (via the output section) to the proper character length and parity or no parity. ION must also be set to 1, and the synchronization register must be loaded with a character.

ION* is ORed with RSYN* to reset the SS logic. When ION* goes to a high level, the SS synchronization search shift register is released. The first-stage input is pulled up to a 1 so that, when serial-clock-receive (SCR*) makes a high transition, this bit is transferred to the second stage, and so on to the third stage with each transition of SCR*. The third stage is applied to the SS input on the synchronous receiver, allowing it to look for the bit pattern that is in the SS register. This signal remains high until the SS register is reset with either ION* or RSYN*. ION is also indirectly applied, through ORing functions, to reset-data-available (RDAV*) and status-flag-reset (SFR*) inputs to the synchronous receiver, disabling DAV, SPE, and SDT, when it is logical 0. So, when ION goes to a logical 1, DAV, SPE, and SDTO of the synchronous receiver is allowed to search for a synchronization character. This is a requirement of the synchronous receiver.

Upon detection of a synchronization character, the synchronous receiver is character synchronized. DAV sets to logical 1 in the center of the last bit of the subsequent character and that character appears at DAT1 thru DAT8, ready to be given to the LM. The DAV signal is ORed with status-available (SAV) and output-data-demand (ODD) to produce IAV* (if select-input [SELI] is not active), telling the LM




Figure 4-5. Synchronous Receiver Timing Diagram

that the SCLA has information for it. DAV is reset by the input control logic when the character is picked up by the LM.

If DAV is not reset by the center of the last bit of the next character after which it was posted, SDTO output from the synchronous receiver is set, indicating a character overrun error condition. This signal is inverted and direct-sets the DTO flip-flop. SDTO is delayed by three LPTTL gates to produce SFR*, which resets SDTO. DTO is ORed with modem-status (MODST), PE, NCNA, ILE, and OLE to produce IAV* if ISON command signal is active. DTO is also applied to one of the inputs of the status register. When the input of the SCLA is selected, the status register is clocked to produce the DTO status bit which is picked up as a bit in the second input supervision word. At this time DTO is reset.

If the synchronous receiver is programmed for parity and detects an error in the center of the parity bit, it sets the SPE to 1. This signal is inverted and direct-sets the PE flipflop. SPE is delayed by three LPTTL gates to produce SFR*, which resets SPE. PE1 is ORed with DTO, MODST, NCNA,

ILE, and OLE to produce IAV*, if the input-status-on (ISON) command is active. PE is also applied to one of the inputs of the status register. When the input of the SCLA is selected, the status register is clocked to produce PES, which is picked up as a bit by the second input supervision word. At this time PE is reset.

INPUT CONTROL LOGIC

The input control logic is activated when the input section is selected. This logic produces all signals that control the SCLA logic-to-LM input interface, and is used by both SCLA1 and SCLA2 on a time-sharing basis. It consists basically of a 2-bit states register (IC1 and IC2), a states decoder, a holding register, multiplexer, and other miscellaneous control logic. Diagrams of the input control and related signals are given in figures 4-6 to 4-9, for all the possible combinations of input frames.

If the LM selects the input section by dropping input-select (IS*) to a low level and providing input strobes (IST), on each falling transition of IST* the SCLA places information cells




Figure 4-6. Input Control Timing Diagram - ODD, Data and Supervision

(address, data, or supervision) on the input bus. The LM picks up information on the rising edge of IST*. This transference continues until the input control logic activates the IEN signal on the input bus, indicating the last cell. The LM discontinues IST* and raises ISI*, at which time the input control again is in an idle state.

Assume for the following discussion that SAV1*, DAV1*, and ODD* are active. IS* going low forces SELI1* to a low level if IER* is high (inactive). SELI1* is ORed with SELI2* to produce SELI, which releases the input control states register (IC1 and IC2). (In the idle state, SELI is logical 0, holding IC1 and IC2 in a set condition.) DAV1*, DAV2*,

ODD1*, ODD2*, SAV1* and SAV2* are applied to the inputs of a D-type holding register that is loaded on the rising transition of SELI. The outputs are connected to a 2-to-1 multiplexer, which is controlled by SELI2*. In this case, SELI2* is high since SELI1* is active (they are mutually exclusive); DAV1*, ODD1* and SAV1* become transformed on the outputs of the multiplexer to data-available-hold (DAVF*), output-data-demand-hold (ODDF*), and status-available-hold (SAVF*), respectively. These signals are used to determine the state changes as shown in figure 4-10.

The input states are decoded by a 2-to-4 decoder. The decoded states are defined as follows: State 0 is IADD $\,$




Figure 4-7. Input Control Timing Diagram - ODD Only

(SCLA address with or without ODD bit is placed on the input bus), State 1 is IDATA (data from the synchronous receiver is placed on the bus), State 2 is ISUP1 (the first supervision word is placed on the bus), State 3 is ISUP2 (second supervision word is placed on the bus). The decoder is enabled by a flip-flop that is clocked with the first leading edge of input-strobe (IST) low-to-high transition) after SELI is active.

IC1 and IC2 are $J\overline{K}$ flip-flops. The input control states always switch to input-address (IADD) state on the first IST after selection, since IC1 and IC2 are both set prior to IST, which makes their \overline{K} inputs low. Since DAVF* is active, the J inputs to IC1 and IC2 are logical 1 and 0, respectively, causing the change to the IDATA state. State changes to ISUP1 and ISUP2 on subsequent ISTs are automatic provided

ISTs are present and the SCLA is still selected. In the ISUP2 state the IEN signal is produced by the states decoder, telling the LM that the last information cell is on the input bus.

During the IADD state, only ODDF* was active at the time of selection, the inactive DAVF* and SAVF* are NANDed to produce IEN. If only DAVF* were active at the time of selection, the inactive SAVF* is NANDed with IDATA to produce IEN in the IDATA state.

INPUT MULTIPLEXER

The input multiplexer is common to SCLA1 and SCLA2. It provides the three-state interface with the LM input bus for




Figure 4-8. Input Control Timing Diagram - Data Only

input-format bit 2 (IF2*), input-format bit 3 (IF3*) and information-input bits (II1* thru II8*). IF1* is activated by an open-collector gate whenever SELI is a logical 1.

The input multiplexer is controlled by SELI*, SELI1*, IC1 and IC2 of the input control logic. Eight 8-to-1 multiplexer ICs are used for II1 thru II8. The respective address, data, and supervision bits from SCLA1 and SCLA2 are applied to the eight inputs of each multiplexer in such a way that the proper bit is selected for transfer to the LM, i.e., if IC1 is 1, IC2 is 0 and SELI1* is active, data bits DAT11 thru DAT81 appear at II1* thru II8*.

When SELI* is low, the three-state outputs to the II1 thru II8 bus are enabled. The 8-to-1 multiplexers for II1 and II2 have three-state outputs. The 8-to-1 multiplexers for II3 thru II8

have two-state outputs that are fed to a three-state buffer which connects the $\rm II3$ thru $\rm II8$ bus.

IF2 and IF3 are the outputs of two 4-to-1, three-state multiplexers controlled by SELI*, IC1 and IC2. They place the proper format code on the bus associated with each input control state. All inputs are "hardwired" except for the ODD flag bit which is connected to ODDF*.

INPUT LOOP ERROR

Whenever the MLIA detects an input loop error (ILE) in any loop batch, it notifies the LM via a restart loop end. If the SCLA1 used the last input loop batch, the LM activates the IER* line and selects the SCLA with one IST* and then de-




Figure 4-9. Input Control Timing Diagram - Supervision Only

selects it. When both IER* and IS* are active, a low level is applied to the D-input of the ILE flip-flop. On the trailing edge of ISTA*, the ILE is clocked to a true state. ILE1* is gated out, causing IAV1* to go low. ILES is picked up by the LM in ISUP1. Output loop error is reset by RSUP1, which results from the NANDing of ISUP1, SELI, and ISTA*.

ODD, DAV AND STATUSES RESET

All resetting of ODD, DAV and status flags occurs at the time each respective bit of information is accessed by the LM.

If the LM is accessing an ODD address, ODD is reset on the rising edge of ISTA* when ADD, ODDF and SELI are at logical 1.

Reset-data (RDATA*) is enabled by IDATA, SELI1 and ISTA*. RDATA* direct-resets a D-type flip-flop. The Q output (low) of the flip-flop indirectly causes RDAV to go

low, resetting DAV, which in turn sets the D-type flip-flop back to its original state.

PE, DTO, OLE, and NCNA are loaded into the status register when IS* is activated. The outputs of this register are fed to the input multiplexer for access by the LM. If OLES is active, the OLEL flip-flop is reset on RSUP1. PE, DTO, or NCNA flip-flops are reset at RSUP2, if their corresponding PES, DTOS, or NCNAS signal is high.

Upon command, the SCLA can be programmed to post or ignore status. If ISON is active, SAV* is allowed to go low, causing IAV* activation when any of status condition becomes true. When ISON is logical 0, SAV* remains high.

RSYN is a nonstored, momentary command from the processor, telling the input section of the SCLA to drop and then re-establish character synchronization. It is applied to the synchronization search logic, which has the same effect as activating ION as described in the Character Assembly paragraph.




Figure 4-10. Input Control States Diagram

MODEM INTERFACE

The modem interface provides the level converting receivers and drivers to interface the input signals (± 12 volts nominal) with the logic used on the SCLA.

DU138-A INTERFACES

The DU138-A SCLA interfaces with a modem conforming to EIA Standard RS232C or CCITT V.24. The RS232C signals are considered in the marking, off, or logical 1 condition when the voltage level is more negative than minus three volts with respect to signal ground. The signals are considered in the spacing, on, or logical 0 condition when the voltage is more positive than plus three volts with respect to signal ground. The SCLA driver outputs (RS-232) are, for the marking condition, less than -8.0 volts, and for the spacing condition, greater than +8.0 volts.

Signal Logic

The modem interface monitors the received signals of data-set-ready (DSR), data-carrier-detect (DCD), quality-monitor (QM) and signal-quality-detector (SQD) for a change in condition. It also monitors RI for a logical 1-to-0 transition. These changes are reported in supervision word 1. The modem interface contains the logic for the internal loopback test mode so that the following input and output signals are connected: SD to RD; RTS to CTS; DTR to DSR, RI, and SQD; and NSYN to QM and DCD. In the internal loopback test mode, serial-clock-transmit (SCT) and serial-clock-receive (SCR) are supplied by an internally generated 2.4-kHz clock.

All received modem signals are inverted by their associated receivers. The resulting signals are applied to the 2-to-1 multiplexers used for the internal loopback test mode. At this point, DSR*, DCD*, QM*, SQD* are presented to a change-detecting circuit. If there had been a change in any of the signals, their present condition would be stored in the modem status register. At the same time the modem status


(MODST) flip-flop is set to logical 1, which causes IA* to activate when ISON is a 1; this indicates to the LM that the SCLA has a status change to report.

The change-detecting circuit consists of a D-type flip-flop of the modem status register, an inverter and an exclusive OR gate. If, for example, DCD* is low and data-carrier-detect-status (DCDS) is high, there is no change detected since both are logical 1. DCD* then makes a 1-to-0 transition. The exclusive ORing of these two signals produces a low level which is inverted, ORed, and applied to a NAND element, the output of which sets MODST flip-flop if it is not already set. The setting of MODST produces a lock pulse to the register, thus updating it to the change in DCD, along with the present status of the other modem signals connected to the inputs of the register.

This change-detecting circuit is now primed to respond in the same manner when DCD* makes a logical 0-to-1 transition. Changes in SQD, DSR, and QM are reported in an identical way. A timing diagram of the modem interface signals is shown in figure 4-11.

The ring-indicator-status bit (RIS) is also stored in the modem status register, but only a logical 1-to-0 transition of RI sets MODST and causes RIS to go to a logical 1. The next time that MODST is set, if not caused by RI, RIS changes to a logical 0. The RI detection circuit consists of an exclusive OR gate, a NAND gate, an inverter, one element of the register, and a resistor-capacitor network. When the RI* line changes to a low level, the capacitor discharges through the resistor until the voltage across the capacitor reaches ground potential. The input to the register is then armed with a high level. When RI* makes a low-to-high transition, the MODST flip-flop sets, since both inputs to the NAND gate are high. The high level at the input to RIS is clocked This level goes down 200 to 400 into the register. nanoseconds afterwards, when the capacitor charges to the turn-on potential of the exclusive OR gate.

The MODST flip-flop is reset at the time the first status word is picked up by the LM with RSUP1. When it is logical



DU 138-A SCLA ONLY

Figure 4-11. Modem Interface Timing Diagram

0 and is applied to the reset of the MODST flip-flop, ISON inhibits the setting of MODST.

Modem Clock Strapping

In normal operation, the DU138-A SCLA receives two clock signals from the modem: serial-clock-receive (SCR) and serial-clock-transmit (SCT). In order to allow two SCLAs to communicate without a modem, or an SCLA to communicate directly to a synchronous terminal without a modem, there is a strapping option that provides for transmission of external-transmit-clock (EXTC). This strapping is provided in the modem connector. Three different clock rates are available, depending on the strapping configurations used. The strapping configurations and their associated clock rates are given in table 4-1.

TABLE 4-1. STRAPPING CLOCK RATES

Strap	Rate
F1 to TCLK	9.6 kHz
F2 to TCLK	4.8 kHz
F4 to TCLK	2.4 kHz

DU139-A INTERFACES

The DU139-A SCLA interfaces a modem that is compatible with AT&T 301/303 Data Sets. Signals from these modems

are considered in the marking, off, or logical 1 condition when the current into a 100-ohm load is less than 5 milliamperes. These signals are considered in the spacing, on, or logical 0 condition when the current into a 100-ohm load is greater than 23 milliamperes.

Two signals, ring-indicator (RI) and data-terminal-ready (DTR), conform to the EIA RS-232-C standard. These signals are considered in the marking, off, or logical 1 condition when the voltage level is more negative than minus three volts with respect to signal ground. The signal is considered in the spacing, on, or logical 0 condition when the voltage is more positive than plus three volts with respect to signal ground. The SCLA driver outputs (RS-232) are, for the marking condition, less than -8.0 volts, and for the spacing condition, greater than +8.0 volts.

The modem interface monitors the received signals of DSR and DCD (the AGC Lock on 303 Data Set) for a change of condition. It also monitors RI for a logical 1-to-0 transition. These changes are reported in input supervision word 1. The modem interface contains the logic for the internal loopback test mode so that the following output and input signals are connected: SD to RD, RTS to CTS, DTR to DSR, and LT to DCD and RI. In the internal loopback test mode, serial-clock-transmit and serial-clock-receive are supplied by an internally generated 2.4-kHz clock.

All received modem control signals (CTS, DSR, DCD, and RI) are inverted by their associated receivers. The resulting signals are applied to two 2-to-1 multiplexers used for the self-test mode. Two outputs of a multiplexer (DSR* and DCD*) are presented to a change-detecting circuit. If there had been a change in either of the signals, their present

74700700 C

condition would be stored in the modem status register. At the same time, MODST flip-flop is set to logical 1, which causes IA to activate if ISON is logical 1. This indicates to the LM that the SCLA has a status change to report.

The change-detecting circuit consists of D-type flip-flop of the modem status register, an inverter, and an exclusive OR gate. If, for example, DCD* is low and DCDS is high, there is no change detected since both are logical 1. DCD* then makes a 1-to-0 transition. The exclusive ORing of these two signals produces a low level which is inverted, ORed, and applied to a NAND element, the output of which sets MODST flip-flop if it is not already set.

The setting of MODST produces a clock pulse to the register, thus updating it to the change in DCD, along with the present status of the other modem signals connected to the inputs of the register. This change-detection circuit is now primed to respond in the same manner when DCD* makes a logical 0-to-1 transition. Changes in DSR are reported in an identical way. A timing diagram of the modem interface signals has been presented in figure 4-11.

The ring-indicator-status (RIS) bit is also stored in the modem status register, but only a logical 1-to-0 transition of RI sets the MODST flip-flop, and causes RIS to go to a logical 1. The next time that MODST is set, if not caused by RI, RIS changes to a logical 0. The RI detection circuit consists of two buffers, a NAND gate, an inverter, one element of the modem status register, and a resistor-capacitor delay network. When the RI* line changes to a low level, the capacitor discharges through the resistor until the voltage across the capacitor reaches ground potential. The input to the modem status register is then armed with a high level. When RIA* makes a low-to-high transition, the MODST flip-flop sets, since both inputs to the NAND gate are high. The high level at the modem status register is clocked into the register by MODST, causing RIS to go to a logical 1. The input to the modem status register goes down 200 to 400 nanoseconds afterwards, when the capacitor charges to the turn-on potential of the buffer. The next time that the modem status register is clocked by MODST, RIS goes to logical 0, if RI did not cause the setting of MODST.

The MODST flip-flop is reset at the time the first status word is picked up by the LM with RSUP1. When it is logical 0 and is applied to the reset of the MODST flip-flop, ISON inhibits the setting of MODST.

DU140-A INTERFACES

The DU140-A SCLA interfaces a modem in which two types of interface signals are used. The high data rate signals, including clocks and data, meet the CCITT V.35 balanced interface standard. The control signals have the electrical characteristics of the EIA RS232C standard.

The CCITT V.35 signals are considered in the marking or logical 1 condition when the terminal-to-terminal voltage is 0.55 ± 20 percent so that A terminal is positive with respect to the B terminal. The signals are considered in the spacing or logical 0 condition when the terminal-to-terminal voltage is reversed. These signals are terminated by a 100-ohm resistive load.

The RS-232-C signals are considered in the marking, off, or logical 1 condition when the voltage level is more negative than -3 volts with respect to signal ground. The signals are considered spacing, on, or logical 0 condition when the

voltage is more positive than +3 volts with respect to signal ground. The SCLA driver (RS-232-C) outputs are, for the marking condition, less than -8.0 volts, and for the spacing condition, greater than +8 volts.

The modem interface monitors the received signals of DSR and DCD for a change of condition. It also monitors RI for a logical 1-to-0 transition. These changes are reported in input supervision word 1. The modem interface contains the logic for the internal loopback test mode so that the following output and input signals are connected: SD to RD, RTS to CTS, DTR to DSR and LT to DCD and RI. In the internal loopback test mode, serial-clock-transmit and serial-clock-receive are supplied by an internally generated 2.4-kHz clock.

All received modem control signals (CTS, DSR, DCD and RI) are inverted by their associated receivers. The resulting signals are presented to a change-detecting circuit. If there had been a change in either of the signals, their present condition would be stored in the modem status register. At the same time, MODST flip-flop is set to logical 1 which causes IA to activate if ISON is logical 1. This indicates to the LM that the SCLA has a status change to report.


The change-detecting circuit consists of D-type flip-flop of the modem status register, an inverter, and an exclusive OR gate. If, for example, DCD* is low and DCDS is high, there is no change detected since both are logical 1. DCDA* then makes a 1-to-0 transition. The exclusive ORing of these two signals produces a low level which is inverted, ORed, and applied to a NAND element, the output of which sets MODST flip-flop if it is not already set.


The setting of MODST produces a clock pulse to the register, thus updating it to the change in DCD, along with the present status of the other modem signals connected to the inputs of the register. This change-detection circuit is now primed to respond in the same manner when DCDs makes a logical 0-to-1 transition. Changes in DSR are reported in an identical way. The timing of the modem interface signals has been shown in figure 4-11.


The ring-indicator-status (RIS) bit is also stored in the modem status register, but only a logical 1-to-0 transition of RI sets the MODST flip-flop, and causes RIS to go to a logical 1. The next time that MODST is set, if not caused by RI, RIS changes to a logical 0. The RI detection circuit consists of two buffers, a NAND gate, an inverter, one element of the modem status register, and a resistorcapacitor delay network. When the RI* line changes to a low level, the capacitor discharges through the resistor until the voltage across the capacitor reaches ground potential. The input to the modem status register is then armed with a high level. When RI* makes a low-to-high transition, the MODST flip-flop sets, since both inputs to the NAND gate are high. The high level at the modem status register is clocked into the register by MODST, causing RIS to go to a logical 1. The input to the modem status register goes down 200 to 400 nanoseconds afterwards, when the capacitor charges to the turn-on potential of the buffer. The next time that the modem status register is clocked by MODST, RIS goes to logical 0 if RI did not cause the setting of MODST.

The MODST flip-flop is reset at the time the first status word is picked up by the LM with RSUP1. When it is logical 0 and is applied to the reset of the MODST flip-flop, ISON inhibits the setting of MODST.


This section contains the diagrams for the communications line adapter logic circuitry. A key to the logic symbols used in these diagrams is provided on sheet two of the diagrams.











74700700 L



























5-13














5-17






































This section covers troubleshooting, card replacement, card repair, maintenance checks, and preventive maintenance. In order for the SCLA to operate, the system must be operating. Refer to section 2 for system operation.

TROUBLESHOOTING

Troubleshooting is facilitated by the use of an Extender Board, CDC Part No. 74555600. The extender board is oriented so that its female connector is on the left when viewed from the front of the card cage assembly. The extender board is inserted into the card cage assembly in place of the suspected faulty SCLA card. The SCLA is then inserted into the guide rails of the extender board. All points on the SCLA card are thus made readily accessible for troubleshooting.

TEST EQUIPMENT

The following two items of test equipment are recommended for troubleshooting the SCLA circuit cards:

- 1. Oscilloscope, Tektronix Model 475, or equivalent
- Volt-Ohm-Milliammeter, Simpson Model 261, or equivalent.

ON-LINE DIAGNOSTICS

On-line diagnostics are used to isolate trouble to the module level. This method is enhanced by the operator, or repair personnel, periodically checking the error counters built into the on-line diagnostic system. This method is preferred since it usually provides successful trouble isolation without creating system downtime.

OFF-LINE DIAGNOSTICS

Off-line diagnostics are used to isolate trouble to module and chip (IC) level. Solid or intermittent errors are found by using this method. In most cases, the solid error is located without difficulty, while the intermittent error may prove more difficult to detect and more exhaustive checks will be required to isolate the error. System downtime is a serious problem when off-line diagnostic methods are used and should be avoided if possible.

PIN CONNECTIONS AND SIGNALS

The following tables serve as troubleshooting aids by facilitating the monitoring of SCLA interface signals. The LM-to-SCLA interface signals with associated pin connections are listed in table 6-1. SCLA DU138-A modem interface signals using three different cables are listed in tables 6-2, 6-3, and 6-4. SCLA DU139-A signals and cable connections are listed in table 6-5, and table 6-6 lists SCLA DU140-A signals and cable connections.

CARD REPLACEMENT

To remove and reinstall SCLA cards in the card cage assembly, proceed as follows:

- Set both CLA1 and CLA2 enable/disable toggle switches on the card handle to OFF positions.
- 2. Remove SCLA modem cables.
- Trip plastic ejectors at top and bottom of SCLA card handle.
- 4. Grasp card by handle and pull card from card cage.
- Inspect pins on cage backplane for bent, missing, or damaged pins.
- Using caution described in Installation paragraph, section 3, insert proven card into cage slot and firmly engage card into connector on cage backplane.
- Connect SCLA modem cables to connectors on card handle.
- 8. Set each address switch pair to the proper address setting.
- Set both CLA1 and CLA2 enable/disable toggle switches on the card handle panel to on (enabled) positions.

NOTE

SCLA cards can be removed from and reinstalled in the card slots while the system is operating.

CARD REPAIR

The repair of the SCLA circuit card includes removing and installing integrated circuits, cutting copper foil conductors to facilitate wiring changes, and adding discrete wires and components.

NOTE

Repair of circuit card on-site is not authorized per maintenance contract. A faulty card should be replaced by a proven spare. However, for emergency card repair, the following information is provided.

Usually, failure analysis is effective only when the defective circuits are received in the condition the card was in when the failure occurred. Therefore, the following general precautions are given to minimize further damage to either the printed circuit board or any component (integrated circuit or discrete components) on the board:

 Refrain from multiple bending of component leads. A lead may break off after being bent only a few times.

TABLE 6-1. LOOP MULTIPLEXER-TO-SCLA INTERFACE SIGNALS

SCLA Pin No.	Signal	Mnemonic	Function	Signal Destination
18/59 †	Input Available SCLA1	IAV1	Notifies LM that SCLA1 has input	LM
19/58 †	Input Available SCLA2	IAV2	SCLA2 has input	LM
231	Input Error	IER	Notifies SCLA of error on last input frame	SCLA
232	Input End	IEN	Notifies LM that present information is last	LM
220 thru 222	Input Format Bits 1 thru 3	IF1 thru IF3	Informs LM of address, data, or supervision on information bus	LM
45/88 [†]	Input Select SCLA1	IS1	LM selects SCLA1 input	SCLA
46/87 [†]	Input Select SCLA2	IS2	LM selects SCLA2 input	SCLA
234	Input Strobe	IST	LM notifies SCLA of access	SCLA
223 thru 230	Information Input Bits 1 thru 8	II1 thru II8	Information to LM (data, address, supervision)	LM
283	Output Select Clear	osc	LM deselects SCLA output	SCLA
282	Output Select	OSL	LM presents SCLA address	SCLA
271 and 272	Output Format Cell Bits 2 and 3	OF2 and OF3	Informs SCLA of address, data, or supervision on information bus	SCLA
285	Output Strobe	OST	LM notifies SCLA of information present	SCLA
273 thru 280	Information Output Bits 1 thru 8	IO1 thru IO8	Information to SCLA (data, super- vision, address)	SCLA
281	Output Error	OER	Notifies SCLA of errors in last frame	SCLA
249	Master Clear	MCL	Clears SCLA	SCLA
254	Reference Frequency	RF1	9.6 kHz Clock	SCLA

†Signals are available at two different pins, depending on location of card in card cage.

TABLE 6-2. SCLA DU138-A WITH CABLE XA130-A SIGNALS AND PIN CONNECTIONS

	Desig	nation	901	a. ,	
Description	RS-232-C	CCITT V.24	SCLA Pin No.	Signal Description	Modem Pin No.
Protective Ground	AA	101	1 [†]		1 †
Transmitted Data	BA	103	2		2
Received Data	ВВ	104	3		3
Request to Send	CA	105	4		4
Clear to Send	СВ	106	5		5
Data Set Ready	сс	107	6		6
Signal Ground	AB	102	7	NA	7
Received Line Signal	CF	109	8		8
F Clock (9.6 kbps)			9		9
F/2 Clock (4.8 kbps)			10		10
F/4 Clock (2.4 kbps)			12		12
M Clock			13		13
Serial Clock Transmit	DB	114	15		15
Serial Clock Receive	DD	115	17		17
Data Terminal Ready	CD	108.2	20		20
Ring Indicator	CE	125	22		22
External Transmit Clock	DA	113	24		24
T Clock (TCLK)			25		25

†Cable shield terminated to connector shell and pin 1 at each end.

TABLE 6-3. SCLA DU138-A WITH CABLE XA129-A SIGNALS AND PIN CONNECTIONS

	CLA Connector		
Pin No.	Description	Signal Flow	Modem Pin No.
1 [†]	Protective Ground (AA)	←→	1 †
2	Transmitted Data (BA)		2
3	Received Data (BB)		3
4	Request to Send (CA)		4
5	Clear to Send (CB)	←	5
6	Data Set Ready (CC)	-	6
7	Signal Ground (AB)	← →	7
. 8	Revd Line Sig Detector (CF)	-	8
11	Quality Monitor	-	11
14	New Sync		14
15	Serial Clock TX (DB)	-	15
17	Serial Clock RX (DD)	←	17
21	Signal Quality Detector (CG)	-	21
1	e shield terminated to connector oin 1 at each end.	shell	

- To avoid damage to the substrate of an integrated circuit chip, do not twist its leads.
- Heat application periods from a soldering iron must not exceed five seconds. Excessive heat can damage or shorten the life of components and loosens the copper foil from the printed circuit boards.

REMOVAL OF INTEGRATED CIRCUITS

Integrated circuits (ICs) are removed from a card as follows:

- Heat the solder connections on the back side of the board with a miniature soldering iron. Use a slight rocking motion to help spread the heat. Solder will flow in about two seconds. Immediately withdraw melted solder from the connection with a "solder sucker." Repeat this procedure for all connections.
- Using a sharp knife, loosen the wire leads on the IC chip from the holes. If some of the leads do not come free of the holes, it may be necessary to remove solder from the front side of the board also. Carefully lift chip from board.
- Remove excess solder and clean the board with a soft bristle brush and a solvent, preferably trichloroethylene.

TABLE 6-4. SCLA DU138-A WITH CABLE XA132-A SIGNALS AND PIN CONNECTIONS

	CLA Connector	Ciam al	Madam
Pin No.	Description	Signal Flow	Modem Pin No.
1	Protective Ground (AA)	←	1 †
2	Transmitted Data (BA)		2
3	Received Data (BB)		3
4	Request to Send (CA)	-	8
5	Clear to Send (CB)	-	
6	Data Set Ready (CC)		20
7	Signal Ground (AB)		7
8	Revd Line Sig Detector (CF)	-	4
9	F Clock (9.6 kbps)	¬ -	5
10	F/2 Clock (4.8 kbps)		
12	F/4 Clock (2.4 kbps)		·
15	Serial Clock TX (DB)	4	15
17	Serial Clock RX (DD)	1-+1-	17
20	Data Terminal Ready (CD)		6
24	External TX Clock (DA)		
25	T Clock		

and pin 1 at each end.

INSTALLATION OF INTEGRATED CIRCUITS

Integrated circuits may be installed as follows:

- Correctly position a new integrated circuit on the board. Using a miniature soldering iron, solder the two end pins of the circuit to the board (typically pins 1 and 8). Make sure solder does not flow above the first bend of the circuit pin.
- Solder the remaining pins to the board, using a crochet hook to press the pins down while being soldered.
- Clean the board and inspect all solder joints.

CUTTING COPPER FOIL CONDUCTORS

Copper foil conductors can be cut as follows:

- With a sharp knife, cut the copper foil in two places approximately 1/32-inch (1 mm) apart.
- Peel off the copper strip between the two knife cuts. It is not necessary to remove the entire copper strip.

TABLE 6-5. SCLA DU139-A WITH CABLE XA136-A SIGNALS AND PIN CONNECTIONS

	CLA Connector	Q!	37 - 3
Pin No.	Description	Signal Flow	Modem Pin No.
2	Request to Send		D
3	Local Test	│ ── 	G
4	Signal Ground		G'
5	Signal Ground		E'
6	Signal Ground	- 	C'
10	Transmit Clock	- - - - - - - - - - - 	J
11	Signal Ground		J'
12	Signal Ground	- 	$\mathbf{L_{t}}$
13	Receive Clock	←	L
14	Signal Ground	- - - 	D'
15	Receive Data	 	K
- 16	Signal Ground		К' .
17	Transmit Data	 	E
18	Clear to Send	←	С
19	Carrier Detect	←	M
20	Data Terminal Ready		Μ¹
22	Ring Indicator	——	F'
23	Data Set Ready	← →	F

ADDING DISCRETE WIRES

A tinned wire may be soldered to the pad on a printed circuit board or to an integrated circuit pin, but not to the very thin copper foil paths. It is not necessary to twist the wire around the pin of the integrated circuit before soldering.

A discrete wire may be soldered to a lifted integrated circuit pin also. This is done only when the integrated circuit lead is disconnected from the pad, bent parallel to the surface of the board and cut off, leaving a 1/8-inch (3 mm) stub. The wire is held against the stub of the pin and soldered. This type of joint must be insulated with a plastic sleeve or equivalent insulator.

REPLACEMENT OF CONNECTOR PINS

The removal and installation of damaged pins in the SCLA modem connectors is facilitated by the use of CDC Field Repair Kit, Part No. 74762000.

MAINTENANCE CHECKS

The LED indicators on the SCLA card handle are lighted when the LM is inputting and outputting to the SCLA.

TABLE 6-6. SCLA DU140-A WITH CABLE XA137-A SIGNALS AND PIN CONNECTIONS

	CLA Connector	Q:1	36 - 3
Pin No.	Description	Signal Flow	Modem Pin No.
1	Protective Ground		A
4	Request to Send		С
5	Clear to Send	 	D
6	Data Set Ready	4 8 −	E
7	Signal Ground		В
8	Rcvd Line Sig Det	◆	F
9	Serial Clock TX (B)	←	a
10	Serial Clock TX (A)		Y
12	Serial Clock RX (B)	←	X
13	Serial Clock RX (A)	←	v
14	Received Data (B)	◆	Т
15	Received Data (A)	←	· P
16	Send Data (B)		R
17	Send Data (A)	\rightarrow	S

Note: Signals designated (A) and (B) are balanced pairs, conforming to CCITT Std V.35; all other signals conform to RS-232-C.

Observing these LEDs can readily indicate modem or system errors to the operator. When the RD indicator is blinking, it indicates that the SCLA is receiving data from the modem; when the SD indicator is blinking, it indicates that the SCLA is sending data to the modem; a lighted RTS indicator shows that request-to-send is active from the SCLA; and a lighted DCD indicator shows that data-carrier-detector signal from the modem is active.

Suspected input power failure to the card may be monitored for +5 vdc at the card.

PREVENTIVE MAINTENANCE


Preventive maintenance of the SCLAs is minimal. Excessive handling of cards may induce faults and is thus discouraged. However, the following should be performed at regular intervals:

- Use spare cards periodically to ensure integrity of the spares.
- Inspect connectors and cables for fraying or other damage.
- When a card is removed, inspect connectors at card cage backplane for bent, damaged, or burned pins.

* y ****

This section contains the parts lists and assembly drawings for the three types of the synchronous communications line adapter and their associated cable assemblies. The lists are provided primarily for reference purposes. Field repair of SCLA cards by parts replacement is neither authorized by

any maintenance contract nor is such on-site repair recommended. System repair is to be accomplished via card replacement with the spares provided. However, in the event of multiple card failures, exhausting spares, the parts information is furnished.



CONTROL DATA

AA 2709 REV. 7-75

AA 2709 REV. 7-75

ASSEMBLY PARTS LIST

S = SPARE PART N = NON SPARE PARTS

MF


748	73.	881	N	CLA	וטוי	SYNC	CLA	RS	232	MODEM	им	'	2551	13	/30/77	02	123,	78	1/	3
ASS NU	EMBL	ř	REV	CLASS	DW SZ			ASSE	MBLY (DESCRIPTION	DES		FIRST		'RELEASE DATE	Pi	DATE		PAGE	
FIND	DW SZ	_	PART			UANTITY	UNIT			PART DESC	LIPTION			IN/OUT	CHANGE ORD.	T	PATE	MAKE/E	UY P	ĸ
MBER	_			-+			MEAS.							-	NUMBER		ECTIVE	PART		-
55	Α	090		. 1		200	PC			CH FLAT PH	- H NO.	2		IN				PPP	- 1	
15	C	090	_			300	PC			TUBULAR				IN	i			PPP	- 1	
13	С	090				500	PC			TUBULAR				IN	ļ	1		PPP		
58	4	101				200	PC			N MACHINE		15		IN				PPP		
47	Α	101				200	PC			PHL MACH S	CH 4-40			IN		ļ		PPP	- 1	
56		101				200	PC	WAS						IN				PPP		
48	Α	151				100	PC	-		ATED CIRCU	11 74651			IN		ì		1	- I	
28	Α	151				300	PC			T 74L00				IN	•	l		PPP		
38	В	151	-			600	PC	_	-	T 74L04	• • • • •			IN		1	. i	PPP	- I	
42	A	151				100	PC			ATED CIRCU				IN				PPP		
95	A	151				100	PC			DUAL-IN-L	TIME		050					PPP	٠,	
39	C	151				100	PC			BUFFER		*	050	IN			}	PPP	- 1	
53	A	151				500	PC			482B 472B				IN		ł		PPP		
30	A	151				200 200	PC	_	742					IN	E	Ì	1	PPP	- 1	
21	A	151				[PC			IRCULT TYPE	. 741.10	T T	1 3	IN		1		PPP		
23	٨	151				500				IRCUIT TYP				IN	l		i	PPP	- 1	
43	Δ	151				100	PC			IRCUIT TYP				IN	J	1		PPP	- 1	
		151				300	Pr			IRCUIT TYP		• •		IN				PPP	- 1	
33	Δ	151	-			200	PC			IRCUIT TYP			IK F	IN		1	1	PPP	- 1	
26 24	Δ		56			400	PC			74 J	- 41,24 0	-	J	IN		ļ		PPP		
27	li		63.	- 1		100	PC			1 TTL DUAL	DECODER			IN	008181	02	2275		-	
	Δ	171				200	PC			N7420				IN	008181		227		اه	
41 32	Δ	171				400	94			BIT				IN	000101	0-	"	PPP		
20	Ĉ	245				200	PC			D .25# 470	OHMS			IN]		PPP	5	
72	c	245		(200	PC			D .25# 100				IN				PPP	5	
19	c	244				200	Pr	_	-	D .25# 150				IN		1		PPP	5	
73	č	245				200	PC			D .25* 620				ÎN				PPP	4	
18	č	245				200	PC			D COMP5		нм	١	IN		1		PPP	4	
66	c	245				500	PC			IER SILICO				IN		į.		PPP	4	
17	c	245				200	PC			AD METALIZ			1 MF	IN	008106	12	307	PPP	4	
70	č	245				600	IN			LECTICA GA				IN		ľ		PPP	5	
52	Ă	361				300	PC			PATYPE 148				IN		1		PPP	4	
49	Δ	361				500	PC			PATYPE 148				11				PHP.	4	
14	A		0.79			200	PC	-		AL HOLLOW		ND	.105	IN	[PPP	4	
47	Δ	388		- 1		200				LVERED MIC		-		IN		1		PPP	4	

ARDEN HILLS

SPARE CODE
S = SPARE PARTS
N = NON SPARE
PARTS **GD**CONTROL DATA CORPORATION ASSEMBLY PARTS LIST 2551 11/10/77 02/23/78 2/ 3 74873361 N CLA D KYNC CLA HS 232 MODEM REV CLASS DW PROCESSING DATE 1000 PC INT CKI 7404
1200 IN WIRE 26AWG KYNAM GREEN
1200 PC CONN-MECTANSULAR-MALE PLUG
1200 PC MICROCIRCUII TYPE 7400 (SPPC)
1200 PC MICROCIRCUII TYPE 7400 (SPPC)
100 PC CAPACITOR IU VF 15V IANT
100 PC CAPACITOR IU VF 15V IANT
100 PC NAMF PLATE 10ENTIFICATION SMAL
100 PC HANDLE SLKSCRND SYNCH CLA
100 PC SYNCH CLA MS232 MUDEM FAH.
100 PC CAP AHRAY 220 PF
100 PC CAP AHRAY 220 PF
100 PC CAPACITOR LED
1200 PC CAPACITOR CERAMIC DISC 0 01 U
1200 PC STICH CANGE CONTACT 3ND ROW
1200 PC STICH COKNA TORGLE 1 THHU 4 P
15F PC SYNCH CLA RS 232 MUDEM
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 PC STICH COKNA TORGLE 1 THHU 4 P
1200 IN OUT CHANGE ORD. DATE FIND DW NUMBER SZ PART NUMBER 008181 022278 PPP5 22 8 39389700 IN PPP4 PPP2 6 A 51856103 59 A 52629925 ΙN PPP4 3 C 53397814 IN 008181 022278 IN 008181 022278 IN 008181 022278 29 A 66299099 A 66299100 PPP4 PPP4 A 66299103 A 72003616 C 73954300 PPPA ĮΝ 74618502 PYF4 PPP4 IN D 74685701 A 74870522 IN IN PYP 50 DUDA IN IN A 74870525 PPPL PPP4 A 74870580 A 74870616 A 74870625 A 74870626 74870632 PPP 2222222222 15 5 PPP4 1 N PPP4 A 74870638 A 74872299 PPP PPP4 PC SWTCH LOCKN3 TOGGLE I THPU 4 P
PC SYNC LOCKN3 TOGGLE I THPU 4 P
PC HSS PKG 10 0K OHMS
PC IC 74186N TIL GUAD 2 INPUT OR
PC IC 74151A TIL DATA SEL MUX
PC IC 8214 TIL DUAL 4/1 MUX
PC IC 74174 TIL HEX D F/F W/CLEAH
PC IC 74175 TIL GUAD D F/F W/CLEAH
PC IC 74157 TIL GUAD 2=INPUT MUX
PC IC 7475 TIL 4+IT HISTAB LATCH
PC IC 7408 TIL GUAD 2=INPUT AND
PC IC 7408 TIL GUAD Z=INPUT AND
PC IC 70NECTOR LOCKING DEVICE D 74873383 A 75009943 A 77603738 A 88881100 F F 200 RFF4 45 IN 008181 022378 IN 008181 022278 PPR4 63 600 PC 100 PC 900 PC 200 PC 200 PC 100 PC 400 PC 400 PC 008181 022278 008181 022278 008181 022278 A 88882800 A 88882900 31 65 IN 22222 IN 008181 022278 PPP4 IN 008181 022278 PPP4 IN 008181 022278 PPP4 61 A 88885400 25 A 88886400 44 A 88886700 35 A 88897000 IN 008181 022278 IN 008181 022278 IC 7408 TTL QUAD C-INPUT AND CONNECTOR LOCKING DEVICE IC 7403 TTL QUAD C-IN POS NAND IC 7474 TTL QUAL U EUGE F/F 54 C 94288024 0004 222 IN 008181 022278 96744154 008181 022278 PPPA 96744156 ARDEN HILLS

GDCONTROL DATA CORPORATION **ASSEMBLY PARTS LIST** 748/3381 N CLA D CYNC CLA RS 232 MODEM DM 2551 11/30/77 02/23/78 3/ 3 PROCESSING DATE ASSEMBLY REV CLASS DW SZ ASSEMBLY DESCRIPTION DESIGN SOURCE RELEASE FIND DW NUMBER SZ PART UNIT MEAS. IN/OUT CHANGE ORD. DATE PART TYPE QUANTITY PART DESCRIPTION HIGHEST FIND NUMBER = 74 ARDÉN HILLS

AA 2709 REV. 7-75



GD CONTROL DATA CORPORATION

ASSEMBLY PARTS LIST

748736	12	к	CLA	D	SYNC CLA COAXIAL	DM	2551	12/19/77	06/20/78	1/3
ASSEMBL NUMBER	,	REV		SZ.	ACCELLEL V. DESCRIPTION	DESIGN SOURCE	FIRST USAGE	RELEASE DATE	PROCESSING DATE	PAGE NUMBER

FIND NUMBER	DW SZ	PART NUMBER	QUANTITY	UNIT MEAS.	PART DESCRIPTION	IN/OUT STATUS	CHANGE ORD.	EFFEC	TIVE	MAKE/BUY PART TYPE	PN	OR N
62	A	09006005	200	PC	SCR MACH FLAT PHL H NO. 2	IN				PPP1		N
12	С	09030409	300	PC	RIVET TUBULAR	IN				PPPl		N
13	С	09030419	500	PC	RIVET TUBULAR	IN			1	PPPl		N
65	A	10125102	200	PC	HEXAGON MACHINE SCREW NUTS	IN			1	PPP1		N
64	Α	10125200	200	PC	OV HD PHL MACH SCR 4-40	IN				PPPl		N
63		10125502	200]	PC	WASHER	IN			1	PPP1		N
37	A	15104200		PC	IC QUAD ZIN NAND GATE 7403		008210			PPP4		N
31	Α	15104400			TTL HEX STOR REG D-TYPE 74174	OUT		062		PPP5		N
72	Α	15104500	400	PC	ACCEPT TEST TYPE 74175	OUT	008210	062		PPP5		N
70	Α	15104800		PC	IC SPEC DUAL D TYPE FF 7474	OUT	008210	06	78	PPP5		N
56	A	15112300	300	PC	INT CKT 74L00	IN			1	PPP5		N
38	В	15112700		PC	INT CKT 74L04	IN			L	PPP5	1	N
55	A	15115300		PC	INTEGRATED CIRCUIT 9321	OUT	008210	062	78	PPP5	1	N
42	A	15116000		PC	INTEGRATED CIRCUIT 74L02	IN				PPP5	1	N
48	A	15124200		PC	16-PIN DUAL-IN-LINF	IN	000310		L.	PPP4	l	N
59	С	15124800	1		IC SN7414	OUT	008210		1	PPP4	l	N
36	A	15131300			IC 8214 TTL 2 41*14 MUX 542	OUT	008210	0650	778	PPP5		N
39	С	15134800			IC HEX BUFFER 4050	IN		İ	1	PPPS		N
58	A	15141700	P - 1	PC	IC PT14828	IN				PPPS		2 2
30	Α	15141800		PC	IC PR1472B	IN			1	PPP5	1	N
47	A	15142800		PC	IC 74251				1	PPP5		N
51	A	15142900			MICROCIRCUIT TYPE 74L10 TTL 3 MICROCIRCUIT TYPE 74L20 TTL DU	IN			1	PPP5		N
43	Α	15143000							L	PPPS		N
46	Α	15143300				IN	008210	0050	ув	PPP5		2
33	A	15143500			MICROCIRCUIT TYPE 931.00	1 7				PPPS		N
54	A	15143700			MICROCIRCUIT TYPE 9124 DL JK F IC 74L74 J	IN			1	PPPS		N
52	_	15156100			IC 1489A RECEIVER RS232C DTL		008210	0600		PPPS	ł	N
49	Ç	15163326		PC	IC 9321 TTL DUAL DECODER	_		0620		PPPS		N
55 41	C	15163327			1.C. SN7420			0620		PPP4		N
32	Ã	17184000			I.C. 4 BIT	IN			1"	PPP5	ŀ	N
24	ĉ	24500040			RES FXD .25w 110 OHMS	IN				PPP4		N
74	c	24500045	- 1		RES FXD .25# 180 OHMS	IN				PPP5		N
22	c	24500055		-	RES FXD .25# 470 UHMS	IN			1	PPP5		N,
26	č	24500063			RES FXD .25# 1000 OHMS	IN				PPP5		N
25	č	24500065			RES FXD .25# 1200 0HMS	IN				PPP5		N
	_		PROJECT ENG	INEE	ARDEN HILLS	L	<u> </u>			-		

GDCONTROL DATA CORPORATION

7487	36	512	K	CL	A D	SY	NC	CLA	COAXTAL		DM	2551	17	/19/77	06	/2	٥٧.	78 2/	3
ASS NU	MBE	LY R	REY	CLA	3 B DW 52				ASSEMBLY DESCRIPTION		DESIGN	FIRST		PELEASE DATE	P		ESSIN	G PA	GE IBER
FIND NUMBER	DW SZ		PAR	T ER	Τ	QUANTI	ITY	UNIT	PART	DESCRIPT	ION		IN/OUT STATUS	CHANGE ORD.	8.5	DATE	IVE	MAKE/BUY PARY TYPE	PN NC
73	С	34	5 A A	070			800	PC	RES FXD .25# 2	000	OHR.		IN	-		Γ		PPP5	1
77	c	1 -		082	[200		RES FXD .25# 6				IN					PPP5	IN
21	Ċ	1		087	1		400	PC	RES FXD .25# 1				IN		1		1	PPPS	
23	č			095			ebo	PC	RES FXD .25# 2				IN				1	PPP5	
20				139	1		200	1	RES FXD COMP.				IN					PPP4	
27	č		-	100			200		RECTIFIER SILI				IN					PPP5	
17	č	24	521	125	1		260	PC	CAP. FXD METAL	IZED	MYLAR .	1 MF	IN				ı	PPP5	
69	č			306	1		450	IN	WIRE.ELECT.24	GAOP	VC+UL+GF	N	IN		1		ł	PPP5	,
28	A	25	175	800	1	21	000	PC	DIODE (1N914)				IN		1		1	PPP4	
57	Α	36	186	400			100	PC	IC CHIP, TYPE 1	488			IN				1	PPP5	
49	Δ	36	186	500		1	100	PC	IC CHIP. TYPE 1						06	50	78	PPP5	
29	Α	36	186	800	1	•	400	PC			HAD 2 IN			008210	06	20	78	PPP5	ļ.
40	Δ			000			3 00	PC	INT CKT 7402 T				OUT	008210	06			PPP5	
50	Α			100			900	PC	INT CKT 7404 T					008210	06			PPP5	
41	Δ	36	187	300	1		sbo	PC	INT CKT 7420 T	-	HAL 4 IN	IPUT	OUT	008210	06	_	1 -	PPP4	
44	A			000			1 þ0	PC	INTEGRATED CIR				OUT	008210	06	20	78	PPP5	
14	Α			901			500		TERMINAL HOLLO				IN				-	PPP5	
18	A			926			spo		CAPACITOR, SILV			O PF	IN			ŀ	1	PPP4	;
19	A	-	-	935	1		400	PC	CAP, SILVERED	MICA	240PF		IN			L		PPPS	1 1
50	В	1 -		700	Ì		9þ0	PC	INT CKT 7404					008210	06			PPP4	
34	Α			700	[500	PC	IC TTL TRPL 3				OUT	008210	06	20	78	PPP4	
53				200	ŀ		+ 0 0 5 0 0	PC	1.C. 74157	FINE	I MANSMI	116.5		008210	06	١.	•	PPP5	l
75	Δ	-	-	700			200	PC	INT CKT 9024					008210	06	Ε	1	PPP5	
35				200			500	PC	IC GATE QUAD 2	- TNP	HT AND			008210	06			PPP4	l li
71		-		400		_	500	PC	I.C.DATA SELEC			4151	OUT	008210	06		1 -	PPP5	
3				814			200	PC	CONN-RECTANGUL	-			IN	000210	100	٣,	1	PPP5	
29	Δ			099	1		400	PC	MICROCIRCUIT T				IN	008210	06		7A	PPP5	
34	Ā			100	J		200	PC	MICROCIRCUIT T					008210	06		-	PPP4	
40	Ã			103			300	PC	INTEGRATED CIR			,		008210	06			PPP4	l li
16	۵		-	616			100	PC	CAPACITOR 10 V				IN	130510	"	~	["	PPP5	,
78	Ĉ			300			100	PC	NAME PLATE IDE			SMAL	IN			1		PYP4	
1	D			200			ibo	PC	SYNCH CLA COAX				IN		1			PYP4	
÷	c			700			bo	PC	INSULTR CRD ST		NER		IN		1			PPP5	
2	c			500			100		HANDL SLKSCRND			AXIA	IN		:			PYE4	
8	Α	74	870	580			BOO		INDICATOR LED				IN					PPP5	
						PROJ	ECT E	NGINEE	ARDEN	HILL	ς				_			A	

GDCONTROL DATA CORPORATION


ASSEMBLY PARTS LIST

SPARE CODE
S = SPARE PARTS
N = NON SPARE
PARTS

мF

74873612 K CLA D SYNC CLA COAXIAL DM 2551 12/19/77 06/20/78 3/ 3

23 30 PC CAPACITOR CERAMIC DISC 0 01 U 24 00 PC SOCKET RT ANGLE 2MD ROW 26 00 PC SOCKET RT ANGLE 2MD ROW 20 00 PC SOCKET RT ANGLE 3MD ROW 20 00 PC SOCKET RT ANGLE 3MD ROW 20 00 PC SWITCH THUMBMHEEL 4 STATION 20 0 PC SWITCH LOCKNS TOGGLET 1 THRU 4 P PC SWITCH LOCKNS TOGGLET 1 THRU 4 P PC SWITCH COCKNS TOGGLET 1 THRU 4 P PC SWITCH THUMBMHEEL 4 STATION 20 PC IC 74151A TIL DATA SEL MUX 10 PC IC 74151A TIL DATA SEL MUX 10 PC IC 74175 TIL QUAD P FFF W/CLEAR 470 PC IC 74175 TIL QUAD D F/F W/CLEAR 20 PC IC 74175 TIL QUAD 2-INPUT MUX 10 PC IC 74157 TIL QUAD 2-INPUT MUX 10 PC CASSETTE DATA (095-0011036 20 PC CASSETTE DATA (095-0011036 20 PC IC 7414 TIL HEX SCHMITT TRIGER 40 PC SOCKET 3 PIN 40 PC SOCKET 3 PIN 40 PC CONNECTOR LOCKING DEVICE 60 IN RISK TAPE TEFLON 1 IN WIDE IC 7403 TIL QUAD 2-IN POS NAND 10 PC IC 7403 TIL QUAD 2-IN POS NAND 11 PC IC 7403 TIL QUAD 2-IN POS NAND 11 PC IC 7403 TIL QUAD 2-IN POS NAND 11 PC IC 7403 TIL QUAD 2-IN POS NAND 11 PC IC 7403 TIL QUAD 2-IN POS NAND 11 PC IC 7403 TIL QUAD 2-IN POS NAND 11 PC IC 7403 TIL QUAD 2-IN POS NAND 11 PC IC 7403 TIL QUAD 2-IN POS NAND 11 PC IC 7403 TIL QUAD 2-IN POS NAND 11 PC IC 7403 TIL QUAD 2-IN POS NAND 11 PC IC 7403 TIL QUAD 2-IN POS NAND 11 PC IC 7403 TIL QUAD 2-IN POS NAND 11 PC IC 7474 TIL DUAL D FDGE F/F IN/OUT CHANGE ORD. DATE PN OR N FIND DW NUMBER SZ PART NUMBER QUANTITY UNIT MEAS. PART DESCRIPTION 15 A 74870616 5 A 74870629 4 A 74870630 74870632 11 A 74870638 76 A 74872299 PPP5 IN PPP4 PPP4 PPP5 IN IN PPP5 RFE4 66 D 74873613 45 A 75009943 IN 46 A 77603738 71 A 88881100 222 36 A 88881700 31 A 88882800 72 A 88882900 72 75 53 72 A 88882900 75 A 88885400 44 A 88886600 55 A 88889700 56 A 94202104 61 C 94288024 79 94997202 37 A 96744154 70 A 96744156 PPP5 IN 008210 062978 PPP5 NUMBER OF LINE ITEMS = HIGHEST FIND NUMBER = 79 ARDEN HILLS



748736 ASSEMBL NUMBER	у	CLASS	++	CLA	DIFFERENTL	υM	2551	1,2	/14/77	06/21/	78	1/	
FIND DW	NUMB							1 4 6	, , , , , ,	00, 51,	, 0	1,	3
UMBER SZ		T			ASSEMBLY DESCRIPTION	DESIGN SOURCE	FIRST		RELEASE DATE	PROCESS		PAGE	
.	09006		QUANTITY	UNIT MEAS.	PART DESCRIPTION .			IN/OUT STATUS	CHANGE ORD.	DATE EFFECTIVE	MAKE/ PAR TYP	TUY S	N I
45 A		5005	20	PC	SCH MACH FLAT PHE H NO	2		IN		TT	PPP	_	1
12 C	09030	1	30	- 1	RIVET TUBULAR	-		IN			Pot	1	- [
	09030	419	50	96	PIVET TURULAR			IN			PPF	- 1	
68 A	10125	105	20		HEXAGON MACHINE SCHEW		5	IN			PPP		1
67 A	10125		50		OV HD PHI MACH SCH 4-4	0		IN			Phi	* 1	1
66	10125		20		WASHER IC QUAD ZIN NAND GATE	-	7403	OUT	008210	06207	PPP		
37 A	15164		10	- 1	TTI HEX STOR HEG U-TYP		174	OUT	008210	06207	11: 1		-
31 A	15104 15104		40	V I	ACCEPT TEST TYPE 741/5			OUT	008210	06207	, i .	~	-
1	15104		40	PC	TO SPEC DUAL D TYPE PE		7474	OUT	008210	06207	POP	5	١
29 4	15112		30		INT CKT 74LU0			IN		1.1	PPP	5	
	15112		40		INT CKT 74L04			IN			PPP		-
27 A	15115	300	10	ח אר	INTEGRATED CIRCUIT 932	21		OUT	008210	062078			-
42 4	15116	5000	10	D PC	INTEGRATED CIRCUIT 74L	.02		ΙN			PPF		-
52 A	15124		10		16-PIN DUAL-IN-LINE		_	IN			bot	- 1	
36 A	15131		10	· - `	IC 8214 TTL 2 41414 ML			OUT	008210	06207	Pop		
39 C	15134		100		IC HEX BUFFER	- 4	050	IN			PPE	1	
50 A	15141		200	· I ·	IC pT14828 IC pR14728			IN			PPP		
	15141		200		TC 74251			IN			PPE	~	-
21 A	15146		50	• 1 .	MICROCIRCUIT TYPE 74L1	n T1	rı s	IN			PPP	~	
	15143		Sio		MICROCIRCUIT TYPE 74L2			IN			Pap	5	- 1
46 A	15143		10		MICROCINCUIT TYPE 74LE			OUT	008210	06207	PPF	5	-
33 4	15143	500	30		MICROCINCUIT TYPE 93LO	0		IN			Pot		
26 A	15143	3700	20	D Pr	MICROCIRCUIT TYPE 4L24	DL	JK F	IN			Pob		
24	15156	100	40		IC 74L74 J			IN			bot	~ 1	
49 C	15163	3326	20		TO 1489A RECEIVER HS23		DTL	IN	008210	06207		~ 1	-
27 C	15163		10		IC 9321 TTL DUAL DECOL	ER		IN	008210	06207		٧,	
41 A	17182		20		I.C. \$N7420			IN	008210	06207	Pop	7	
32 4	17184		40	- 1	1.C. 4 RIT RES FXD .25# 51 OHMS			IN			Pop	- 1	
73 C	24500		120		RES FXD .25# 62 OHMS			IN			Pop		
	24500		2600		RES FXD .25# 120 OHMS			IN			PPP		
	24500		20		HES FXD .25# 470 UHMS			IN	, i		Pop	5	
	24500	063	500		HES FXD .25# 1000 OHMS	;		IN			Pop	5	
59 C	24500		20		WES FXD .25% 10000 OHM	S		IN			Pup	5	


35	<u> </u>	NTI PRP(ROL ORA	DA TIO	TA N		ASSEMBLY	PAR	TS	LI	ST		S = S	PARE PA ON SPAR PARTS	RTS
748736	30	N	CL 4	D	CANC	ÇL۸	DIFFERENTL	ЮM	2551	1:	2/14/77	06/2	21/1	78 2,	/ 3
ASSEMBL NUMBER	Ť	REV	CLASS	DW SZ			ASSEMBLY DESCRIPTION	DESIGN SOURCE	FIRST		RELEASE DATE	PR OC	ESSING ATE	PA NUM	GE IBER
FIND DW UMBER SZ	N	PART		91	JANTITY	UNIT MEAS.	PART DESCRIP	TION		IN/OUT STATUS	CHANGE ORD.	EFFEC	FIVE	MAKE/BUY PART TYPE	PN NC
58 C	245	001	39		200	Pr	RES FXD COMP501	100 OH	4	IN				PPP4	П
19 C	245	19	100		200	PC	RECTIFIER SILICON	750 MA		IN		1		PPP5	
17 C	245	211	125		200	PC	CAP, FAD METALIZEL	MYLAR .	1 MF	IN				PPP5	
72 C	245	483	306		600	I٨٠	HIPE . ELECT . C4 GA . I	VC+UL+G	3N	IN			1	PPP5	
20 A		758			1 600		DIODE (1N914)			IN				PPP4	
51 A		864			200	٦٩	IC CHIP TYPE 1488			IN			L	PPPS	
49 4	-	F 65	1		200	b.	IC CHIP. TYPE 1489			DUT	008510	0620	L 1	PPP5	
PAA		166			400	PC	INT CKT 7400 TTL			OUT	008210	0626		PPPS	
40 A		E7 (300	20	INT CKT 7402 TTL C			OUT	008210	062		PPP5	
22 A	-	H71			A O O	PC PC	INT CKT 7404 TTL P IC-7410 TRIPLE 3 1			OUT	008210	0656	7 1	PPP5	
34 A		676 673			200	PC	INT CKT 7420 TTL L			OUT	008210	0626		PPP4	
- 1			1		-1	Pr	INTEGRATED CIRCUIT	_	PUI	100	008210		1 1	PPPS	
44 A		88(100	PC			105	IN	000510	0650	1' "	PPPS	
14 A		1679 1369			400 600	1 `	CAP. SILVERED MICA		0.102	IN		1 1	1	PPPA	
75 A		13 64 13 64			500	PC	CAPACITOR SILVEPE) A DE	IN				PPP4	
22 B		H97			800	PC	INT CKT 7404		,,	IN	008210	0626	la T	PPP5	
25 A		H4(., ,		500	Pr	I.C. 74157			OUT	008210	0620		Pops	
35 A		012			500	Pr		ONA TH		OUT	008210	062		PPP4	
57 A		1127			200	Pr	IC DRIVER DILITTL		F	IN				PPP4	
EA A		11.2.			300	PC	1C-9615 NUAL DIFF			IN			1 1	PPP4	
43 4	523	424	000		600	PC	I.C.DATA SELECT.ME	TIPLX 7	4151	OUT	008210	0620	l7a l	PPPS	
3 C		478			200	PC	CONNERE CTANGUL AR . N			IN		[T		PPP5	
28 A	662	99(99		400	PC	MICROCIACUIT TYPE	7400 (SF	PEC)	IN	008210	0620	7A	PPPS	
34 A	662	991	0.0		200	Pr	MICROCIRCUIT TYPE		PFC)	IN	008210	0620	78	PPP4	
40 4	662	991	n3		300	PC	INTEGRATED CIRCUIT	7402		IN	008210	n620	78	POP4	
] A A	720	036	16		100	PC	CAPACITOR 10 VF 15			I٨				Pop5	
74 C	739				100	۴۲	NAME PLATE IDENTIF		SMAL	IN				PYP4	
1 0		681			100	Pr	CC FAH SYNC CLA DI			IN			1 1	PYP4	
7 C		321	1		100	90	INSULTE CRD STIFFE			IN				PPP5	
5 0		494			100	Ρ٢	HANDLE SILKSCHEEN	SANC CF	.A DI	IN				PPP4	
47 A	74H				S 0 0	24	CAP ARRAY 220 PF			IN				PPP4	
A A	748				800	PC	INDICATOR LED			IN				PPP5	
15 A	748	706			2300	PC	CAPACITOR SEMAMIC	OISC ()	01 0	IN				POPS	
4 4	74H				2600	PC	SOCKET HT ANGLE	SHU HOW		IN				PPP4	
.					. 10 4					• "		1 1	ΙÍ		


SPARE CODE **GD**CONTROL DATA CORPORATION **ASSEMBLY PARTS LIST** 74873630 N CLA D CYNC CLA DIFFERENTL DM 2551 12/14/77 06/21/78 3/ 3 ASSEMBLY NUMBER REV CLASS DW SZ ASSEMBLY DESCRIPTION DESIGN FIRST RELEASE PROCESSING DATE FIND DW PART QUANTITY UNIT MEAS. PART DESCRIPTION IN/OUT CHANGE ORD. EFFECTIVE MAKE/BUY PN S 10 74870632 11 A 74870638 PPPS PPP5 IN 11 A 74870638 74 A 74872299 69 D 74873631 45 A 75009943 46 A 77603738 53 A 88881100 31 A 88882800 55 A 88882900 PPP5 RFE4 PPP5 PPP5 PPP5 PPP5 IN IN IN IN IN IN 008210 06 178 PPP5 IN 008210 062478
IN 008210 062478
IN 008210 062478 PPP5 PPP4 48 A 88885400 25 A 88886400 A 88886700 35 A 88897000 6 A 94202104 64 C 94288024 37 A 96744154 96744156 PPP5 IN IN PPP4 PPP5 IN 008210 062078

NUMBER OF LINE ITEMS # HIGHEST FIND NUMBER # 76

• 7-12


мF





		SHEET 3 OF 4	DOCUMENT NO. 74658500	REV.
	9 4			
CDC Nº.	LEN	A JGTH	RTN Nº	
· ,	FEET ±0.5 FT	METERS ±.15 METERS		
74658500	50.0	15.24	3/774	
			·	
				•
	. •			
	<u> </u>		l	,
		9		
	Sansa Ana, Cairl. 9270.	CDC Nº. CDC Nº. FEET ±0.5 FT	CDC Nº. LENGTH FEET METERS ±0.5 FT ±.15 METERS 74658500 50.0 15.24	CDC Nº. LENGTH FEET ±0.5 FT 74658500 SHEET 3 OF 4 74658500 RTN Nº. RTN Nº. 15.24 31774

FORM 19245-01 015 092 DIETERICH-POST CLEARPRINT 1020



-	ı	L, A	wa	eas	ON	15.	13.70	4	.0N	TRO	L DA	TA	TITL	E				($^{\circ}AE$	3LE AS.	5Y -	PREFIX BOCUMENT	NO.		REV
CHED	T	B	7		_	5.	17-74													C R523		DN 740	6585	:00 l	D
EMG	Į	11.0	2	44	on	4	/3-7	49	PROI	UNIC	ATIO 8 DIV	NS V.						_		203A		20 740	رنده		
MFG.	4					┿		154		Ana, C		704			SED (
APPR	╁					╁		1		1401		١	X	Α1.	5/-	A			31	774-00	9-070.	//	SHEET /	OF 8	-
	_		<u> </u>	SHE	ET	REV	/151	<u>→</u>	. s	TAT	us					_					REVISIO	N RECORD		-	
	Г	т-	Т	T	Т	_		_	T	1				_			2	7	REV	ECO	nesce	RIPTION	DRFT	DATE	APP
H	┝	+-	t	t	t	┢	Н	┢	t	┢	H	Н	H	┢	Н	Н	_	B	B	06367	SEE ECO		LA	5.17.76	_
+	H	╈	t	+-	╁	┢	╁╌	┢	╁	┪	Н	Н	\vdash	\vdash	Н	Н	5	2	0	06707		CONTACT CH		1-11-77	
\vdash	۲	╁	t	+-	╁	╁╴	╁╌	┝	╁	✝	Н	Н	\vdash	┢	Н	Н	0	D	5	08139		WAS 6201360		 	2.
+	H	十	t	t	1	t	t	H	t	\vdash	Н		\vdash	H	\vdash	Н	۲			00,57		K WIRE IGNO		1-19-78	AW
	r	T	Ī	T	Γ																				
	Γ	Т	Τ	Т	Π	Г	Г	Γ	Π	Π									ŀ					1	
	Γ	Т	Τ	Т	Г	Γ	Г	Γ	Т	Π									١.	ļ]] .	ı	
	Г	Т	Т	T	Г	Г	Г	Г	Г	Г				Г						1		,			
	Γ	Τ	Т	T	Г	Г	Т	Г	1	Г									-					1	
	Г	1	T	1	T		T	Γ	T	T	П							П	ĺ				1	1	
	٢	T	T	T	T	Т	Т	Γ	T	Г	П			Г		7		П							
	T	1	T	1	T	T	Т	Τ	T		П													ł	
	T	1	T	1	T	T	T	T	1	1				Г	П		Г	Г		ŀ	İ				
	r	1	Ť	1	1	T	T		T	t	П			_	Г	Г	Г	Т	ŀ				- 1	j	
	t	T	t	1	1	t	1	T	T	T			Г	1	Г		Г		l	ľ			-	İ	
\top	t	十	t	T	T	T	†	T	Τ		П		<u> </u>			Г	Г	Г	1	1			- 1	1	l
	T	十	t	T	T	T	1	T	T	T			Г			П	Г	Г	1	1				l	
NOTE	s		_	_		_			•		_								•	-	-				
																									4
																						·	DETACE	IED LIST	$\overline{}$
FORM 19		6 01 /	015		MET	BIC	4.00	RT C	: FA	SPR	NT 1	1020				_						L_		PRINTED	

CONTROL DATA	COMMUNICATIONS PRODUCTS DIV. Santá Ana, Calif. 92704	CODE IDENT 34015	SHEET 2	0F 2	DN	DOCUMENT NO. 74658500	REV.
NOTES:							
). V	VORKMANSHIP PER C	DC SPEC 1	012030	9			
Z A	NGLE OF CABLE EXIT	TING CONN	ECTOR	HOUSIN	1G TO B	E 45°.	
<u> 3</u> , s.	HIELO IS TERMINATEL	TO THE C	ONNECT	OR PIN	7.		
A. s	MARK FIND NO. 9 PER	COC SPEC	1012150	B WITH	PART	NO. 74658500,	
	ONNECTOR NO. PI OR						
$\overline{}$	PI END OF CABLE TO B						
\ \frac{\times}{1}	STRIP BACK INSULATION				-	(6.4mm).	
	SLEEVE ALL BARE V	VIRE USING	S ITEM .	FIND NO	0. 14.		
					٠		
·							
-							
							•
4.5							
·							
L	DIETERICH-POST CLEARPRINT 1020						INTED IN U.S

GDCONTROL DATA CORPORATION

ASSEMBLY PARTS LIST


SPARE CODE


S = SPARE PARTS
N = NON SPARE
PARTS

74658500 E CLA CABLE ASSY SYNCRS232-203A DM 2551 01/29/78 02/01/78 1/ 1
ASSEMBLY NEV CLASS DY ASSEMBLY DESCRIPTION DESIGN THAT MELCASE PROCESSING PAGE NAME OF THE PROCESSING PAGE NAME OF THE PA


PART HE N FIND DW NUMBER 52 PART STATUS CHANGE ORD. | 12 A | 15003409 |
14 C	24534706
8 C	24548301
3 A	51692202
10 C	62013502
4 A	62013606
5 A	62013702
5 A	62013801
9 B	73995400
13 C	7465600
6 A	74871674
7 A	74873611
100 IN WIRE ELECT, 20 GA, PVC UL 1061
300 IN WIRE ELECT, 24 GA, PVC, UL, 8LK
200 PC HOOD CONNECTOR
200 PC COM, SOCKET, HOUSING 25 PIN
1500 PC CONN PIN HOUSING 25 PIN
1500 PC CONN PIN HOUSING 25 PIN
1300 PC CONTACT PIN
1300 PC CONTACT PIN
200 PC NMPLT KIT BLNK SMALL CABLES
PEF PC WIRE LIST SYNC RS232 TO 203A
1400 IN CABLE 13 CONDUCTOR W OA SHIEL
400 PC RETAINER MALE SCREW PPP2 PPP1 PPP5 IN IN 008063 020278 IN IN PPP4 PPP4 IN IN IN IN 008500 PPP4 PPP4 PPP4 PPP4 008500 NUMBER OF LINE ITEMS = Highest find number = 14 ARDEN HILLS AA 2709 REV. 7-78

7-16





			32	775-009-070 1 DOCUMENT NO.	· ·
(M) R) (A A	MeM COMMUNICATIONS DIVI Sente Ans, Calif. 92704	GOOE IDENT 34015	SHEET 3 OF 4	74658700	O A
		•			
.	CDC NO	LE	NGTH	RTN NO.	
÷		<i>FEET</i> ±0.5 FT	METERS ±.15 METERS		•
	74658700	50.0	15.24	31775	
:	7465870/	100.0	30.48	32466	
					•
			: .		
,					
. [•
					•
•					



DW .	LETENTAIL	119		h nh	1114	E		6	` <i>F</i> i	B	LE A	53 Y	PREFIX DOCUMENT	NO.	-	REV
CHED			1		S	Y/	VC.	ĤΡ	74	DN	OUS	RS 232	DN 746	587	700	A
ENG	1.1.W.	1-15.25	PROBLE	HEATIONS CTS DIV.	7	0	2	Ö	Ί.	20	BB M	RS 232 100EM			16	
₩FG	<u> </u>		Santa An.	. Ca. 92704	_	T USE										
APPE		ļ	1	10ENT 015						27	466	070 - 80		SHEET /	OF 2	2
		<u> </u>			Ĺ					22	400		\sim \sim \sim			-
	SHEET	REVISIO	ON STA	itus								REVISIO	N RECORD			
								2	1	REV	ECO	DESCR	IPTION	DRFT	DATE	APP
\Box								00	00	20	-	INITIAL	RELEASE	ML	11-5-74	
				\top			T	91	01	01	-	REV NOTE &	7	LA	1-3-75	
			\top	TT			T	01	02	02	05360	CL B"P	RERELEASE	00/11	1-10-75	
			$\top \top$			П	\top	0	03	03	05514	SEE EC	0	PPM	2-25-75	Place
				\top	1		T	01	04	04	06707	CL II CONN	CONTACT CH	KJ PPM	1-11-77	M
		\Box						05	05	05	08139	FIND NO. 5 L	UAS 6201360	1 ELG		2
	-1-1-1		++	11				1				ADVED : BL	K WIRE (GNE	ツ	1-19-78	AU
			\top	1			+	A	Α	A	08063	CL."A" REL	EASE COM	1 TP	1-27.78	30
				++	1		_		П						 	
			-+-+	++	†			-								
		\vdash	-+-+			\vdash		+-	\vdash			İ		i	1	[]
├─ ┼─┼					. ~	\vdash	-†-	+-	Н		1				i	
├ ┈ ┤╼┽	IMTED_D	INICION	AL DOCL	JMENT	-	-	-†-	+	Н	l				-	1	1 1
	Changes				-	╁╌┼		+-	Н		1		•	- 1	1	
┝╾┤╾┼	approval	of all	Using !	Divisions	-	-	+-	╁	Н	l					1	
┡╌┼╌┼	per CDC-	STD 1.01	.024.		-	\vdash	+-	╀	Н	l		ļ		- 1		1 I
 - -	_ <u> </u>			CA	ַ נ	\vdash		\vdash	Н						1	1 1
lacksquare	VVPO30				1	ш		<u> </u>	L	<u> </u>	<u></u>	l			<u> </u>	Щ
NOTES	5 :															- }
																- 1
l																1
																- 1
													-			
Ĺ														DETACH	ED LIST	5

31775-009-070 2466 DOCUMENT NO. CODE IDENT CONTROL DATA MDM COMMUNICATIONS DIVISION SHEET 2 OF 2 74658700 34015 Santa Ana, Calif. 92704 NOTES: WORKMANSHIP PER CDC-SPEC 10120300. ANGLE OF CABLE EXITING CONNECTOR HOUSING TO BE 450 SHIELD IS TERMINATED TO THE CONNECTOR SHELL & PIN 1. FIND NUMBER 9 TO BE MARKED PER 10121508 WITH PART NUMBER 74458700, CONNECTOR NUMBER PI OR P2, AND SERIAL NUMBER. PI END TO BE COLOR IDENTIFIED YELLOW WITH FIND NUMBER 10 . STRIP BACK INSULATION AT BOTH ENDS OF WIRE .25(6.4mm). SLEEVE ALL BARE WIRE USING FIND 'NO. 13. FORM 19245-00-015-082 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.

GDCONTROL DATA CORPORATION

ASSEMBLY PARTS LIST


SPARE CODE
S = SPARE PARTS
N = NON SPARE
PARTS


SPARE CODE

74658700 A CLA A CBL AY SYNC RS232 TO 201 2088 DM 2551 01/29/78 02/14/78 1/ 1
ASSEMBLY DESCRIPTION DESCRIPTION CONTROL UNABLE DATE PROCESSING PAGE
NUMBER OF CLASS OF CONTROL OF

13 C 24534706 12 C 24548301 300 IN WIRE, ELECT \$26 GA *** VC *** UL *** BLK IN IN IN IN IN IN IN IN IN IN IN IN IN

SD CONTROL CORPOR	MION	ASSEMBLY PA			S = SPARE N = NON SP PART	ARE
ASSEMBLY REV CLAS	ss DW sz	ASSEMBLY DESCRIPTION	DESIGN FIRST SOURCE USAGE	RELEASE DATE	PROCESSING DATE	PAGE NUMBER
ASSEMBLY NEV CLASS NUMBER 22	QUANTITY U	PART DESCRIPTION N SLEEVING ELEC SHRINKAB N MIRE.ELECTO 24 GAPPYCOU C HOOD CONNECTOR C CABLE LABLE C CONN.SOCKET HOUSING 25 CS SUCKET C CONN PIN HOUSING 45 PI C CONTACT PIN N MPILT KIT BLNK LAMGE C C MRE LIST SYNC RS232 T N CABLE 13 CONDUCTOR N TAPE 3/4 WIDE VINYL LL	LE BULK IN IN IN IN IN IN IN IN IN IN IN IN IN	DATE DA	POCESSING DATE PPP PPP PPP PPP PPP PPP PPP PP	NUMBER
		NUMBER OF LINE ITEMS =	13			






ITROL DATA	MDM COMMUNICATIONS DIV Sente Ana, Calif. 92704	ISION CODE IDENT 34015	SHEET 3 OF 4	DOCUMENT NO. 7465890	DO RE
	• .	·	<u> </u>		 _
	CDC NO.	LEİ	N VGTH	RTN NO.	
		<i>FEET</i> ±0.5 FT	METERS ±.15 METERS		•
	74658900	50.0	15.24	31776	
					-
]					
			 		-
1					
.					
l		·	<u> </u>	<u> </u>	
-			•		

FORM 19245-00-018-002 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.



• 7-22

DWN	_	Ζ.	EV	EN	TH	R	11:	974	C	0N1	RO	L DA	ATA	TITLE		× 1.	10	2	H	BL	E AS	SY RS222	PREFIX	746.		200	REV A
ENG		k	0.,	Z,	n	l'	1.4	5.7	CO	MM	UNIC	ATIO	NS	•		7	ク	′/	2	0	M	85533		110.	<i>J D</i> .		~
MFG									Sai	nta A	UCT	a. 92	704	FIRST		_			_								
APPR]		€ 10 401		- 1							3	1776-0	09-070	1 /	SH	EET /	OF 2	?
	_						L		L		_							_	_								
				S	HEE	T	REV	ISI	ОМ	51	TAT	υs			_							REVISIO	ON RECO	ORD			
\perp	1		Ш							L	L	L	Ц	_	4	4	4	2	4	REV	ECO	DESC	RIPTION		DRFT	DATE	APP
	┙										L	L	Ш	\perp	\perp	\perp	_	00	W	00		INITIAL		ASE	ML	11-4-74	
\perp	┙		Ш	Ш							L	L	Ш	\perp	1	\perp	_	0/	_	01	-	REV NOTE			4	/-3-75	
\perp	_		Ш							L		L	Ш	_	\perp	_	_	_	_			CL "B" PRE			PPM	1-10-25	
\bot	┙			Ш						L	匚	L	L	_	_		_	_			06707	CL II CONN.	CONTAC	T CHG	024	1-11-77	HUS
+	+	_	H	Н			_	Н		L	-	\vdash	Н	\dashv	+	+	+	24	04	04	08139	FIND NO. 5 ADDED: BL			EL6	1-19-78	BUX
\top	1										Г		П	\exists		1	7	A	Α	Α	08063	CLASS "A"	RELEA	SE CBM	TP	1-27-78	æ
	I													\Box		\Box											
Т	T									Г				Т	T	T	Ī					Ì					
	I				,										Ι	\Box									ŀ		
	1																										
																\perp											
																					1						
														\Box	\Box	\Box	П				!						1 1
															\perp	\Box I	I					1.			1		
																\Box											1
																					l						
NO.	TES	;																									
																						. *					
													•												ETACH	ED LIST	s
FORM	193	246-	01-01	5-09	2 DI	ETE	RICH	P 06	T C	LÉAI	RPRI	NT '	020													PRINTED I	N U.S.A.

		CODE IDENT			DOCUMEN	9-070	Lacu
INTROL DATA	MDM COMMUNICATIONS DIVISION Sents Ane, Celf. 92704	34015	SHEET 2 OF	2 0		558900) Rev.
NC	TES:				:		
1.	WORKMANSHIP PER	R CDC-SP	C 1012030	0.	•		
	ANGLE OF CABLE	EXITING L	CONNEC TOR	HOUSING	TO BE	450.	
A.	SHIELD IS TERM	INATED TO	THE CON	NECTOR .	SHELL &	PIN 1.	
	FIND NUMBER 9 NUMBER 746589 SERIAL NUMB <mark>E</mark>	UD, CONNE					
A	PI END TO BE	COLOR ID	ENTIFIED	YELL DW.	LJITH FIN	D NUMBER	10
	STRIP BACK INS	VLATION A	T BOTH EN	105 OF	WIRE -2	5 (6.4mm).	
\triangle	SLEEVE ALL BAR	E WIRE US	ING FIND	NO. 13.	•		٠
	•	÷					
	•					•	. •
•	•			*	•		
	·		•	÷			
:			, .				
•							

GDCONTROL DATA CORPORATION

ASSEMBLY PARTS LIST


SPARE CODE


S = SPARE PARTS
N = NON SPARE
PARTS

FIND DY	y #0	ART MBER	QUANTITY	,	UNIT MEAS.	PART DESCRIPTION	IN/OUT STATUS	CHANGE ORD.	DATE	MAKE/BUY PART TYPE	PN NC	9
13 C	245	34706	1	00	IN	SLEEVING ELEC SHRINKABLE BULK	IN			PPP1	П	ŀ
12 0	2454	48301	l 3	60	IN	WIRE . ELECT . 24 GA . PVC . UL . BLK	IN			PPP5	1	ŀ
3 A	5189	20226	2	00	PC	HOOD CONNECTOR	IN	, i		-	H	ŀ
A		04701				CABLE LABLE	IN				l	ŀ
	620	13502	1	90	PC	CONN, SOCKET, HOUSING 25 PIN	IN			PPP4		١
5 A	620	13606	13	00	PC	SOCKET	IN			1		١
1 A	620	13702	1	00	PC	CONN PIN HOUSING 25 PIN	IN		11	PPP4		ŀ
4 A	620	13801	13	90	PC	CONTACT PIN	IN			PPP4	ll	١
9 8		95500			PC	NMPLT KIT BLNK LANGE CABLES	IN	1		PPP4	ll	l
11 A		59000	₽EF		PC	WIRE LIST SYNC RS232 TO 208A M	IN			1		ŀ
7 A		71633	600			CABLE 13 CONDUCTOR # OA SHIEL		008500		PPP4	i l	ŀ
10 A		71674		00		TAPE 3/4 WIDE VINYL CLOTH BLU		008500		PPP4	1 1	١
6 A	748	73611	4	P0	PC	RETAINER MALE SCHEW	IN			PPP4		۱
						NUMBER OF LINE ITEMS = 13 Highest find Number = 13						The second secon

• 7-24


HKD NG		ZN.	THAL	_///	209	CC	JNI	ROL	DAT				<u>C</u> .	14	81	'E	A55	PREFIX DOCUMENT NO.
Mic.	L			\perp		-			4 T + O	<u>ک</u> [3	Y	NI	14	R	01	V/)	15 RS	232 TO 74659100
	1	1	26		ج ٢				TION DIV.	s 7	ŤĖ	Ŕ	M	IÑ	ĪÀÏ		4K. 4	232 TO / 7465 9 / OO 8K,96K
4FG	L			4		San	nta Ar	na, C	. 9270	4 610	ST U	SED	ON		<u> </u>			
PPR	\vdash			\pm		Ľ	34	1019			XA.	132	?- ,	4		3/	777 - Di	09-070 SHEET / OF 5
		:	HEET	RE	/151	ON	ST	ΑT	IS									REVISION RECORD
\Box	\Box	\perp	П	I		\square	\square		\Box		5	7	3	2	/	REV	ECO	DESCRIPTION DRFT DATE
$\perp \perp$		丄	Ш	┸		Ц			┙		Ŀ	00	עט	00	00	00		PRELIN RELEASE ML VI-ZD4
Ш		_	Ш	\perp	Ш	Ц			\perp		<u> </u>	-	01		01	01	-	BEV ALL FOND. CALLOUTS ON LA: 1-3-75
	\perp	\perp			Ы	Ш		\Box	\perp		上	00	0	01	02	02	05360	CL B PRERELEASED PM 170.75
$\perp 1$						Ш			\perp		_	00	0/	0/	03	03	05240	
\Box		\perp				\Box			\perp		<u> </u>	E	E	E	E	E	06323	SEE ECO LA 4-21-76
	\perp	\perp		\perp					\perp		E	E	Ē	F	سير	Į,	06707	CL II CONN. CONTACT CHG PPM 1-11-77
			П						П		B	E	E	G	Ú	G	08139	FIND NO. 3 WAS 62013601 ELG
П		T	П			П	П		Т	Т	П		Г				1	ADDEU: BLK WIRE (GND)
П	П	Т	П	T	П	П	П		Т	Т	G	E	Ε	G	H	Н	08063	CLASS A" RELEASE CEM TP 1-27-79
\sqcap	T	Т	П	\top	П	П	П		Т	T	Г		Г	П	П			
						\equiv			Т	\top	Г	Г	Г	П				
11	(N	TER-	IVISIO	DNAL	DOC	iimi	EMT		Т		Г						1	
71			to this					.	Т		Г		Г					
		-	of a				•	- 1	T		Τ							
71	per	CDC-	STD 1.	01.02	4.		_	.	T		Г		Γ		П	ļ	Ì	
-	AAL	030				_		<u> </u>	T	┰	Т	Г	Γ	П				•
-		0.50							_	_	_	+	_	_	-		1	





31777-009-070 CODE IDENT DOCUMENT NO. dittio des COMMUNICATIONS PRODUCTS DIV. Santa Ana, Calif. 92704 SHEET 4 OF 5 74659100 34015 F A LENGTH CDC Nº. RTN Nº. FEET METERS ±0.5 FT ±.15 METERS 74659100 50.0 15.24 31777

FORM 19245-01-015-092 DIETERICH-POST CLEARPRINT 1020



7-27

DWN	7	LE	VĽ	N7	ΙΉ	7	11.2	209	CC	INTR	OL	DAT	ĄĪ	ITLE		7	<i>\A</i>	R	TF	A55	У	PREFIX	DOCUMENT	NO.		REV
CHKD			_		_] 7	₩ D		, T	~	$\langle \cdot \rangle$	N	174	ÍŘ	וח	VA	15 RS	232 7	DN	7465	911	70	100
ENG		L	7.5	Z	n	\subset	7-4	- 24	CO	MMU	VICA	TION	s Ì	T/	ÉÆ	žΜ	'nλ	ĪĄĬ		4K 4	232 T 8K,96	7 0	1/20	,,,		H
MFG				_			L					DIV. 9270		IRST			<i>,,,</i>	,,,					<u>' </u>			
APPR	4			_			L		۱ ۱	34	اما 015		1	XA	13.	2 - A	,		31	יולדים	09-07	, וס	S	HEET /	OFZ	2
	_			_	_		L		Ь.,				⊥.													
		_		S	HEI	ET I	₹EV	1516	ON	STA	ATU	s									REVIS	ION REC	ORD			
\perp	l	\perp									1			Т.	L	1_	2	/	REV	ECO	DE	SCRIPTION		DRFT	DATE	APP
	\perp											1	1		L	1	a	po	00		PREL	IN RE	LEASE	ML	11-204	
		\Box								\Box			\perp		I	Ι	01	01	01	-	REV NOTES	3,446		LA.	1-3-75	
	\perp	_											\coprod		\perp		01	02	02	05360	CC 8 P	RERELEA	4SED	PPM	1-10-75	
7		7			Г					П	П	Т	\top	T	Т	T	01	03		05240	SEE EC	10		PPM	5-19-75	
Т	Τ	٦									П	П	Τ	T	T		E	Œ	E	06323	SEE ECC	,		44	4.21.76	11
$\neg \vdash$	Т	٦								Т	╗	Т	Т	Т	Т	Т	F	F	F	06707	CLI CON	W. CONTA	ACT CHG	PPM	1-11-77	ARIA
Т	Т	٦				П		П			П	Т	Т	Т	Т	Т	6	6	6	08139	FIND NO. 3	WAS 6.	2013601	EL6		DI
\top	Т	٦		Г	Г	П				Т	T	Т	T	Т	T	Т	Г	Г	l	ļ	ADDED: 1	BLK WIR	E (GND)	1	1-19-78	AU
	T	7				П		П		\neg		T	T	\top	T	Τ	G	Н	H	08063	CLASS A	" RELEA!	E CBM	TP	1-27-78	100
	Т	٦						П		П			Т		Т	Т		Г								
П	7	٦			Г					\neg	7	T	Т	7	Т	T	Г		ŀ		l			'	1	
Т	Т	٦			Γ					П		Т	Т	Т	Т	Т	Г	Г						1		
Т	T	٦			Γ					П	\exists	Т	Т	Т	Т	Т	Г	Г	İ		j			1	ł	1
T	T	٦		Г	Г	П		П		T		T	T	\top	T	T	Γ	Т						1	ĺ	1
丁	T	٦		Г	Г	П				\Box	丁	丁	1	T	T	T	T	1						1		l
Т	T	٦								T	╗	T	T	7	T	T	Г	Т	l	İ				1	1	l
T	7	٦			T	П			П	\neg	\neg	T	T	\top	1	Τ		Г	ŀ		1			1	l	l
NO	ES			_	-		_				_		_			-	· · ·	-	_							
							•																			
																								DETACH	ED LIST	s
					-	ETE	104		T 01	545		T 10													PRINTED	

31777-009-070 ONTROL DATA MDM COMMUNICATIONS DIVISION SHEET 2 OF 2 7465 9100 34015 6 Senta Ane, Calif. 92704 NOTES: WORKMANSHIP PER CDC-SPEC 1012 0300. ANGLE OF CABLE EXITING CONNECTOR HOUSING TO BE 450 SHIELD IS TERMINATED TO THE CONNECTOR SHELL & PIN I. FIND NUMBER 6 TO BE MARKED PER 10121508 WITH PART.
NUMBER 79659100 , CONNECTOR NUMBER PI OR P2, AND
SERIAL NUMBER. PI END TO BE COLOR IDENTIFIED YELLOW WITH FIND NUMBER 7. SECURE FIND NUMBER 10 TO FIND NUMBER 2 WITH FIND NUMBER 12. USE SPARINGLY, DO NOT CONTAMINATE FIND NUMBERS 1 AND 3. STRIP BACK INSULATION AT BOTH ENDS OF WIRE .25 (6.4mm). SLEEVE ALL BARE WIRE USING FIND NO. 18.

FORM 19245-00-015-002 DIETERICH-POST CLEARPRINT 1020

GD CONTROL DATA CORPORATION

AA 2709 REV. 7-78

ASSEMBLY PARTS LIST

SPARE CODE
S = SPARE PARTS
N = NON SPARE
PARTS


MF


74659100 H CLA A CBL AY SYNCH PS232 TO TERMAL 2 DM | 2551 01/29/78 01/29/78 1/1 RELEASE NUMBER DE NUMBER
13 C 24534704
18 C 24534706
15 C 24548301
9 C 24548310
2 A 51892202 OUNTITY

OUT OF THE PER CONNECTOR OF THE PER CONNEC IN/OUT CHANGE ORD. PATE QUANTITY WEAS. PART DESCRIPTION IN IN 2 A 51892202 51904701 1 C 62013502 3 A 62013606 6 B 73995400 8 A 7467632 7 A 74871672 12 A 74872052 14 A 74873611 16 C 94288024 94871400 95828900 IN PPP4 PPP4 RFE4 PPP4 PPP4 PPP4 PPP4 IN 008500 IN 008500 IN IN IN PPP4 IN NUMBER OF LINE ITEMS = HIGHEST FIND NUMBER = 18

ARDEN HILLS

74700700 D





DWN	ŀ	1.2	INC	er	sou	1.	0.7.	i C	ON	RO	L DA	TΑ	TITLE				7	7	18	LE ASS	5Y-	PREFIX	DOCUMENT I	10.		REV
CHKD	1		•		_	L		3			Ā.	Æ.		ے ۔	54	1	ľĈ	٠,	DII	FFERE	NTIAL	DN	7460	6650	<i>20</i>	E
ENG	I	0	1	274	_	14	5- 25	- [ATIO				_	Ľ.	Ā		70	MODE	EM				-	
MFG	1					1		s	nta A	na, C	a. 927		FIRST	USE	0 0			7				1				
APPR	4					1		↓.		401		- [XA	1/3	7-	4		١	31	835-00	09-070	l /	SH	EET .	I OF E	?
<u> </u>	1					上		1_				_						4								
				SHE	ET	RE\	/151	ON	S 1	TAT	US										REVISIO	N RECO	ORD			
		\perp	\perp	L	L	L					Ц	_		\perp	\perp	Ź	2	\Box	REV	ECO	DESCR	IPTION		DRFT	DATE	APP
					L						Ш		\perp	\perp		0	00	0	00	05360	CL B PRE	RELE	45ED	LA	1-10-75	
	Γ					Π									\Box	0	1/0	7/	01	05481	SEE ECO			LA	2.14.75	
		Τ	Ι	Ι	Τ											4	2	.3	C	06/39	SEE ECO			4	2.10.76	921
	Г	Τ		Т	Т	Π.										4	2	2	0	06305	SEE ECO			4	4.2.76	121
	Γ	Т	Т	Τ	Τ	Π	П		Г		П	T	П	\neg	Т	7	ा	7	E	08063	CLASS A	REF	ERENCE	TP	1-27-78	
\sqcap	Γ	T	Т	T	T	Т	T			Г			Т	T	Т		Т]			-		
	Γ		1	T	T	Г	Т		Г	Г	П	\neg	T		_	Т	T]			1		
	t	十	+	1	†	T	T		T		П	\neg		\top	十	+	+							1	•	
\vdash	۲	十	+	+	+	T		_	T	\vdash	Н	_	\dashv	_	\top	$^{+}$	T								İ	
H	H	╅	+	╅	+-	╁		┢	╁	┪	Н	1	\dashv	+	+	+	+	7								
\vdash	H	+	+	+	+-	+	╁	┢	1	H	Н	7	+	+	╅	+	+								l	
\vdash	┝	╅	+	╁	╁	╁╌	\vdash	┢	Н	┢	Н	\dashv	\dashv	+	+	+	+	-								
$\vdash \vdash$	Ͱ	┿	┿	╁	╁	╀╌	╁	\vdash	\vdash	⊢	Н	\dashv	+	+	╅	+	╅								ļ .	
Н	H	╫	+	+-	+-	╀	╀	⊢	-	⊢	\vdash	-	+	+	+	╀	+	-							1	
┡╌┞	L	+	+	+	╀	╀	╀	\vdash	1	⊢	\vdash		+	-	+	+	+	-4						1		
$\vdash \vdash$	L	+	+	+	+	╀	╀	<u> </u>		\vdash	\vdash	-1	+	-	+	+	+	4								
⊢⊢	1	+	+	4	+	╄	╀	<u> </u>	⊢	⊢	H	-	-	4	+	+	+	4						1		l
ota	L	丄			丄	L	<u> L</u>	L	辶		Ш				丄	L	\perp			L	<u> </u>			<u></u>	1	L
NOTE	S	:																								
l																										
1																										
l																							· 			
		_	•																					DETACH	IED LIST	S
FORM 1	-			000	NET		4.00	T 6		0001	NT 1	020													PRINTED	IN U.S.A

31835-009-070 CODE IDENT 74666500 REV. CONTROL DATA MDM COMMUNICATIONS DIVISION SHEET 2 OF 2 34015 Santa Ana, Calif. 92704 NOTES: I. WORKMANSHIP PER CDC-SPEC 10120300 ANGLE OF CABLE EXITING CONNECTOR HOUSING TO BE 45. A FIND NO. 1 TO BE MARKED PER IDIZISOS WITH PART NUMBER 74666500. A PI END TO BE COLOR IDENTIFIED WITH RED USING FIND NO. 8 FORM 19245-00-015-092 DIETERICH-POST CLEARPRINT 1020

CONTROL DATA CORPORATION

ASSEMBLY PARTS LIST


SPARE CODE S = SPARE PARTS N = NON SPARE PARTS


PR


74666500 F CLA A CRI AY CYNC DTFFRNTL CLA TO MO DM 2551 02/04/78 C2/04/78 1/ 1
ASSEMBLY REV CLASS DY ASSEMBLY DESCRIPTION DESIGN FIRST RELEASE PROCESSING NUMBER |

FIND	PW	PART	QUANTITY	UNIT MEAS.	PART DESCRIPTION	STATUS	CHANGE ORD.	EFFECTIVE	MAKE/BUY PART TYPE	PH	ů
14	Δ	15003409	PDO	14	WIPF ELECT+20 GA+PVC UL 1061	IN			PPP2		N
10	Δ	18252504	200		SCPEW LOCK ASSY MALE	IN			PPP4	.	N
11	-	51892702 51904701	100 200		HOOD CONNECTOR	IN			PPP4	- 1	N
- 1	اے	53397814	7.7		CAPLE LARLE	IN	1		PPP4	- 1	At
1	`	65269700	1 00 200	00	COMMAPECTANGULAR, MALE PLUG COMTACT REMOVABLE	IN			PPP5	ı	М
	R	73995500	200		NMPIT KIT BLAK LARGE CABLES	IN	1		PPP4	- 1	N
او		74397800	1900		CONTACT PIN	IN			PPP4		N'
13		74397801	600		CONTACT PIN	IN			PPP4	- 1	N
9	A	74666600	PFF		CRI AY SYNC DIFFRNTI CLA TO MO	IN			PPP4	ı	N
2	Δ	74871634	100		CONNECTOR 34 CONTACT W HOOD	IN		7	PPPA		~
Я	A	74871673	200	Ţ N:	TAPE 3/4 WIDE VINYL CLOTH RED	IN	008500	Æ.	PPPA		~
5	A	74971722	60000	T P	CARLE 12 TH PP 24 AMG	IN	008500	18	PPP4		N
12	1	75770901	1700	Pr	CONTACT REMOVABLE	IN	00		PPPA		N
					NUMPER OF LINE TTEMS = 14 HEAMIN CNIFT TRANSIM						
			PROJECT E	18 3HE E	APREN HTLI C				1		

• 7-32







DWN	ŀ	An	100	EE5	ON	1	47				LYDA	ŢĄ	*17.1							E A55		PREFIX	DOCUMENT		7.0.0	"tv
ENG	1	1	K	74	_	1	5-7	ſ	PROD	UNIC	CATIO	v. I			5)	71	/ C			AX CLA DEM	4 70	DN	140	6667	00	E
APPR			_			1		150	COL		Ca. 92 DENT IS	704		1 US 2/5					37	1836 - 00	09-070			SHEET	1 OF 6	2
			:	НЕ	ΕT	REY	/1S	101	1 5	TAT	U\$										REVISIO	N RECO	ORD			
		L	L		L	L	Ĺ										2	1	REV	ECO	DESCR	PTION		DRFT	DATE	APP
	L		L	L	L				_	L							00	œ	00	05360	CL B PRERE	ELEAS	ED	LA	1.14.75	
1	L	_	L	L	L	1_	₽	_	↓_	╙	-	L	Ц		4		-	-	01		SEE ECO			ĹA	2.14.75	+
		\perp	L	┖	┸	↓	1	L	_	┖		L	Ц	Ш	_		_	0	2	06234				LA	3.3.76	94
\dashv	L	\perp	L	ļ.	L	\perp	┸	L	1	1	1_	<u> </u> _	Ш		_			0			SEE ELO			4	7.21.76	1
	L	1	_	1	L	1	┸	L	↓_	L	\perp	L	Ш				C	E	Ε	08063	CLASS A'	RELEA	25E	TP	1-27-18	100
NOTE																								DETAC	HED LIST	

ONTROL DATA	MDM COMMUNICATIONS DIVISION Senta Ana, Calif. 92704	CODE IDENT 34015	SHEET	20	F 2	DN	74666	700	REV
NOTE			•						
`	WORKMANSHIP PER C			_					
(2)	ANGLE OF CABLE EX	ITING CONNI	ECTOR	HOUS	SING	TO BE	45°		
<u>/3</u> .	FIND NUMBER 9 1	O BE MARK	ED PER	1012	1508	WITH	PART NUM	BER	
	74666700, CONNEC	TOR NUMBE	R PI C	e pe,	AND	SERIA	L NUMBER.		
^									
4.	PI END TO BE COLOR	P. IDENTIFIEL	D WHITE	E WIT	4 FIN.	מטט, כ	BER II		
					•				
			-						
	*								

SPARE CODE **GD**CONTROL DATA CORPORATION **ASSEMBLY PARTS LIST** S = SPARE PARTS N = NON SPARE PARTS 74656700 - E CLA A CRL AY SYNC COAX CLA TO MODEM Ом 2551 01/29/78 07/30/78 1/1 ASSEMBLY DESIGN REV CLASS DW SZ FIRST ASSEMBLY DESCRIPTION UNIT MEAS. FIND DW PART QUANTITY AND SET STATE OF THE PART STATE OF THE PART OF THE PAR PART DESCRIPTION STATUS CHANGE ORD. DATE EFFECTIVE 17510002 IN 008500 PPPI 36172104 36172301 PPP4 IN IN IN IN IN IN IN 51003291 PPP4 008500 10 51904701 53397814 73995500 PPP4 739955nn 743978nn 746668nn 748711n8 74871676 74971816 94268020 94333239 PPP4 PPP4 PPP4 PPP4 11 2 15 7 008500 PPD4 IN IN PPD4

NIME OF INE TRANSING OF THE TRANSING OF TRANSING OF TRANSING OF TRANSING OF THE TRANSING OF TH

AA 2708 BEV. 7-78

PΡ

5000

This section contains wire lists for the cable assemblies used with the synchronous data link control communications line adapter.

DWN	12.4	ANDERSON	5.13.76	CONT	ROL DATA	TITE	£			(SA	180	LE AS.	5Y-	PREFIX DOCUMEN	IT NO.	1	REV
CHKD	1	d .	5-17-76			B				5	YL	IC	RS23	32 70	WL 74	6586	00	D
ENG	121	Cranto 1	5-13-76	COMMI	UNICATIONS	5]							203A]""] / + '			i 1
MFG	L				UCTS DIV. na, Ca. 9270	4	st us	ED O	N		Т							——
APPR					E IDENT	1.	XΑ	131.	- A			31	774-02	8-070		SHEET	I OF E	?
			L	3	4015						ᆚ			•		<u> </u>		
		SHEET	REVISIO	ON ST	TATUS						1			REVISIO	N RECORD			
			Ш							2	/ R	REV	ECO	DESCR	IPTION	DRFT	DATE	APP
						1.	Ш		14	3 6	3 .	B	06367	SEE ECO		LA.	5.13.76	~
\Box					$\Box \Box$	Т		П	7	? (7	C	06707	CLIT CONN.	CONTACT CH	5 PM	1-11-27	HIS
		$\Pi\Pi$	\Box			\top	П	П	T	<u> </u>	7	D	08063	CLASS A"	PELEPSE C	EM TP	1-20-78	-
		\top					П		\top	T	1							
Н		111	\Box	\neg	1 1 1	_	П		┪	\top	1			ĺ		- {	1	1 1
H	\dashv	+++		_		十	Н	H	$^{+}$	十	1					-	1	
H	\vdash	+++	H	+	 	+	Н	╁┼	+	+	1					1.	ł	1 1
\vdash	-	++-	╁┼┼	+	╁╌╂╌╂╴	+-	Н	╁	+	+	4					1	1	
Н	-	+++	HH	+	++	+	Н	\vdash	+	+	4					j	ł	1
\vdash	+	+++	++1	-	++			Н	4	+	4						1	
oxdot	\perp	+++	$\sqcup \sqcup$	\perp		_	\sqcup	Н	4	4	4		1		4	- 1	1	1 1
$\sqcup \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$			' ' '	•	1 1 1	1	'_	Ц	4	4	4					i	1	1
$\sqcup \sqcup$			D DIVICE	OW 41	DOCUMEN		_	Ц	_	\perp	_		ŀ			Į	ł	1
	l				DOCUMEN			ll	_1					1		1	1 .	l i
	П	_			ment requ		Г	П	Т	Т	7			ŀ			}	1 1
	\sqcap				ng Divisi	ons	-	П	ヿ	1	1					- [1	l i
\sqcap	\vdash	— bet (C-STD 1	.01.02	4.	CA	=	П	ヿ	1	1			l ·			,	
\vdash	\vdash	AALOS	0					H	+	十	1		**.	l	*-		1 '	1
NOTE	<u></u> _		لسلسة				ــــــ	ш.	_		_		L				——	<u></u>
المناو	J.																	
l																		
•																		
l																		
1															t	DETAC	HED LIST	<u> </u>
<u> </u>																DETACE	110 1131	•

3/774-028-370

CONTROL D		Santa Ana, Calif. 92704 ND GAUGE COLOR LENGTH							IDENT \$015		SHEI	ΕT	2 OF 6	2	WL	DOCUMENT NO REV 74658600 C
CONDUCTOR IDENT.	FIND NO.	GAU			LENGTH (APPROX)		ORIG	SIN		ACC	ESS NO.		DESTINATION	ı	ACCESS FIND NO.	REMARKS
/	6	20	2	BLK		PI			/	Τ.	4	P	2	1	5	PROTECTIVE GND
2	1	T		BRN		T			2		1	1		2		TRANSMITTED DATA
3				RED					3	Γ		П		3		RECEIVED DATA
4				ORN		П			4			П		4		REQUEST TO SEND
5			\neg	YEL					5					5		CLEAR TO SEND
6		GRN BLU							6					6		DATA SET READY
7		GRN BLU							7					7		SIGNAL GNO
8		GRN						8			П		8		DATA CARRIER DET	
9				GRY					15					15		SERIAL CLOCK TX
10			$\neg \uparrow$	WHT					17					17		SERIAL CLOCK RX
//				WHT/BLK					20					20		DATA TERM READY
12	1			WHT/BEN					21			1	,	21		SIGNAL QUALITY DET
13	6	22	?	NHT/RED					22			P	2	22	5	RING INDICATOR
14	12	20	0	WHT		1			13		,	P,	,	25	4	M/CLOCK - T/CLOCK
/5	6	=		SHIELD		PI			/		7	P.	2	/	5	PROTECTIVE GNO
										_		F				
			_													
												F				
									-		┞					

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

ENER CHED ING	Di	4776 Pml	92		5 7.	cu	1. 1.4 ROD	unic unit	A110	NS	<u>ي</u> 7	0		2/2	CIRO	FI.	BINA 20	LE A. OUS 188 M	SSY RS231 ODEM	2 WL			300	A
APPR						_	COD	-	ENT				ED 0			\			28-0.70	1			OF Z	2
		SHE	ET I	REV	151	ON	\$1	TAT	JS					•		Ì			REVISI	ON RECO	ORD			
	\Box													I	2	/	REV	ECO		CRIPTION		DRFT	DATE	APP
					Ш					_	_	_	_	_	20/		00		INITIAL			ML	11-5-74	Ь
	\dashv	+	-	_		÷		-		-			+	+	01 4	01	01	-	REV COLORS; ADDED COND COND 9-12	DELETE CI 12: RENI	OND 9; UMBERED	LA	/-3-75	
++		\top			Н		Н	<u>├</u>	H				_	-	0/6	2	02	05360	CL"8" F.	PEREL	EASED	PPM	1-10-75	
	-				Н			<u> </u>		\neg		_			-	A	A	08063	CLASS A	RELEA	SE CBM		1-20.78	
		- c	INTI hang ppro	jes 1 val	to t of	his all	doci	ome ing	nt re	equi isio	re Ns									-				
NOTE	5:		A60				L							<u></u>								DETACH	IED LIST	

REV. CONTROL DATA COMMUNICATIONS PRODUCTS DIV. Santa Ana, Calif. 92704 SHEET 2 OF 2 WL 34015 74658800 CONDUCTOR IDENT. GAUGE (REF) LENGTH (APPROX) ACCESS FIND NO FIND NO. COLOR (REF) DESTINATION ACCESS FIND NO. REMARKS ORIGIN PIN PIN SHIELD CONN PI 22 5 CONN PZ PROTECTIVE GNO 2 2 2 TRANSMITTED DATA BLK 3 BRN 3 3 RCVD DATA 4 4 4 RED RED TO SEND 5 5 5 CLR TO SEND ORN 6 6 DATA SET READY 6 YEL 7 SIGNAL GND 7 7 8 BLU 8 8 DATA CAR DET SERIAL CLOCK TX 9 15 15 VIO 10 GRV 17 17 SERIAL CLOCK RX WHT 22 22 RING INDICATOR 7 22 WHT/BLK CONN PI CONN P2 4 DATA TERM READY 20 12 5 20

CODE IDENT

PRINTED IN U.S.A.

31775-028-070

DOCUMENT NO.

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

DWI		LEVI	ENT	THA	<u> </u>	11-9	1-74	C	ON	TRO	L DA	ATA	TITL				?	92	ZE	ASS	Y	-	PREFIX	DOCUMEN			[REV
CHK	•	6	_	, ,		Ļ							, ,	<u>)</u>	YV	12.	HI	۲۷	VYL	105 R	5232	'	WL	746	55	900	∞	A
ENG		<u>v</u> .,	<u> 1</u>	nl		[~	5-7-	ч,	ROD	UNIC	S DI	v. I		7	Q		2	0	9/9	MOL	TEM		<u> </u>				· ·	
APP		-				┝	_	_		Ana, C		_	FIRS	T U	SED	ON			ر رس	77/ .00	8-070	,					OF 2	
		├				┢		1	3	401	5	1							_3/	116 02	. 4 010				2HE	E1 / 4	JF Z	
		L		SHEE	т 1	REV	ısı	ON	s	TAT	us	_	٠							Agric -	REVI	SIO	N RECO	ORD	·			
П	T	Т	T	Τ	П				Γ	Г	Г	П		Г			2	1	REV	ECO	D	ESCR	IPTION		\Box	DRFT	DATE	APP
П	\neg	T	T	T					Г				$\overline{}$				00	W	00	-	INITI	91	REL	EASE	7	ML	11-9-74	
	T		T	T			Г	Г		Г					ì		01	01	01	-	REV COLOR	5 8	COND	9		LA	1-3-75	
	T	T	Т					Г		Γ	Г						01	02	02	05360	CLB"P	Æ	RELE	4SED		DPM	1-10-75	
	Т	T	Τ	T				Г		Г	Г						A	A	A	08063	CLASS A	9 "1	PELEA	ise co	BA	TP	1-20.78	9
	T	T		Τ						П	Π																	
П		\top	Т	Τ					Г	П															ļ		_	
	П	Т	Т	Τ				Γ			Г														ı			
П	П	Т	Т	Τ						Π	Π					Г	Г		ŀ	Į.								
П	T		Т	Τ	Г		Г		Π	Г	Г				1	Г	Γ	Г	ŀ	İ								
П		T	Т	T			Г	T		Г	Г		Г	Г	Π	Г	Γ		ŀ									
П		T	T	T		Г					Γ	П	Г					Г	l						١			
П	T	T	Т										_	ד	Γ	Π	Г		l		ł				1			
П		T	Т	Ί.						L D		,		Г	Г	Г	Γ	Г	l	ļ	l				ı			
П	T	T	Т		boo												Γ	П	ľ		ł				- 1			
П	\neg	T	T		ppr or (•		IVISI	10025	1	Γ	Π	Γ	Г			ł				l			
П	\neg	T	T	Ľ	-		.311	, 1,1	VI.L) Z9.			C	٩ľ	Г		Г	Т	ŀ	l	İ						ŀ	1
П			T	Ā	ALC	30									Т	Γ	Γ	Г			İ							
N	TES	; :																			7							
																									•		*	
l																												
1																												
l	`																			**				-				
ட																									D	ETACH	ED LIST	S

FORM 19246-01-015-092 DIFTERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A

CONTROL DA		co		IICATIONS ienta Ane, C	PRODUCTS	DIV			E IDENT 34015	SH	EET	2	OF E	?	WL	3/776-028-070 DOCUMENT NO. REV. 74659000
CONDUCTOR DENT.	FIND NO.	GAU (REI	F) [(REF)	LENGTH (APPROX)		01	RIGIN	PIN	ACCESS FIND NO		DES	rinatio	N PIN	ACCESS FIND NO.	REMARKS
1	7	28	2	SHIELD WIRE		COX	w	PI	1	5	coi	w	PZ	1	4	PROTECTIVE GND
2				BLK				1	2				1	2	1	TRANSMITTED DATA
3				BRN					3					3		RCVD DATA
4				RED					4					4		REQUEST TO SEND
5				ORN					5					5		CLEAR TO SEND
6				YEL				T	6					6		DATA SET READY
7				GRN				I	7					7		SIGNAL GNO
8				BUI					8					8		DATA CARRIER DET
9				VIO				T.	15					15		SERIAL CLOCK TX
10				GRY					17					17		SERIAL CLOCK RX
//				WHT					14					14		NEW SYNK
12		1	<u> </u>	WHT/BLK				1	21	1	1		1	21	1	SIGNAL QUALITY DET
13	7	2.	2	WHT/BRN		CON	IN	PI	//	5	CON	///	P2	//	4	QUALITY MONITOR
							_									
											\bot					
		-	-			_					$oldsymbol{\perp}$					
			-								$ar{\Box}$					
			\Box								1					

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

DWN	LEVENT!	IA L	11:09	CON	TROL DA	TΑ	TITLE		$\overline{}$	ØΈ	7/	F	A55	У	PREFIX	DOCUMEN	T NO.			REV
CHKD		, ,	1	0011	THUL DA			N	-1	Pr	71	ב וחו	15 25	222 77	1.11	746	<i>5</i> -9	20	7/)	F
ENG	01	nl	15-15	COMM	UNICATIO	NS	7/	R	M	INA	<i>i'i</i>	20	46 4	232 TO 8K,9.6K	WL	1/6	J /.			
MFG			I	Santa	Ana, Ca, 92	704	FIRST I			/ 4/4	T	<u> </u>	, //15 /	011, 1.01						
APPR					DE IDENT	ı	XA.	132	-A)	1	3/	777-02	28-070	ー		SHEE	1 /	OF2	
	<u> </u>		<u> </u>								4						L			
	SH	IEET	REVISIO	S NC	TATUS									REVISIO	N RECO	ORD				
							Ţ		\Box	2 /	I	RE∨	ECO	DESCR	IPTION			DRFT	DATE	APP
\Box									-	200	v	00		FRELIM	RIL	EASE	1	71	11204	<u> </u>
									Ī	010	2/	01	-	REV WIRE LI	57			LA	1-3-75	
					$\Pi\Pi$				T	0/6	2	02	05360	CL B PRE	RELE	ASEC	2	DOM	1-10-75	+
		-						\coprod		0	9	0	06323	SEE ECO				LA	4.21.76	24
		T						Ш	ŀ	E E	7	Ε	06707	CLIT COWN. C	OUTAC	IT CH	<u> </u>	PM	1-11-77	HUL
										E	F	F	08063	CLASS "A" R	ELEA	SE CF	3M -	4	1-27-78	10
		\Box						\Box		Т	٦						Т			
		$\neg \vdash$		\neg	\Box	П				Т	7									
			Ш	\top				\sqcap		T										
\sqcap		-	\Box	\neg	11			\Box		T				j			J			1
П	T					ן ר		\Box		\top										
	INT	R-DIV	SIONAL	DOCU	IMENT	11		\top		T										**-
\Box					require			П		T										1
\vdash				-	ivisions	11		11		寸	7									
	per Cl	DC-STD	1.01.02	24.	CA					\dashv							1			
\vdash	AALO:	10					\vdash	++	\dashv	十										ļ
		\top	\Box		11	П		+	1	十	7						ŀ			
NOTE		1174	CTA	OCK	ET FO	7	TEPA.	1/4/4	47%	VG.	_	w	(2)						.	
''''	22	AW	G WI	RES.		_ ′	_ ~ / •	.,,,,,,	.,,,	J.,	′		(2)							
																Γ	DE	TACH	ED LIST	s
FORM 15	9246-01-015-09	DIETE	BICH POS	T CLEA	BPRINT	1020	-						<u>- </u>						PRINTED	

	:												31777-028-070
CONTROL D		CON	MUNICATIONS Santa Ana, C		S DIV.		E IDENT 4015	SHE	ET 2	OF	2	WL	74659200 REV
CONDUCTOR IDENT.	FIND NO.	GAUG		LENGTH (APPROX)	0	RIGIN	PIN	ACCESS FIND NO.	DE	STINATIO	N PIN	ACCESS FIND NO.	REMARKS
/	4	22	SHIELD		CONN	2/	/	3	SONA	I PZ	/	3	PROTECTIVE GND
2	4	1	BLK		1	1	2	3	1	PZ	3	3	TRANS/RCVD DATA
3	4		BRN			i	3	3		PE	2	3	RCVD/TRANS DATA
4	.9		WHT				4	3		PI	5	1) 3	REQ/CLEAR TO SEND
5	4		RED				5.	13		PZ	8	3	CLR TO SUD/DATA CAR DET
6	4		ORN				10	. 3		1	20	3	DATA SET/TERM READY
7	4		YEL			4	. 7	3			7	3	SIGNAL GND
8	4		GRN			PI	8	3	1		4	<u></u>	DATA CAR DET/REQ TO SEND
9	9		WHT			20	4	/∆3	CONL	1 P2	5	- 3	REALCLEAR TO SEND
10	9		WAT			PI	9	3	SOCK	ET	9.6	10	FIT CLOCK
//	9		WHT			1	10	3	SOCK	ET	4.8	10	FIZ CLOCK / T CLOCK
12	9		WHT				12	3	SOCK	57	2.4	10	F/4 CLOCK / T CLOCK
/3	4		BLU				17	<i>/</i> / <u>/</u> ,3	CON/N	1 P2	17	<u> </u>	SERIAL CLOCK RX
14	9		WHT				17	<i>∆</i> 3	1	P/	24	<u> </u>	EXT SERIAL CLOCK TX
15	4		VIO			1	20	3		PZ	6	3	DATA TERM SET READY
16	9		WHT			PI	25	3		P3	/	//	
/7	9		WHT		1	PZ	15	3	1	P2	17	∕∆3	SERIAL CLOCK TX/RX
18	12	22	WAT		CONN	PI	24	∕ .\3	CONN	19	15	3	SERIAL CLOCK TX/RX
													·
					.								
					L								

FORM 23562-00-015-092 DIETERICH POST CLEARPRINT 1020

DWN	V.,	AM	OER:	SON	1	10.75	C	ONT	ROL	DA	A TI	TLE				CI	1 <i>B</i>	LE AS	5Y-	PREFIX	DOCUMENT	HO.		REV
CHKD	L	n :	_	,	1		.00	VALUE OF	IMP	ATIO			5						NTIAL	WL	746	666	<i>00</i>	E
ENG	10	/./	m	<u>. </u>	+	37	4 P	ROD	UCTS	ATIOI S DIV				4	<u> </u>	Α	70	D MOD	EM	11				
MFG .	\vdash				\pm			COD	E ID		-4"	RST US			1		3,	1835-02	28-070		s	HEET /	OF Z	2
	oxdot	٠.						3	401	b 														
			SHI	EET	RE	VISI	ON	S	TAT	us									REVISION	N RECO	RD			
	\Box		\Box	T	Ι	T					\Box			3	2	1	REV	ECO	DESCR	IPTION		DRFT	DATE	APP
		Π			Ι									00	00	8	8	05360	CL B PREK	RELEA	ISED	LA	1-10-75	
						Τ_					\perp			B	B	B	B	06139	SEE ECO			LA	2.10.76	N.
														-	C	Ċ	u	06305	SEE ECO			LA	4.2.76	N
	\perp	\Box	\perp			L		L			\perp				0	0		06419	SEE ECO			44	6.29.76	12
				L		L				Ш		1_			0	E	E	08063	CLASS "A"	RELEA	SE	TP	1-20.78	-
NOTE	S: Z		COORE	Chi	prov CD	c-ST	this of a	01.0	com Jsing D24.	ent g Di		15 A	47	7/10	(6)	TU	10 ((e)						
		GA	REE	W	WI	RE.	5 1	FRE	OM			COL TP						THRU 7,						
L									_													DETACH	ED LIST	s
FORM 19	246-0	01-01	5-092	DIET	ERIC	H-PO	ST C	LEA	BPRI	NT 1	020												PRINTED I	N U.S.A.

31835-028-070 REV. CODE IDENT DOCUMENT NO. CONTROL DATA COMMUNICATIONS PRODUCTS DIV. Santa Ana, Calif. 92704 SHEET 2 OF 2 WL 34015 74666600 LENGTH (APPROX) ACCESS FIND NO CONDUCTOR GAUGE (REF) COLOR (REF) ACCESS FIND NO REMARKS ORIGIN 3 24 5 CONN PZ 0 5 CLEAR CONN PI 12 CLEAR TO SEND 2 5 GRN 13 [1. PZ B 4 GND 2 5 4 PZ 0 12 2 CLEAR 3 REQUEST TO SEND 14 GRN 2 PI 3 GND

F 3 5 CLEAR 8 3 PZ RCVO LINE SIGNAL DET 14 3 13 / PI 7 GRN GNO 4 5 CLEAR 6 3 PZ E 12 DATA SET READY 14 GRN 7 13 []. PI 18 GNO 5 P2 14 DATA TERM READY 5 CLEAR 20 3 12 14 18 13 N. PI /9 GRN GNO 5 CLEAR 22 PZ 6 3 12 RING INDICATOR 14 GRN 19 13 [1. PI 21 GND 5 PZ K 12 LOCAL TEST CLEAR 11 3 14 13/1. PI 23 3 21 GRN GND 8 PZ Y 12 SET CLOCK TRANS A 10 CLEAR GRN 9 ð SET CLOCK TRANS B 9 13 V CLEAR SER CLOCK RECEIVE A 12 X SER CLOCK RECEIVE B GRN 15 R RECEIVED DATA A 10 CLEAR 7 GRN 14 RECEIVED DATA B 11 17 P SENO DATA A CLEAR

16

24

25

3

CONN PI

5

U

W

A

CONN PZ

12

4

22

24

5

/3

GRN

CLEAR

GRN DRAIN WIRE

PRINTED IN U.S.A.

SEND DATA B

EXT CLOCK TRANS A

EXT CLOCK TRANS B

PROTECTIVE GND

DWN	1	L. A.	10	ees	ov	14	4.75	C	ONT	TRO	L DA	TA	TITL	É		6				E ASS OAX CL		PREFIX WL	DOCUMENT	но. 66E	200	REV A
ENG	1	D.	Z.	n	_	1.	5-7	2 C	DMM PROD	UNIC	ATIO S DIV	NS /.				_	<i>,</i> ,			DEM	.~ 70	"	740			
MFG APPR	1					L	_	Sa	COD		DENT	704			36		1		3,	1836-0	28 -070).	s	HEET /	OF E	?
				SHE	ET	RE\	/151	ON	ı 5	TAT	us										RE	VISION REC	ORD			
			T	Π			Γ										2	/	REV	ECO		DESCRIPTION		DRFT	DATE	APP
	Γ	Т								Ι.							∞	∞	00	05360		PRERELL		LA	1.14.75	
				L	L		\coprod									L	A	A	A	08063	CLASS	"A" RELE	ASE	TP	1-20-78	
Ш	L	\perp	\perp	1_		L	1_	L	L	\perp	Ш			_		L	<u> </u>	L		ļ						
\sqcup	L	\perp	╀	┶	┸	L	1	L	\perp	1	Ш	Ш			<u> </u>	<u> </u>	L	<u> </u>				*				
<u> </u>	Ļ	\bot	4	1	╀	╀	╄	┞	╄	╄	H	Щ		_	<u> </u>	-	-	-						1		
₩	L	+	╀	+	┼-	╀	+	\vdash	┼-	+	Н	-			⊢	├-	⊢	⊢		_					1	
\vdash	╀	+	+	╀	╀	╀	╁	-	╀	╀	\vdash	_	_	_	⊢	-	╀	├		1	-			1		ļ '
$\vdash\vdash$	╀	+	╁	╀	╁	╀	+-	┝	╀	╀	+	_	H	_	├	├	╁	┝			l					
\vdash	╀	+	╁	╁	╁	╁	╁	╀	╁	+-	+	\vdash	-	-	╁	┝	╁	╁	l							
-	H	+	╁	+	╁	╁	╀	╀	+	+	\vdash	-	\vdash	-	╁	┝	H	╁╴	i	1	İ			1		1
H	t	+	+				_	-		-				- ا	†-	-	t	T	i					.	l	
H	t	+	†	l							CUM			-	T	T	T	T	1		į.					1
H	t	\top	†								at re Div			-	T	Г	T	T	1						1	1
\vdash	t	T	†		ppro er C						VIV	1310	# 3	-	Γ		T		1		İ			İ		1
П	T		Ţ										A	l <u> </u>					Ì	1	1				l	l
	Ι		Ι	_^.	ALO	30 1	ı	L	L	L		_		L							<u> </u>				<u></u>	L
NOTE	ES																									
1																										
1																										
																								DETACH	IED LIST	s

FORM 19246-01-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.

CONTROL D		COMN	NUNICATIONS Santa Ana, (S DIV.	CO	34015	SHE	ET	2	OF	2	WL	3/836-028-070 DOCUMENT NO. REV. 74666800 A
CONDUCTOR IDENT.	FIND NO.	GAUGE (REF)	COLOR (REF)	LENGTH (APPROX)		ORIGIN	PIN	ACCESS FIND NO.		DEST	NATIO	PIN	ACCESS FIND NO.	REMARKS
/	8	COAX			CON	IN PI	2	4	co	NN	PZ	0	5	RED TO SEND
2	1	1			1	1	14	1		1	1		6,7	SHIELD GND
3							3					G	5	LOCAL TEST
4							4						6,7	SHIELD GND
5							17		Π			E	5	TRANSMIT DATA
6							5		Γ				6,7	SHIELD GND
7							18		Г			C	5	CLEAR TO SEND
8							6						6,7	SHIELD GND
9						ļ	10		Г			J	5	TRANSMIT CLOCK .
10							11						6,7	SHIELD GND
//							13					4	_5	RECEIVE CLOCK
12							12						6,7	SHIELD GND
13							15					K	5	RECEIVE DATA
14							16		Г				6,7	SHIELD GNO
15							19		Г			M	5	CARRIER DET
16							20		Γ				6,7	SHIELD GND
17							23		Ì			. F	5	DATA SET READY
18							22		Ī				6,7	RING INDICATOR
19	1	1			1	1	24	1	Г	1	1	H	5	EXTERNAL TRANSMIT CLOCK
20	8	COAX	1		CON	IN PI	25	4	co	WW	P2		6,7	SHIELD GNO

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

This appendix consists of an alphabetical listing of all acronyms and mnemonics used in this manual. For convenience, all mnemonics for signal names are presented in the true or conventional state, although some signal names exist only in the false or reverse level state.

		ODDr	0
ACTA	A construction of the second	OER, OERA	0
ACLA	Asynchronous communications line	OF	O
	adapter	OLE	O
ADD	Address (bit)	OLES	O
AGC	Automatic gain control	OON	O
CLA	Communications line adapter	OSC	O
CLE	Communications line expansion (unit)	OSL	O
CO	Code bit	OST, OSTA	0
COMn	Command word (1, 2, or 3)	OSUP	Ō
CRC	Cyclic redundancy check	PAD	Ď
CTS	Clear to send	PE	Pa
CTSS	Clear to send status	PES	Pa
DA	Data available	PI	Pa
DAR	Data available reset	PSET	Pa
DAT	Data receive register (bit)	QM, QMA	Q
DAVF	Data available hold	QMS	Q
DCD, DCDA	Data carrier detect	RC	\mathbf{R}
DCDS	Data carrier detect status	$\mathbf{R}\mathbf{D}$	\mathbf{R}
DSR, DSRA	Data set ready	RDAT, RDATA	\mathbf{R}
DSRS	Data set ready status	RDAV	\mathbf{R}
DTO	Data transfer overrun	RDTO	R
DTOS	Data transfer overrun status	RHR	R
DTR	Data terminal ready	RI, RIA	R
ETX	End of block	RIS	R
EXTC	External transmit clock	RNCNA	R
Fn	Frequency (code 1, 2, 4)	RODD	R
FDX	Full duplex	ROLE	R
HDX	Half duplex	RPE	R
IA			
	Input available	RR	Re
IADD	Input address state	RSUP	R
IAV	Input available	RSYN	R
IDATA	Input data state	RTS	R
IEN	Input end	SAV	St
IER	Input error	SAVF	St
II	Information input (bit)	SCLA	Sy
ILE	Input loop error		
IO	Information output (bit)	SCR	Se
I/O	Input/output	SCT, SCTA	Se
ION	Input on	SCTE	Se
IS	Input select	SD	Se
ISI	Input select idle	SDT	Se
ISON	Input status on	SDTO	Se
ISR	Input status request	SELI	Se
IST, ISTA	Input status request	SELO	Se
ISUPn		SFR	St
	Input supervision word (1 or 2)		
LED	Light emitting diode	SODD	Se
LIT	Loop internal test	SPE	Se
LITCK	Loop internal test clock	SQD, SQDA	Si
LM	Loop multiplexer	SQDS	Si
LSI	Large scale integration	SS	$\mathbf{S}\mathbf{y}$
LPTTL	Low power transistor-transistor logic	SYN	Sy
LT	Local test	TCK	Tr
MCK	Modem transmit clock	TD, TDA	Tr
MCL, MCLA	Master clear	THR	Tr
MLIA	Multiplex loop interface adapter	THRE	Tr
Modem	Modulator/demodulator	THRL	Tr
MODST	Modem status	TSL	Tr
MS	Mode select	TTC	Tr
NCNA	Next character not available	TTL	Tr
NONA	weat character not available	IIL	ΙI

NCNAS	Next character not available status
NPU	Network processing unit
NSYN	New synchronization
ODATA	Output data
ODD	Output data demand
ODDF	Output data demand hold
OER, OERA	Output error
OF ´	Output format (bit)
OLE	Output loop error
OLES	Output loop error set
OON	Output on
OSC	Output select clear
OSL	Output select
OST, OSTA	Output strobe
OSUP	Output supervision
PAD	Dummy character
PE	Parity error
PES	Parity error status
PI	Parity inhibit
PSET	Parity set
QM, QMA	Quality monitor
QMS	Quality monitor status
RC	Receive comparator
RD	Receive data
RDAT, RDATA	Reset data
RDAV	Reset data available
RDTO	Reset data transfer overrun
RHR	Receiver holding register
RI, RIA	Ring indicator
RIS	Ring indicator status
RNCNA	Reset next character not available
RODD	Reset output data demand
ROLE	Reset output loop error
RPE	Reset parity error
RR	Receiver error
RSUP	Reset supervision
RSYN	Resynchronize
RTS	Request to send
SAV	Status available
SAVF	Status available hold
SCLA	Synchronous communications line
COD	adapter
SCR	Serial clock receive
SCT, SCTA	Serial clock transmit
SCTE	Serial clock transmit external
SD	Send data
SDT	Serial data transmit
SDTO	Set data transfer overrun
SELI	Select input
SELO	Select output
SFR	Status flag reset
SODD SPE	Set output data demand
	Set parity error
SQD, SQDA	Signal quality detector
SQDS	Signal quality detector status
SS	Synchronization search
SYN	Synchronization
TCK	Transmit clock
TD, TDA	Transmit data
THR	Transmitter holding register
THRE	Transmitter holding register empty
THRL	Transmitter holding register load
TSL	Transmitter shift register
TTC TTL	Transmitter timing and control
111	Transistor-transistor logic

TO CONVERT DECIMAL TO HEXADECIMAL

- 1. Find decimal number in body of table
 (Example: 157).
- Scan horizontally to the left to find the first hexadecimal digit (in this case, 9).
- Scan vertically up (from 157 in table) to find second hexadecimal digit (in this case, D).
- Thus decimal number 157 = hexadecimal number 9D.

TO CONVERT HEXADECIMAL TO DECIMAL

- Find first hexadecimal digit in lefthand column (Example: D).
- Find second hexadecimal digit in top row (Example: 9).
- 3. Simultaneously scan horizontally to right (from D) and scan vertically downward (from 9) to find point of intersection in body of table (in this case, 217).
- Thus hexadecimal number D9 = decimal number 217.

						!	Secon	d Hev	adeci	mal D	iait —	1.					
		0	1	2	3	. 4	5	6	7	8	9	Α	В	С	D	E	F
1	0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
	3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
<u>ر</u> ب	4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
Digit	5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
	6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111
Hexadecimal	7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127
kade	8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143
	9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159
First	Α	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175
F.	В -	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191
	C	192	193	194	195	196	197	198	199	200	2,01	202	203	204	205	206	207
	D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223
	E	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239
	F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255

TABLE B-1. HEXADECIMAL/DECIMAL CONVERSION

COMMENT SHEET

MANUAL TITLE _	Synchronous Communication	<u>ons Line Ad</u>	apter, DU138-A, DU139-A,
	DU140-A Hardware Mainte	enance Man	ual
PUBLICATION NO	74700700	REVISION	
FROM:	NAME:		
	BUSINESS ADDRESS		

COMMENTS:

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.

FOLD

FOLD

FIRST CLASS PERMIT NO. 8241

MINNEAPOLIS, MINN.

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY

CONTROL DATA CORPORATION

Publications and Graphics Division 3519 West Warner Avenue Santa Ana, California 92704



CUT ALONG LINE

FOLD

FOLD

	REVISION RECORD
REVISION	DESCRIPTION
01	Preliminary release
5/75	
A	Initial release
7/75	
В	Final edition
6/77	
C	Manual revised to improve format and conform to CDC
9/77	publication standards. Publication change only.
	This edition obsoletes all previous editions.
D	Revised to incorporate ECOs 8063, 8139, 8181, 8192, 8208, 8221
6/78	and 8290. This revision obsoletes all previous editions.
Е	Revised to incorporate electromagnetic interference cable changes,
10/79	and Engineering Change Orders 8246 and 8648, and Technical Action
	Request, 045640. Added configurations DY189-A/B, DY190-A/B, and
	DY191-A/B.
	,

Revision Letters I, O, Q and X are not used

Publication No.

74700900

© 1975, 1977, 1978, 1979 by Control Data Corporation Printed in the United States of America Address comments concerning this manual to:

CONTROL DATA CORPORATION
Publications and Graphics Division
P. O. Box 4380-P
Anaheim, California 92803

or use Comment Sheet in the back of this manual.

	7.	PARTS DATA	7-1		Loop External Test Connector, 715600	7-43
	Circ	uit Card Assembly, ACLA, Full		, 4	713000	7-43
		232/Variable Speed, 74447001	7-2			
		e Assembly, ACLA to 103A/113		8.	WIRE LISTS	8-1
		dem, 74657700/03	7-5			
		e Assembly, ACLA to Terminal,			List, Cable Assembly, ACLA to	
		657900	7-11		3A/113 Modem, 74657800	8-2
		e Assembly, ACLA to 103F Modem, 558300	7-15		List, Cable Assembly, ACLA to	0_2
	_	lit Card Assembly, ACLA, Full	7-13	_	erminal, 74658000 List, Cable Assembly, ACLA to	8-3
		-232/Variable Speed, 74877129	7-20		3F Modem, 74658400	8-4
ı		e Assembly, Asynchronous RS-232	, 20		List, ACLA Loop External Test	0 1
Ì		103A/113, 74875756	7-23		nnector, 74715700	8-5
l	Cabl	e Assembly, Asynchronous RS-232		Wire	List, Cable Assembly, ACLA to	
ı		Terminal, 74875846	7-27		3/113 Modem, 74875756	8-6
l		Assembly, Asynchronous RS-232	7 23		List, Cable Assembly, ACLA to	0 7
l		103F Modem, 74875760	7-31		erminal, 74875846	8-7
ı		e Assembly, ACLA to 202S Modem, 376194	7-35		List, Cable Assembly, ACLA to 3F Modem, 74875760	8-8
l		e Assembly, ACLA to 2025 Modem,	7-33		List, Cable Assembly, ACLA to	0 0
		874002	7-39		2S Modem, (Rev. Chan), 74876194	8-9
			APPEND	DIXES	S	
	A	Glossary	A-1	В	Hexadecimal Conversion Tables	B-1
	11	Clossary	A I	ь	nexadecimal conversion lables	D 1
			FIGUE	.		
			FIGUE	4E9		
	1-1	ACLA Circuit Card	1-2	4-1	Loop Multiplexer-to-ACLA	
	1-2	ACLA Card Placement	1-3		Interface and Command	
l	1-3	Location of ACLA and LM	- 4		Timing Diagram	4-2
ı	1 4	Card Cage in a NPU Cabinet	1-4		UART Transmitter Block Diagram	4-3
	1-4 1-5	NPU System Application ACLA Block Diagram	1-5 1-8	4-3 4-4	UART Transmitter Timing Diagram UART Receiver Block Diagram	4-4 4-5
	2-1	Controls and Indicators,	1-0	4-4	UART Receiver Timing Diagram	4-6
	2 -	ACLA Card Handle	2-2	4-6	Input Control (IC2-IC1)	1 0
	2-2	Loop Cell Structure	2-3		States Diagram	4-7
	3-1	Typical ACLA Cable Connectors	3-2	4-7	Input Control (ODD, DATA, SUPV)	
l	3-2	Component Location, Basic NPU			Timing Diagram	4-8
l		Cabinet	3-4	4-8	Input Control (SUPV only)	
l	3-3	Component Location, Stand-	2 4	4 0	Timing Diagram	4-9
•	3-4	alone Cabinet Priorities of Loop Multiplexer	3-4	4-9	Input Control (DATA only) Timing Diagram	4-10
	J-4	Interconnection	3-5	4-10	Input Control (ODD only)	410
	3-5	Typical Grounding Arrangements	5 5	4 10	Timing Diagram	4-11
	-	for B Version Cabinets	3-6	4-11	Modem Interface Timing Diagram	4-14
					Speed Generator Timing Diagram	4-15
			TABL	.ES		
	1-1	Physical Characteristics	1-6	2-13	Command Word 4 Format	2-9
	1-2	Nonoperating Environmental	± 0	3-1		3-2
	_	Requirements	1-6	3-2	DU189-A/B, DU190-A/B, and	-, -
	1-3	Operating Environmental			DU191-A/B Cable Sets	3-2
		Requirements	1-6	3-3	Cable 10400-1 Signals and	
	2-1	Switches and Indicators	2-1		Pin Connections	3-3
	2-2	Cell Frame Formats	2-4	3-4	Cable 10400-2 Signals and	2 2
	2-3	Addressing Code Format	2-4 2-4	3_E	Pin Connections	3-3
	2-4 2-5	Data Cell Format Status Word 1 Format	2-4 2-5	3-5	Cable 10400-3 Signals and Pin Connections	3-3
	2-6	Status Word 2 Format	2-5	4-1	Strapping Points	3-3 4-13
	2-7	Command Word 1 Format	2-6	6-1	Loop Multiplexer-to-ALCA	
	2-8	Command Word 2 Format	2-6		Interface Signals	6-2
	2-9	Code Bits and Reference		6-2	Modem-to-ACLA Interface	
		Frequencies	2-7		Signals and Pin	_
	2-10	Common Baud Rates and			Connections	6-3
	2. 11	Command Codes	2-8			
		Command Word 3 Format Character Length and Parity	2-8			
	4-12	Status Code	2-9			
		~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	- J			

x




Figure 1-1. ACLA Circuit Card




Figure 1-3. Location of CLA and LM Card Cage in NPU Cabinet

TABLE 1-1. PHYSICAL CHARACTERISTICS

Characteristics	Value
Dimensions	
Length Width Thickness with card handle card only	14 in. (356 mm) 11 in. (279 mm) 0.9 in. (23 mm) 0.063 in. (1.6 mm)
Weight	1.6 lb (0.73 kg)
Power Requirement Consumption Logic voltages	13.6 watts +5.0 ±0.25 V 2.00 amp; +12.0 ±0.50 V 0.15 amp; -12.0 ±0.50 V 0.15 amp

TABLE 1-2. NONOPERATING ENVIRONMENTAL REQUIREMENTS

Parameter	Requirement
Altitude	1000 ft (305 m) below sea level to 15,000 ft (4575 m) above sea level
Temperature	-30°F to +150°F (-35°C to +66°C)
Thermal Shock	+80°F to -30°F (+27°C to -35°C) or +80°F to +150°F (+27°C to +66°C) (rate of change not to exceed 20°F (11.1°C) per hour)
Humidity	5% to 95% (no conden- sation)
Shock	18 impacts of $5g \pm 10\%$ for a duration of 11 ± 1 msec, with a maximum g occuring at 5.5 msec.
	3 impacts in each direction along 3 major axes
Vibration	Peak displacement ±0.005 in. at 5 to 60 Hz, and acceleration of 2g at 60 to 500 Hz as packed for shipment

TABLE 1-3. OPERATING ENVIRONMENTAL REQUIREMENTS

1000110111110			
Parameter	Requirement		
Altitude	1000 ft (305 m) below sea level to 6000 ft (1830 m) above sea level		
Temperature	Recommended: +72°F (+22°C) (ambient temp- erature for 255X Series system)		
Humidity	Continuous operation at 90% relative humidity and 104°F(40°C). No operational condensation requirements. Excursion rate: not to exceed 10% per hour		
Particulate Contamination	Range 3		
Caustic Chemical Environment	Not allowed		

SIGNALING RATE SELECTION

The ACLA can operate at any of the standard signaling rates: 75, 110, 134.5, 150, 300, 600, 1200, 2400, 4800, and 9600 baud. Other rates are also available. The signaling rate is selected by program command and can be different for transmit and receive.

RESTRAINT SIGNAL DETECTION

The ACLA provides the necessary interface for operating with an AT&T 811B Auxiliary Data Set used for TWX network connections. When the 811B detects a restraint condition from the TWX central office equipment, it activates a restraint-detection signal to the ACLA, causing the ACLA to suspend data transmission.

DATA TRANSFER OVERRUN

The ACLA generates data-transfer-overrun status bit if it assembles a new character before a previously assembled character has been transferred to the processor.




Figure 1-5. ACLA Block Diagram

the first data character to the ACLA. The ACLA is inhibited from generating ODDs if any one of the following conditions are mat: clear-to-send (CTS) signal from the modem is inactive; restraint detector from the modem is active; or OON is inactive.

Data received by the ACLA is loaded into the transmitter holding register by the output strobe signal and then into the transmitter shift register in preparation for a serial transmission on the transmit data line. This transference of data from the holding register to the shift register causes an ODD to be generated, which is forwarded to the processor, informing the processor that the ACLA can accept another character. If another data character is not received by the ACLA before completion of the serial transmission of the character in process, the transmit data line remains in the marking condition.

ECHOPLEX MODE

Upon receipt of a command, the ACLA can route the data received from the modem back to the modem while accomplishing normal processing of the incoming data.

BREAK GENERATION

Following the receipt of a break command, the ACLA places the transmit-data line at a constant spacing condition. This condition continues until a command is received to turn break command to off.

LOOP ERROR DETECTION

The ACLA monitors two error lines from the loop multiplexer for the reporting of errors on the loop. One line indicates errors on the input loop while the other indicates errors on the output loop. The ACLA reports input error status if the input line toggles true during an input select or output error status if the output line toggles true during the output select.

CLA ADDRESSING

Each CLA may be one of 32 CLAs attached to the loop multiplexer backplane. In order to increase efficiency, many of the signals coming to the ACLA are bus organized. Because of this, each ACLA must be capable of generating an 8-bit address on input frames and recognizing the same 8-bit address on output frames. Figure 1-5 shows the data interchange between the ACLA and the loop multiplexer.

MASTER CLEAR

When the master-clear (MCL) signal originating at the LM attains a logic 1 condition, the ACLA is set to an idle state; all bits of command word 1, break and ISON bits of command word 2, and ECHO and LIT bits of command word 3 are set to a logic 0; in addition, the transmit and receive shift register, receive storage buffer, framingerror status, parity-error status, and data-transfer-overrun status are reset. The transmit-data line sets to a marking condition. Input-loop-error, output-looperror status, and ODD are not reset. MCL must be active a minimum of 30 microseconds before the ACLA is guaranteed to be in the idle condition.

Modem Interface Section

The modem interface section of the ACLA provides the level conversion logic to make the ACLA compatible with the signal levels of the modem. This section of the ACLA also monitors the modem status lines for a change of condition: either a logic 1-to-0, or 0-to-1 transition. When a change occurs, status is reported to the processor. An exception of this procedure is that the ring-indicator signal only triggers a status report on a logic 1-to-0 transition.

Via command from the processor, the ACLA can route the transmit data back to the input data assembly logic to test the data handling logic. The ACLA also returns the modem control signals to the modem monitor lines to verify operation of the modem interface circuits. The ACLA displays the condition of four RS-232-C interface lines via lights located on the card handle.

Speed Generators

The receive and transmit sections of the ACLA require clock sources that have a frequency 16 times the desired baud rate. The ACLA provides a receive or a transmit speed generator that selects one of four clock frequencies, divides it by a predetermined number between 1 and 16, and applies the quotient to the respective receive or transmit section of the ACLA. The speed generators function identically but are controlled by the processor independently through use of command words 2 and 4.




Figure 2-1. Controls and Indicators, ACLA Card Handle

MULTIPLEXING SUBSYSTEM OVERVIEW

The processor communicates with a CLA via the multiplex loop. The multiplex loop consists of two independent loops, the input loop and the output loop. The input loop carries output data demands, input data, and supervision (status) from the ACLA to the processor. The output loop carries output data and supervision (commands) from the processor to the ACLA.

Information is transferred serially bit by bit on the loops. Loop cell structure is shown in figure 2-2. Every twelfth bit is a cell frame marker that defines a 12-bit loop cell. The cell frame marker is followed by a cell identification field (three bits), which defines the contents of the remaining field (8 bits) of the cell. The loop multiplexer receives information from the output loop and presents the cells in parallel form to the CLA (an 11-bit interface is used; the cell frame marker bit is deleted). Similarly, the ACLA transfers cells (11 bits) to the loop multiplexer, which presents them serially (and adds the cell frame marker bit) to the input loop.

A line frame is a group of contiguous loop cells related to a particular ACLA. The first cell of a line frame contains the address of the CLA and the last cell contains a cyclic redundancy check (CRC) character. Other cells within the frame may contain data and/or supervision (status or commands). All cells are passed unmodified between the multiplex loop and the CLA, except the check character which is removed from the output loop and added to the input loop by the loop multiplexer.

LINE FRAME FORMATS

The ACLA uses the following general line frame format on the input loop:

ACLA	Input	Status	Status	CRC
Address	Data	Word 1	Word 2	Character

The ACLA address cell is always present and may contain an active output data demand bit. The data cell may appear next and contains input data. Two supervision cells may also follow and contain status word 1 and status word 2. If any status is to be reported, both status words always appear. The CRC (cyclic redundancy check) character is added by the loop multiplexer and does not concern the ACLA.

The following general line frame format is required by the ACLA on the output loop:

ACLA	Output	Command	Command	CRC
Address	Data	Word 1	Word 2	Character

TABLE 2-2. CELL FRAME FORMATS

Word/Field Type					Bi	t Po	siti	on					Flow
Processor Word	11	10	9	8	7	6	5	4	3	2	1	0	
LM Cell	0	1	2	3	4	5	6	7	8	9	10	11.	
Information Field	х				Il	12	13	14	15	16	17	18	
Identification Field	Х	F1	F2	F3							ļ		
Address ID Field	Х	1	1	+	-		A	ddre	ss—				LMACLA
Data ID Field	х	1	0	0	-			Data				-	LM - ACLA
Status ID Field	Х	1	0	1	-		s	tatu	ıs —				ACLA ——LM
Command ID Field	X	1	0	1	-		— с	omma	ınd —			-	LM ——ACLA
†This bit is the outpu	t dat	a de	mand	(00	D) d	urin	g an	add	lress	tra	nsfe	r to	the LM.

TABLE 2-3. ADDRESSING CODE FORMAT

Loop Cell Bit Position	В0	в1	В2	в3	В4	В5	В6	В7	в8	в9	В10	B11
LM to ACLA Interface		OF1	OF2	OF3	IOl	102	IO3	104	105	106	107	I08
ACLA to LM Interface] \	IFl	IF2	IF3	III	II2	II3	II4	II5	II6	II7	II8
Bit Content		1	1	0/1	Al	A2	A3	A4	A5	A6	A7	A8

TABLE 2-4. DATA CELL FORMAT

Loop Cell Bit Position	В0	Bl	В2	В3	В4	В5	В6	В7	В8	В9	В10	B11
LM to ACLA Interface	\	OF1	OF2	OF3	IOl	102	IO3	104	I05	106	107	108
ACLA to LM Interface		IFl	IF2	IF3	IIl	II2	II3	II4	II5	II6	II7	II8
8- or 9-bit [†] character	\	1	0	0	D8	D7	D6	D5	D4	D3	D2	Dl
7-bit character		1	0	0	0	D7	D6	D5	D4	D3	D2	Dl
6-bit character	\	1	0	0	0	0	D6	D5	D4	D3	D2	Dl
5-bit character	\	1	0	0	0 .	0	0	D5	D4	D3	D2	Dl

[†]For a 9-bit character the additional bit is a parity check bit. This is handled internally and does not appear at the ACLA/LM interface; consequently, only 8 bits are shown in this table.

STATUS WORDS

Most status changes, error conditions, or a status request command cause status to be reported, and two characters are sent to the processor. The status word 1 and status word 2 formats are shown in tables 2-5 and 2-6, respectively. In both tables a logic 1 indicates that the associated modem signal or status condition is active (on), and a logic 0 indicates that the condition is not active (off).

COMMAND WORDS

The command words are instructions from the processor in the form of command words 1, 2, 3 and 4, which must be received in sequence. For example, words 1 and 2 must be received before word 3, and word 2 must always be preceded by command word 1. However, command word 1 can be received as a single word command. Formats for command word 1 and command word 2 are shown in tables 2-7 and 2-8. A logic 1, in the position indicated, activates the associated signal, while a logic 0 deactivates the signal. The commands operate independently of each other.

Loop Cell Bit Position	в0	В1	В2	в3	в4	В5	В6	В7	В8	В9	B10	B11
LM to ACLA Interface		OF1	OF2	OF3	IOl	102	103	104	105	106	I07	108
Bit Content		1	0	1	RTS	SRTS	ОМ	LMA	DTR	тв	ION	OON

RTS - Request-to-send. A logic 1 here activates the request-to-send line to the modem while a logic 0 deactivates RTS.

SRTS - Secondary request-to-send. A logic l activates the secondary request-to-send line to the modem (referred to as secondary send-data on some modems). On modems equipped with a reverse channel transmitter, supervisory information can be sent to a remote station while the ACLA is receiving data from the station over a half-duplex, 2-wire circuit. Typical uses include circuit assurance, error control, and interrupt (break). A logic 0 deactivates SRTS.

OM - Originate mode/auxiliary. A logic l in this position causes the ACLA to notify the modem equipment that it is in the originate mode. A logic 0 indicates answer mode. This line is an auxiliary signal line and may be used for other functions as designated by system design.

LMA - Local mode/auxiliary. A logic 1 in this position causes the ACLA to notify the modem (when equipped) to loop back the analog signal on the modem. A logic 0

disables the loopback. This line is an auxiliary signal line and may be used for other functions as designated by system design.

DTR - Data-terminal-ready. A logic 1 in this location causes the ACLA to notify the modem that the system is ready to communicate with the modem. A logic 0 causes a not-ready signal to be reported.

TB - Terminal-busy. A logic 1 causes the ACLA to notify the modem to busy-out-theline. A logic 0 disables this function.

ION - Input-on. When this bit is a logic 0, the input section of the ACLA cannot receive data characters nor transfer data to the LM. A logic 1 causes normal input operation.

OON - Output-on. A logic 1 causes the output section of the ACLA to report output-data-demand initially when command is received if clear-to-send is active, and enables the output to report output-data-demand whenever the output buffer is empty. A logic 0 inhibits reporting of output-data-demand.

TABLE 2-8. COMMAND WORD 2 FORMAT

Loop Cell Bit Position	В0	Bl	В2	В3	В4	В5	В6	В7	В8 ,	В9	B10	B11
LM to ACLA Interface		OF1	OF2	OF3	IOl	102	103	104	105	106	107	108
Bit Content		1	0	1	BREAK	ISR	ISON	DLM	RSRl	RSR2	TSR1	TSR2

BREAK - Break-mode. A logic 1 here causes the ACLA to place the transmit-data line in a spacing condition (0 state). A logic 0 inhibits the break operation and returns the line to marking condition (1 state).

ISR - Input-status-report. A logic 1 in this position causes the ACLA to report the status of the RS-232 interface lines and any other ACLA status that may be active once each time the command is received. The ISR command is honored only when the ACLA has previously received a logic 1 in the ISON position. This is a momentary nonstored command. (If ISR is a 1 and ISON is a 1 in the same line frame, status is reported.)

ISON - Input-status-on. When a logic l is in this bit position, the ACLA monitors the modem interface and reports input supervision. A logic 0 inhibits monitoring and reporting. Status is not reported automatically when this command bit is first received by the ACLA. The ACLA must

receive either an ISR command or status change to report input supervision.

DLM - Data-line-monitor. A logic 1 here causes the ACLA to monitor the receivedata line that is in a break condition for one character time after reception of the command. This command is used to allow the processor to determine the length of a break condition on data input. This is a momentary, nonstored command.

RSR1, RSR2 - Receive-speed-range 1 and 2. This code causes the ACLA to select a reference frequency from the LM to provide a range of baud rates selectable by bits IO1 thru IO4 in command word 4. See table 2-9.

TSR1, TSR2 - Transmit-speed-range 1 and 2. This code causes the ACLA to select a frequency from the LM to provide a range of transmit baud rates selectable by bits IO5 thru IO8 in command word 4. Table 2-9 shows the code and related reference frequencies.

TABLE 2-10. COMMON BAUD RATES AND COMMAND CODES

		5	Speed	- Cor	nmand	Word	4		Range -	- Com	nand V	Nord 2	2
Baud Rate		Inp	put			Out	out		Freq	Inpu	ıt	Out	put
	Il	12	13	14	15	16	17	18	Desig	15	16	17	18
9600	1	1	1	1	1	1	1	1	С	0	1	0	1
7200 (Special)	1	1	1	1	1	1	1	1	D	1	1	1	1
4800	0	1	1	1	0	1	1	1	С	0	1	0	1
3600 (Special)	0	1	1	1	0	1	1	1	D	1	1	1	1
2400	0	0	1	1	0	0	1	1	С	0	1	0	1
1800 (Special)	0	.0	1	1	0	0	1	1	D	1	1	1	1
1600	0	1	0	1	0	1	0	1	С	0	1	0	1
1200	0	0	0	1	0	0	0	1	С	0 .	1	0	1
1050	1	1	1	0	1	1	1	0	С	0	1	0	1
800	0	0	1	0	0	0	1	0	С	0	1	0	1
600	0	1	1	1	0	1	1	1	В	1	0	1	0
300	0	0	1	1	0	0	1	1	В	1	0	1	0
150	0	0	0	1	0	0	0	1	В	1	0	1	0
133.3	1	1	1	0	1	1	1	0	В	1	0	1	0
120	0	1	1	0	0	1	1	0	В	1	0	1	0
110	1	0	1	0	1	0	1	0	В	1	0	1	0
100	0	0	1	0	0	0	1	0	В	1	0	1	0
75	0	0	0	0	0	0	0	0	В	1	0	1	0
66.67	1	1	1	0	1	1	1	0	A	0	0	0	0
50.0	0	0	1	0	0	0	1	0	A	0	0	0	0

TABLE 2-11. COMMAND WORD 3 FORMAT

Loop Cell Bit Position	В0	Bl	В2	В3	В4	В5	В6	В7	В8	В9	В10	B11
LM to ACLA Interface		OF1	OF2	OF3	IOl	I02	103	104	105	106	107	108
Bit Content	$\neg \setminus$	1	0	1	PSET	ΡI	CO1	CO2	SB		ЕСНО	LIT

PSET - Parity-set. When B4 is a logic 1, concurrent with PI set to a logic 0, the ACLA generates and checks for even parity. A logic 0 concurrent with PI set to a logic 0 causes the ACLA to generate and check for odd character parity.

PI - Parity-inhibit. When B5 is a logic 0, the ACLA checks character parity on input and generates character parity on output. A logic 1 causes the ACLA to ignore parity.

CO1, CO2 - Code 1 and Code 2 bits form a code so that each combination corresponds to a character length of either 5, 6, 7 or 8 bits. The checking and generation of character parity adds one information bit to the character and therefore must be considered when selecting the unit code. Table 2-12 shows these code bits in relation to parity-inhibit bit.

SB - Stop-bit. A logic 1 in B8 position causes the output logic to generate two stop bits (For 5 data bits, the stop bit is 1.5 units in length.) on output and a logic 0 generates one stop bit.

ECHO - Echoplex mode. A logic 1 in this position causes the ACLA to return all data received from the modem on the receive-data line back to the modem on the send-data line while maintaining normal data processing in the input logic. A logic 0 inhibits echoplex operation.

LIT - Loop-internal-test. A logic 1 in this position causes the ACLA to go into an echoplex mode. Data and modem control signals from the output section are routed (looped back) to the input section. Refer to Programming Notes for additional information on this mode of operation. A logic 0 disables the echoplex mode.

output to avoid receiving back the message transmitted.

OUTPUT OPERATION

To transmit data, output-on (OON) command must be activated. Also, request-to-send (RTS) must be turned on if not so conditioned previously. When the modem is ready to transmit data, it returns clear-to-send (CTS) signal, which causes the ACLA to generate the first output-data-demand (ODD) and to report CTS status.

When the program receives an ODD, it should return a character to the ACLA. Each time that the ACLA transfers a character from its buffer register to the shift (disassembly) register, it generates an ODD. This sequence is repeated until the last character of the message is transmitted. RTS can be deactivated one character time (or more, depending on the modem type) after the generation of the last ODD.

LOOPBACK TEST OPERATION

To operate in loopback test mode, the loop internal test (LIT) command must be sent to the ACLA. Data and modem control signals from the output section are routed (looped back) to the input section as follows:

- Transmit-data (TD) is connected to receive-data (RD).
- Request-to-send is connected to clear-to-send.
- Data-terminal-ready is connected to data-set-ready.
- Local-mode is connected to datacarrier-detector (receive-linesignal-detector).
- Secondary request-to-send is connected to secondary-data-carrier detector (secondary-receive-linesignal-detector).
- Terminal-busy connects to ringindicator.

While in this mode, all signals received from the modem are blocked and ignored by the ACLA. However, on the output side, signals to the modem are not blocked and caution must be used while in loopback test mode to avoid undesirable operation of the modem. For instance, while testing the operation of data-terminal-ready, an on condition is being received by the modem as well as being looped back as in item 3 above. If an incoming call was received in

this situation, the modem would answer; this may confuse the calling station since no data transfer would occur. Therefore, DTR should only be turned on momentarily to test its operation and left off during other ACLA tests.

BREAK/OPEN-LINE DETECTION

Break (one or more character times of a spacing) or open-line (continuous spacing) conditions on the receive-data line can be detected by use of framing-error-status (FES) and the data-line-monitor (DLM) command. When a character is received without a stop bit (spacing or logic 0 condition detected when receive-data line is sampled for first stop bit), FES is reported in conjunction with the character. Following detection of a framing error, the ACLA locks up and is not in a condition to assemble additional characters until it sees a space-to-mark transition on the receivedata line or a data-line-monitor command. The program must issue a DLM command each time it receives FES to cause the ACLA to monitor the receive-data line for another character time. The program detects a break condition by the receipt of one or more (the exact number is established by software) consecutive null (all zero) characters accompanied by FES. Once a break or open-line condition has been determined to exist, the program may periodically interrogate the state of the line by issuing a DLM command. If the line remains in a spacing condition, the DLM command causes a null character to be assembled and FES reported. If the line has returned to a marking condition, the DLM command has no effect.

The ACLA monitors for framing errors at all times. It transfers the character received and reports FES whenever the ISON command is active, independent of the state of the ION command. Thus, break detection is possible while the ACLA is transmitting to a remote station even though the input section may be disabled (ION off).

RESTRAINT DETECTOR

For operation on the TWX network, the local modem may occasionally signal the ACLA to suspend data transmission. This condition may occur when the ACLA can transmit data to the TWX central office faster than the central office can convert the data and transmit it on to the appropriate station. The ACLA simply inhibits generation of ODDs while the restraint-detection signal is active, the net effect on software being a momentary delay in receipt of ODDs.

TABLE 3-1. CABLES USED WITH DU137-A ACLA

Equipment Number	Part Number	Application	Connector to Modem/Terminal	Connector to ACLA
XA133-A YA228-A	74657700 74875756†	Compatible with AT&T 103/113 Data Sets	25-contact plug	25-contact receptacle
XA135-A YA230-A	74657900 74875846+	Connects directly to terminal without a modem. Compatible with any terminal with RS-232-C interface capable of operating AT&T 103/113 or 202 Data Sets.	25-contact receptacle with threaded retaining spacers	25-contact receptacle
XA134-A YA229-A	74658300 74875760†	Compatible with AT&T 103F, 202R Data Sets or CDC telegraphic level converter	25-contact plug	25-contact receptacle
XA229-A†† YA234-A††	74874002 74876194†	Compatible with AT&T 202 Data Sets with reverse channel option	25-contact plug	25-contact receptacle

#Special application

TABLE 3-2. DU189-A/B, DU190-A/B, and DU191-A/B Cable Sets

Equipment Number	Part ACLA Card†	Number Cable	
DU189-A	74872129	74657700	Compatible with AT&T 103/113 Data Sets
DU189-B ††	74872129	74875756	
DU190-A	74872129	74657900	Compatible with any RS-232-C interface capable of operating
DU190-B ††	74872129	74875846	AT&T 103/113/203 Data Sets. Connects directly to a terminal without a modem.
DU191-A	74872129	74658300	Compatible with AT&T 103F/202R Data Sets or CDC telegraphic
DU191-В ††	74872129	74875760	level converter.

 $\mbox{\scriptsize †}$ ACLA card, PN 74872129, is interchangeable with DU137-A ACLA, PN 74447001. $\mbox{\scriptsize †}$ Used with B version cabinet.




Figure 3-1. Typical ACLA Cable Connectors





Figure 3-2. Component Location, Basic NPU Cabinet, Side View



M-579

Figure 3-3. Component Location, Stand-Alone Cabinet, Side View

CAUTION

Do not attempt to install an ACLA card in the communications processor card cage, located at the top of the basic cabinet. If attempted, the communications processor backplane will be damaged.

- Set CLAl and CLA2 enable/disable switches to OFF.
- Position card vertically so that connector on card handle is on lower part and thumbwheel switches are on upper part.
- 3. If system is operating, set thumbwheel address switches on card handle to the proper hexadecimal address before installing ACLA card. Refer to Controls and Indicators, section 2, for method of setting an address.

CAUTION

Ensure that 51-pin tab connectors on rear edge of card are properly aligned with their mating connectors on card cage backplane. Cross-slotting will destroy the backplane.

- 4. Insert rear edge of card into slotted guides, making certain that card is perfectly vertical and not cross-slotted.
- 5. Slide card into card cage, applying firm pressure on card handle to engage connectors on card with backplane connectors. All card handles will be flush with one another when cards are correctly installed.
- 6. Position blank slot covers in all card slots that are not used to assure that blower air flow is contained in card cage.
- 7. Set thumbwheel address switches on card handle. Refer to Controls and Indicators, section 2, for the method of setting an address.
- 8. Set enable switches to CLAl and CLA2 (enable) positions.

CABLE INSTALLATION

ACLA cables are installed as follows:

 Select a cable that is compatible with terminal or modem to be

- connected to ACLA. Refer to the cable indentification.
- 2. Attach cable to terminal or modem, then attach the other end of cables to the ACLA card handle. All cables exit through bottom of cabinet. In the B version cabinets, cables are routed through cable grounding assembly located at bottom of cabinet. See figure 3-5. For ACLAs installed in upper expansion position of cabinets, route cables through cable tray provided on either side and then down along the side to bottom of cabinet.
- Tighten down retaining screws on all cable connectors. Apply pressure to grounding clamp (B version) and tighten screws.
- 4. Lay out surplus length of cable in a long, flat loop under the raised floor or in enclosures; this manner of storage minimizes kinking of cables.
- Place protection padding, if available, over stored loops of cable before installing flooring.

INITIAL CHECKOUT

After all ACLA cards are installed and connected, diagnostic or system programs can be used to determine overall ACLA function.

If a fault is isolated to the ACLA, the following mechanical checks may be made:

- Check that enable switch of ACLA in question is in the on (up) position.
- Check that ACLA cable connectors are firmly attached.
- Ensure card is firmly placed in card slot.
- Monitor LED indicators under ACLA card handle to ensure electrical power is on ACLA card.
- 5. If LED indicators are not lit on the ACLA card, check LED indicators on LM card handle to ensure power is available to card cage.




Figure 4-1. Loop Multiplexer-to-ACLA Interface and Command Timing Diagram

COMMAND REGISTERS

All commands are strobed into their associated registers with either COM1, COM2, COM3, or COM4, and OST. The command 1 register stores all of the modem control signals plus output-on (OON) and input-on (ION). It is implemented with two 4-bit parallelload shift registers. COMI enables parallelentry, and on the falling edge of OST the registers are loaded with the information output IO1 thru IO8 bits present at their inputs. Break, input-status-on (ISON), receiver shift register, and transmitter shift register (RSR1, RSR2, TSR1, and TSR2) of the second command are stored in the same type of register in a like manner with COM2 and on the falling edge of OST. Also, the echo and loop-internal-test (LIT) commands of command 3 and all the speed generator divider bits of command 4 are stored in the same manner on the falling edge of OST and COM3 and COM4, respectively. The PSET, PI, COl, CO2 and SB (stop bit) commands of command 3 are strobed into the control register of the UART with the rising edge of OST if COM3 is active. The data-line-monitor (DLM) and input-statusreport (ISR) commands of command 2 are nonstored commands having an active duration equal to the pulse width of OST (300 nanoseconds with a 20-mHz loop).

UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER

The universal asynchronous receiver/transmitter (UART), a large-scale integration (LSI) package, is the main functional element in the ACLA. The transmitter section converts parallel data into a serial word which contains the data along with start, parity, and stop bits. The receiver section converts a serial word with start, parity, and stop bits into parallel data and verifies proper code transmission by checking the receipt of a valid stop bit and proper parity if selected for parity.

The UART is programmable as to word length (5, 6, 7 or 8 bits), parity (even, odd, or parity inhibited) and the number of stop bits (normally 1 or 2 bits, but 1-1/2 bits with a 5-unit code). The transmitter and receiver share the control register and thus are configured in the same manner.




Figure 4-3. UART Transmitter Timing Diagram

If the UART is programmed to detect parity errors (even or odd) and a character is received with a parity error, the parity-error-status line is set to a logic 1 at the nominal center of the last stop bit. This signal is held until the next character is transferred to the RHR.

If the first stop bit is not a marking condition, the framing-error-status line (FES) is set to a logic 1 and held until the next character is transferred to the RHR. If the cause of FES is the receipt of a break character (null character without stop bits), the receiver is in a locked-up state so that the IBF does not set to a logic 1 until at least one character time has elapsed after a valid stop bit has been detected.

The timing for all receiver functions is obtained from the external receive clock (RCK) whose frequency is 16 times the desired baud rate. When the master clear line is strobed to a logic 1, the UART is set to an idle state. This resets TSR, RSR, RHR, FES, DTOS, PES and IBF, and sets TD and THRE.

OUTPUT DATA DEMAND


When the ACLA is able to accept a character from the LM, it sets the output-data-demand (ODD) flip-flop, which in turn causes IAV

to activate. The ACLA address with the ODD flag bit set is picked up by the LM when the ACLA's input section is selected. The ODD flip-flop is reset during this selection. The processor, responding to the ODD, provides a data character to the output section of the ACLA via the LM.

The setting of the ODD flip-flop is controlled by four signals: ODD, THRE, restraint-detector* (RSD*), and clear-tosend status (CTSS). These signals are ANDed together to produce the clock for the ODD flip-flop. Since the D input is pulled up, the ODD flip-flop is set whenever three of the signals are logic 1 and the fourth makes a logic 0-to-1 transition. The resetting of the ODD flip-flop is discussed in the input section. Normally THRE triggers the ODD flip-flop.

OUTPUT DATA

After receipt of an ODD from the ACLA, the processor sends a character via the LM to the output section of the ACLA. SELO sets to 1 when the ACLA's address is detected by the ACLA. After the address is presented, the next word may be a data character, in which case the data format code is detected by the format decoder, making ODATA a logic 1. The data character present on bits IO1 thru IO8 is loaded into the transmitter holding register of the UART with



DETAIL:




Figure 4-5. UART Receiver Timing Diagram




Figure 4-7. Input Control (ODD, DATA, SUPV) Timing Diagram




Figure 4-9. Input Control (DATA only) Timing Diagram

INPUT CONTROL STATES

The input control states are defined as follows:

State 0 is IADD, i.e., ACLA address with or without ODD bit is placed on the input bus;

state 1 is IDATA, i.e., data serially received from the communications line is placed in parallel on the input bus;

state 2 is ISUP1, i.e., the first status word is placed on the input bus;

and state 3 is ISUP2, i.e., the second status word is placed on the input bus.

INPUT MULTIPLEXER

The input multiplexer is used by both ACLA1 and ACLA2. It provides a 3-state interface with the LM input bus for the signals of IF2*, IF3* (input format) and II1* thru II8*. IF1* is activated by an open collector gate whenever SELI is a logic 1.

The input multiplexer is controlled by the signals SELI2*, SELI*, ICl and IC2 of the input control logic. Eight 8-to-1 multiplexer integrated circuits make up the input multiplexer, the outputs of which are connected to the LM input bus lines of III thru II8. Address, data, and supervision bits from ACLA1 and ACLA2 are applied to the respective inputs of each multiplexer in such a way that the proper word is selected for transfer to the LM.

The signals SELI2*, IC1, and IC2 dictate which of the possible words are selected. SELI* enables the 3-state outputs of the multiplexers, i.e., if IC1 is logic 1, IC2 is logic 0 and SELI2 is logic 0, then receive data bits DAT1 thru DAT8 of ACLA1 appear at II1 thru II8, respectively.

Input format bits 2 and 3 (IF2, IF3) are produced by the outputs of two 4-to-1, 3-state multiplexers. These multiplexers are controlled by the signals of SELI*, ICl and IC2. SELI* enables the 3-state outputs, while ICl and IC2 place the proper format code on the bus. All of the multiplexed inputs are "hard-wired" except the ODD flag bit which is connected to ODD*.

INPUT LOOP ERROR

Whenever the multiplex loop interface adapter detects an input loop error during a loop batch, it notifies the LM via a restart loop end. If the ACLA used the last input loop batch, the LM activates the IER line and the IS line and provides one IST. When both IER and IS are logic 1, a low level is applied to the D input of the input loop error status (ILES) flip-flop. On the trailing edge of IST, the ILES flip-flop is clocked, thus storing the error

condition. The ILES* signal sets the status R/W (if input-status-on is logic 1), which in turn activates the input available. ILES is picked up by the LM in ISUP1. The ILES flip-flop is reset when the status clear signal makes a logic 0-to-1 transition. The SCL signal is produced by a flip-flop which is set by the trailing edge of IST while in the input control state of ISUP1 and reset on the next trailing edge of IST.

CHARACTER ASSEMBLY

Before the ACLA can receive data from the communications line and transfer it to the LM, it must be programmed via the ACLA output section. It must be programmed to the proper character length and even or odd parity and programmed to enable the input section (ION is a logic 1).

After level conversion by the modem interface section, the receive-data signal is fed to the receive section of the UART. The UART monitors this signal for a start bit which begins the processing of the character as shown in the discussion of the UART. In the center of the first stop bit, the UART transfers the character to its receive holding register so that the character is present on DAT1 thru DAT8 and raises its input-buffer-full flag (IBF). ION is NANDed with IBF to activate input available. IBF is reset with reset-input-buffer-full (RIBF*), which is produced by the NANDing of IBF, SELI, IC1, and IC2.

The resetting occurs during the time that the LM picks up the data word. The preceding is the normal resetting procedure for IBF, but it is also reset when ION goes from the 0-to-1 condition by the NANDing of ION*, IO7, COM1, and OST.

When assembling characters, if IBF is not reset by the time that another character is transferred to the receive holding register, the data-transfer-overrun status (DTOS) flag sets to a logic 1. This signal is applied to the input multiplexer and accessed by the LM in the first status word. DTOS is reset on the first end of the next received character after the resetting of IBF. End of character is in the center of the first stop bit of the received character.

If the received data is in a spacing condition during the first stop bit of a received character, the framing error status (FES) flag of the UART sets to a logic 1 at the bit center of that stop bit. FES and IBF applied to an A-O-I gate set the status R/W, if ISON is logic 1. ISON also allows DAV to activate, which in turn allows data and status to be reported to the LM. This occurs regardless of the state of ION. This function facilitates the detection of a breaking condition: FES, reported to the LM in the same line frame as a data character of spacing, is interpreted by the




Figure 4-11. Modem Interface Timing Diagram

RING INDICATOR STATUS

Ring indicator status (RIS) is stored in a flip-flop. A logic 1-to-0 transition of ring indicator causes the status R/W to set. The setting of the status R/W causes the RIS flip-flop to be clocked to a logic 1. The next time the status R/W is set, if not caused by the toggling of the ring indicator (RI), the RIS flip-flop is clocked to a logic 0. The RI detection logic consists of an exclusive OR gate, a NAND gate, an inverter, the RIS flip-flop and a delay network. When the RI line goes to a logic 1, a low level is applied to the resistorcapacitor network, causing the capacitor to discharge through the resistor until the level across the capacitor reaches ground potential. The inputs to the RIS flip-flop are armed with a high level. When RI makes a logic 1-to-0 transition, the output of the NAND gate goes low, thereby setting the status R/W. The high level on the inputs to the RIS flip-flop is clocked into the RIS flip-flop by the setting of the status R/W. This level goes low 200 to 400 nanoseconds afterwards, then the capacitor charges to the turn-on voltage of the exclusive OR gate.

STATUS READ/WRITE

The status R/W is reset when the ACLA puts the second status word on the LM input bus. Since ISON is applied to the direct reset of

the status R/W, this status is inhibited from setting when ISON is logic 0.


The status R/W can be set with any of the following eight signals: data-associated-status, input-loop-error, output-loop-error, or one of the five ouputs of the change detection circuit.


DATA ASSOCIATED STATUS


Data-associated-status* (DAST*) is produced by an A-O-I gate and may be activated by an input-data-error (parity or framing error or data-transfer-overrun) signal. FES, PES, and DTOS are applied to the A-O-I gate. If any one is logic 1, and IBF is logic 1, data-associated-status also goes to a logic 1. The remaining element of the A-O-I gate decodes the input-supervision-report command which causes data-associated-status to go to logic 1 if OST1, COM2 and IO2 are logic 1. The input-supervision-report command is a single-pulse signal.


INDICATORS


Light-emitting diodes are used to monitor the modem interface for the activity of the send-data, receive-data, request-to-send and data-set-ready. The indicators are activated with a logic 0, on, or spacing condition on their associated signals.














TABLE 6-1. LOOP MULTIPLEXER-TO-ACLA INTERFACE SIGNALS

ACLA Pin No.	Signal Name	Mnemonic	Function	Signal To:
18/59†	Input Available ACLAl	IAV1	Notifies LM that ACLAl has input	LM
19/58†	Input Available ACLA2	IAV2	Notifies LM that ACLA2 has input	LM
231	Input Error	IER	Notifies ACLA of error on last input frame	ACLA
232	Input End	IEN	Notifies LM that present infor- mation is last	. LM
220 thru 222	Input Format Bits 1 thru 3	IF1 thru IF3	Informs LM of address, data, or supervision on information input bus	LM
45/88 [†]	Input Select ACLAl	ISl	LM selects ACLAl input	ACLA
46/87 [†]	Input Select ACLA2	IS2	LM selects ACLA2 input	ACLA
234	Input Strobe	IST	LM notifies ACLA of access	ACLA
223 thru 230	Information Input Bits 1 thru 8	II1 thru II8	Information to LM (data, address, supervision)	LM
283	Output Select Clear	osc	LM deselects ACLA output	ACLA
282	Output Select	OSL	LM presents ACLA address	ACLA
271 and 272	Output Format Cell Bits 2 and 3	OF2 and OF3	Informs ACLA of address, data, or supervision on information bus	ACLA
285	Output Strobe	OST	LM notifies ACLA of information present	ACLA
273 thru 280	Information Output Bits 1 thru 8	IO1 thru IO8	Information to ACLA (data, super- vision, address)	ACLA
281	Output Error	OER	Notifies ACLA of errors in last frame	ACLA
249	Master Clear	MCL	Clears ACLA	ACLA
254	Ref Frequency 1	RF1	9.6 kHz Clock	ACLA
255	Ref Frequency 2	RF2	19.2 kHz Clock	ACLA
256	Ref Frequency 3	RF3	153.6 kHz Clock	ACLA
257	Ref Frequency 4	RF4	Special	ACLA

 $^{^\}dagger \text{Signals}$ are available at two different pins depending on location of card in card cage.

- Insert proven card into cage slot and firmly engage card into connector on cage backplane.
- Connect ACLA modem cables to connectors on card handle.
- Set each address switch to proper setting.
- 9. Set CLA1 and CLA2 toggle switches to enabled (on) position.

LED INDICATORS

The LED indicators on the ACLA card handle are lighted when the LM is inputting from and outputting to the ACLA. Observing these LEDs can readily indicate modem or system errors to the operator. A blinking RD indicator indicates that the ACLA is receiving data from the modem; when the SD indicator is blinking, it indicates that the ACLA is sending data to the modem; a lighted RTS indicator shows that request-


to-send is active from the ACLA; and a lighted DSR indicator shows that data-set-ready from the modem is active.


Suspected power failure to the card may be monitored for +5 vdc at the card.

PREVENTIVE MAINTENANCE

Preventive maintenance of the ACLAs is minimal. Excessive handling of cards may induce faults and is thus discouraged. However, the following should be performed at regular intervals:

- 1. Use spare cards periodically to ensure integrity of the spares.
- Inspect connectors and cables for fraying or other damage.
- When a card is removed, inspect connectors at card cage backplane for bent, damaged, or burned pins.






	Bents Ana, Calif. 92704 34015 SMEET A OF 6 74657700											
ſ												
	CDC NO.	LEN	IGTH	RTN NO.								
		<i>FEET</i> ±0.5 FT	METERS ±.15 METERS									
[74657700	50.0	15.24	31770								
ſ	74657701	100.0	30.48	38097								
Ī	74657702	150.0	45.72	38098								
Ī	74657703	200.0	60.96	38099								
ļ												


GE)	0.0	NT RP	ROL Ora	. D	ata On			AS	SE	M	B	LY	7	P/	۱R	TS	Li	ST		9	5 = SF	PARE PA ON SPAR PARTS	RTS
74657	7 j	J	C	CLA	A	ίεL	Á١	AS	YNCH	RSZ	32	Τu	10	3A	11	DМ	2551	. 01	/29/78	09	/1:	1/7	9 1/	1
ASSEME	A.		REV	CLASS	5 DW				ASSEM	BLY DES	SCRIP	TION				DESIGN	FIR USA	S T	RELEASE DATE	,	ROCE	581NG	PA NUM	IGE IBER
FIND DW	T	N	PART	.]		QUANTIT	*	UNIT	_			PART	DESC	RIPTIC				IN/OUT	CHANGE ORD.		DATE	ive	MAKE/BUY PART TYPE	PH S
13 CC CC CC CC CC CC CC CC CC CC CC CC CC	235666677	45 92 18 20 20 21 21	483 964 923 134 136 716	70t 301 +202 502 507 507 508 507 507 507 507 707		3 2 2 1 11 11 11 0 JJ		IN PC PC PC PC PC	SLEE MIRE LAJUD LOON CONT CASL CONT TAPE AUMS HIJGH	JELEL, L. C.C. L. C.C. L. SOG ET PIN AGT E 3/4 E 1 NEK	GT: ABI KE: KE: HI: US (.24 Le (CTOPT CTOPT) NO USI CONLIDE CONLIDE MALÉ	GAMAR SUS ING ING US ING ING ING ING	PVKING 25 TORNYLLCRE	C+U G 25 PI W CL	PIN N OA S OTH	K I I I I I I	IN IN IN	JJ8622 J08500 J0853J JJ8622	18		79	P2P3 PPP3 PPP4 PPP4 PPP4 PPP3 PPP3 PPP4 PPP4	222222222
A 2709 R	Ev.	7-75				PROJE	ET 1	NGIHEE	•		S A	NTA	AN	A				1	<u> </u>	1	L.		Printed in	U.S.A

1	_	- (U	Ų1	ROL ORA	HC)!N								• •	_	71	•	TS		-		L		PARTS	_	
65	7 7	'J 1	1	J	CLA	А	CEL	A	A S	YNC	ĹĹ	Á I	ľ	1 J 3	A 1	JJF	T DM		2551	37	/23/7	8 09	/1	1/7	9 1	/ :	1
ASS	E M B E	LY	Ŀ	EV	CLASS	5Z				ASSE	MBLY	DESC	RIPT	ON			D € 51	GH RCE	PIRST		RELEASE DATE		PROC	ESSIN ATE	6 N	PAGE	۹.
ND (BER	DW 3 Z	Γ	#Ú	LRT 40C	.]	-	UANTIT	Y	UNIT MEAS.	Γ				PART	DESCRI	PTION				IN/OUT STATUS	CHANGE OF	ιο. ε	DAT	rive	MAKE/8 PARY TYPE	UY PN	:
.3	C	24						0 0									ABLE			IN	33829		26		PPP3		N
2	C	24															, UŁ ,	BL	. К	IN	00429		26		PPP 3		N
3	B	39 51						00	PC		ĖL, D C					ING				IN	00002		726		2224		N
z		62					1	60	PC							NG	25 P.	ΙN		ÍN	00829	- 1-	26		PPP 4		N
5		62					11	b o	PO	SUC										IN	00829	-	' 26	1 -	PPP3		N
1		62					1	ρo	Pu		N P				NG	25	PIN			IN	00829	- 1-	26		PPP 4		N
7	Α	62			33		11 233	00		CAB	TAC				пст	n.e	w OA		H TEL	IN	00829		726 26		PPP		N
10	A	74				•		63									CLOT			In	33829		· 26		PPP4		N
6	A	74	87	36	11		2	90	PC	RET	AIN	ΕŔ	M	ALE	Sί	REW				1.4	11862	2 3 (322	19	PPP4		N
					Ì						bER HES								11								

• 7-8 74700900 E

	-		






302	ONTROL ORPORA	DATA TION	ASSEMBLY PA	ARTS	LIST	N = NON	RE PARTS
7465790	d CL	A CBL A	Y ASYNC RS232 TO TERMINAL	DM 2551	01/29/7	8 01/29/7	1/1
ASSEMBLY RUMBER	REV CLASS	DW 52	ASSEMBLY DESCRIPTION	DESIGN FIRST SOURCE USAGE		PROCESSING DATE	PAGE NUMBER
FIND DW	PART NUMBER	PARTITY	UNIT PART DESCRIPTION		IN/OUT CHANGE ORD	DATE MA	KE/BUY PH PART TYPE
130 A 5 5 6 6 6 7 7 8 A A 7 7 11 A 7 7	5003409 4534704 4548301 1892202 1904701 2013502 2013606 3995400 4658000 4671632 4673611 4288024	2 000 2 000	IN SLEEVING ELEC SHRINKA IN WIRE, ELECT, 24 GA, PVC. PC HODD CONNECTOR PC CABLE LABLE PC CONN, SOCKET, HOUSING A PC SOCKET PC NMPLT KIT BLNK SMALL PC WIRE LIST ASYNC RS23A IN CABLE 9 CONDUCTOR W IN TAPE 3/4 WIDE VINYL PC HETAINER MALE SCHEW	BLE BULK UL, BLK S PIN CABLES TO TERM OA SHIEL LOTH BLU	IN IN IN IN IN IN IN IN IN IN IN IN IN I	000	PPPZ PPPPS PPPA PPPA PPPA PPPA PPPA PPPA

• 7-14


	MPM COMMUNICATIONS DIV. Seria Ana, Celli, 92704	1904 CODE 105NT 34015	SHEFT 3 OF 4	DOCUMENT NO. 746583.00	725
	CDC NO	LEÏ	N VGTH	RTN NO.	
		FEET ±0.5 FT	METERS ±.15 METERS		
-	74658300	50.0	15.24	3/773	
ļ.					
-					
ļ					
L		· · · · · · · · · · · · · · · · · · ·		·	
					٠.


FORM 19245-00-018-082 DIETERICH-POST CLEARPRING 1020

PRINTED IN U.S.A.




. Ч







74700900 E



74700900 E



74700900 1



COMMUNICATIONS Santa Ana.	S PRODUCTS DIV. Calif. 92704	CODE IDENT	SHEET 3			DOCUMENT NO.
		1	Janeer 3	of 4 	SE	74874000
CDC N	<u>/º</u>	LEN	AN IGTH	,		RTN Nº
		EET .s FT	META ±.15 ME			
7487400	2	50.0	15	.24		35689
						,
					_	
			<u> </u>			
•						

CODE IDENT COMMUNICATIONS PRODUCTS DIV. SHEET 4 OF 4 34015 SE 74874002 NOTES: 1. WORKMANSHIP PER CDC SPEC 10120300 ANGLE OF CABLE EXITING CONNECTOR HOUSING TO BE 45°. 3 SHIELD IS TERMINATED TO THE CONNECTOR PIN I. A MARK FIND NO. 9 PER COC SPEC 10121508 WITH PART NO. 74874002, CONNECTOR NO. PI OR PZ, AND SERIAL NUMBER. FORM 19245-01-015-092 DIETERICH-POST CLEARPRINT 1020 PRINTED IN U.S.A.

7-40

DWN		a	27	r/F	CK.	ō	7	3/- %	į), i i	30	1)	W.Y	TITE							ASSY-		PREFIX	DOCUMEN			_	REV
ENG			7.X	<u></u>			.7-2	y-75								-x	TΕ				LOOP EST CO	NNECTOR	PL	747	7/56	500	2	00
APP		-							Sar	CODI	10 401!	(N)	704	FIRS	T US	SED (Он			3.	2161-00	09-122			SHEET	/	0F Z	
				s	HEI	Ţ	REV	1510	ON	ST	ΑT	JS										REVISIO	N REC	ORD				
																		2	-	REV		_ 	RIPTION		D	RFT	DATE	APP
	-	_			_	├-	<u> </u>	Н	_	Н	Щ		Н	-	<u> </u>	H	H	00	cc	00	05515	CL B REL	EFISE				2-31-73	1/-
\vdash	\dashv	-	_	-	-	-	-	H		Н			Н	-	\vdash	\vdash	\vdash	-										
\vdash	-		-		_	-	-	\square				_		_	-	_	-	_	_	l							•	
	\dashv			\vdash	-	-	-	Н	_	\vdash	-	├─			-	-	 	-	-	l								
																												1
	4		_	_	_	_	_	Н				_		_	_	_	_	_	L	1								, ·
Н	\dashv		-	┝	-	\vdash	\vdash	Н	H		-	\vdash	-	-	-	├	\vdash	-	├	ł					1			1
			,																	1	1				l			
			_	L	_	<u>_</u>		Ц			_	_	_	_	L	L	_	_	L						1			
Н	-	<u> </u>	-	\vdash	-	\vdash	\vdash	Н	_	\vdash		-	-	\vdash	├	├	-	-	├	1								
															t													
																					<u> </u>						<u> </u>	
NC	OTE:	S :																										
																								Ī	DE	TACH	ED LIST	rs

104M 19246 01:015:092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A

															3216	61-009-12	2
P))(TROUTATA	CON	MUNIC	ATION			DIV.		E 10E1 1015	ΝĪ	SHE	EET	2 or 2	PL	DOCUME 74	nt no 715600	REV.
FIND NO	PART IDENTIFICATION		٥	UANT	177	REQU	IRED				UNIT OF MEAS		NOMENCE OR DESCR			SPECIFICATION	
/		/									FT		WIRE, 224	F7		01435-002	
2	7397700	1									PC		CONTACT, S	CCKE	7	14198-002	
3	73919803	/									EC		HOOD, CONI	NECTO	DR.	26046-002	
4	73954300	/									PC		LABEL			15486-002	
5		/									PC		LHBEL, SELF	ADH	ESIVE	01223-002	
6	74394500	/									PC		CONNECTOR A	8LCCK-	SCCKET	14196-002	
										<u> </u>							
										<u> </u>							
			L_							<u> </u>	<u> </u>						
										<u> </u>]				
										L		_					·
				_			\sqcup	 					ļ				
			<u> </u>					 	<u> </u>	<u> </u>							
						_	-	 	<u> </u>	_	_		<u> </u>				
			-	_	<u> </u>	 -	-	 	_	├—	-	_	<u> </u>			ļ	
			-	_	-			 	_			_					
			-		<u> </u>	-	\vdash	 			-	-	ļ			ļ	
			<u> </u>	-	 	<u> </u>	$\vdash \vdash$	 <u> </u>	<u> </u>	├-			<u> </u>				
		L	<u> </u>	<u> </u>						L							

FORM 19247-01-015-092 DIETERICH POST CLEARPRINT 1020

DWH	Ţ	Œ	VE	NI	HF	72	193	129	/ (ON	TRO	0L 0	ATA	TITL			\mathcal{L}	7/	7/	7.Z. E	E AS	5 y -		PREFIX	DOCUMENT	NO.		***
CHKD	T		_			_	T	_						ŀ	A	5 Y	Ñ	r	41	ริกั	NOUS	Ď5232		WL	746	578	7 <i>0</i> 0	A
ENG	I	7	1.0	D.	**		\mathbf{r}	ج.5	3	DMN	IUN	CAT	ONS	·				Ŧ,	'n		NOUS OBAIIT	3,5000				•		, · ·
MFG	I								s	ente .	Ana,	TS E	2704			ED ON		<u>, , , , , , , , , , , , , , , , , , , </u>	_		OUATT							
APPE	1						L]		D€ 340	IDEN	•	l				7	1	77/	0-028	2-070		/	/	SHEET /	OF Z	' I
							上		L		340	110		<u> </u>			_	_	_					\sim				
				S	HE	ET	REN	/151	10	4 S	TA'	TUS										REVI	4012	RECO	ORD			
	Γ	Т			Г	Γ		П	Γ	Γ	Т	Τ	Т				Z	2	7	REV	ECO .	0	ESCR	PTION		DRFT	DATE	APP
	Γ	T			Г	Г	Г	Π	Γ	Τ	Τ	Т	Т	П		-	7	W	Ø	טט	-	PRELI	11	RELE	ASE	ML	10:31:74	
	T	7			1	T		Τ.	T	1	T	T	T	П		\neg	7	2/6	2/	01	-	DELETED	CON	10 98	10; RENU	M- LA	1-5-75	
	T	7		T	T	T	T		T	T	T	十	1	П	\neg	十	T	1				BERED CO.	VD.;	KEV CA	TOLE POR			
\vdash	T	7	_	\vdash	T	t	T	T	T	T	T	+	1	П	\Box	\top	7	2/0	2	02	05360	CLBA	RE.	RELE	ASED	Pan	140-75	
\vdash	T	┪		Г	1	T	T		Т	T	T	\top	Т	\Box		_		AT.		Α	08063					TP	1-27-78	0
	t	7		Г	✝	✝	T	1	T	1	+	十	T	T			7	1										
\vdash	t	7		H	t	+	t	✝	t	✝	╈	+	+	+		\top	+	ヿ			İ							
 -	t	+		┢	╁╌	+-	╁	╁╴	╁	╁	╁	+	╁	+	\vdash	+	十	+	Н							į	1	
├┼╴	╀	┥	_	┝	╀	+	⊢	╂╌	╁	╁	╁	+	╁	╀╌	Н	-	+	+	-		1	1				1	1	1 1
⊢⊢	╀	_	_	L	1_		Ь.		1		1	_	+	+-	Н	+	+	+	-	ĺ	1	ŀ				1	1	
├-	╀	-	Г	_	_		_				_		7		Н	+	+	+	-							- 1		
⊢	Ļ	-	l									ENT			Щ	\dashv	4	+	_		l	ļ				- 1	1	
Н-	Ļ	_										equi			Ш	\vdash	4	4	_		ŀ					- 1	1	
Ш	L	_									Div	isie	is			\sqcup	1	_	_	ŀ	<u> </u>					ı	1	1 1
Ш	L	_ {	1	POF	CD	C-ST	D 1.	.01.	024	١.		_	.1				┙							-			1	
	Γ	- 1	۳,	AL	03	0		_					A					$_{ m I}$		ŀ]					- 1		
	Γ	ا آ	"	ĺ	Ĺ		ı	ı	l	ı	1	1	1	Г			T	T			1					-	1	
П	T	╗		Г	Τ	Т	Т	T	T	T	T	T	T	Т		\sqcap	T	1								- 1	1	
NOTI	ES			-		_	_		4					-			_		_									
'''	-																		•									
l																												ł
l																												
l																										DETAC	HED LIST	s
L	-			_		_		_									_										SOLUTED.	


CONTROL D	ATA	(NICATIONS Santa Ana, C		S DIV	· .		4015		SHE	ET	20.	F 2	,	WL	DOCUMENT NO. 74657800	REV.
CONDUCTOR	FIND NO.		LUGE EF)	COLOR (REF)	LENGTH (APPROX)		OR	IGIN	PIN	ACC FINE	ESS NO.		DESTIN	ATIO	PIN	ACCESS FIND NO.	REMARKS	
,	7	Z	?2	SHIELD		co	W	PI	/	-	5	0	W I	P2	/	4	PROTECTIVE GND (AA)	
2			1	BLK			Γ_	1	2					1	2	1	TRANSMITTED DATA (E	34)
3				BRN		Г		1	3	T		П			3		RECEIVED DATA (BB)	
4		\vdash		RED					4	Г					4		REQUEST TO SEND (CA)	
5			1	OEN				T	5	Г					5		CLEAR TO SEND (CB)	
6				YEL		T			6	1					6		DATA SET READY (CC)	
7		Г	1	GRN	1	Г		\top	7						7		SIGNAL GND (AB)	
8	П		Т	BLU				T	8						8		RCYD LINE SIG DET (CF)	
9				VIO				\top	20	1					20		DATA TERM READY (CD)	
10	1	T	1	GRY				1	22				1	1	22		RING INDICATOR (CE)	
//	7	2	?2	WHT		201	w	PI	25	-	5	col	W.	02	25	4	TERM BUSY (-)	
												E						
	<u> </u>	+		 		┢			+-	\vdash		\vdash			-	ļ		

8−2

DWN	L.E.	VET)	Th	ML			_	CC	ONTI	ROL	DAT		ITLE			2	A	ΒĪ	E ASS	5 <i>y</i>		PREFIX	DOCUME				REV
CHKD	L,	_	_			_	_						9.	5 4/	VZ	¹/̈́>	IR	DI	VOUS A	e5232	•	IWL	7 9	465	89	00	R
ENG MFG	1	1		-	4	77	-25	COI	MMU Rodi	UCTS	DIV. 9270	'S L	70	2	1	<u> </u>	3/	<i>-</i>	NOUS A	И							
APPR	╁	_				-	_		CODE	ID.	ENT	٦,	IRST	USED		_, ,	_	, ,	000	-0.70		T		1	er /	0F2	
	匚	_						L	34	101	<u>. </u>				_	3/	_	/ 5	-028	010							
			SH	IEE	T R	EV	ISIG	NC	ST.	ΑTL	JS									REV	ISIC	N REC	ORD				
	\Box	T	I	I				\Box			\Box	T	T	Τ	Τ	2	/	REV	ŧco		DESC	RIPTION			DRFT	DATE	APP
		\Box											\mathbf{I}				œ	00	-	PREL	m	RELE.	ASE		ML		
\Box		\perp						\Box					1		L	01	0	ò	-	REV. ID				MARK	DAY	12-12-24	
\perp	\perp	_	1	À	_		_		Ц		_	\perp	\perp	\perp	┸	-	_	OZ		REV COLO	es e	CABLE	FO NO;		LA	1-3-75	
\dashv	\dashv	\downarrow	4	_	4	_	4	_	Ц		\perp	4	\perp	\perp	↓_	-	03	03								~	
	4	4	4	4	4	4	_	_	Ц	Ц	\rightarrow	4	\perp	\perp	4	n	A	A	08063	CLASS	A	RELE	ASE .	CBM	770	1- ZO-78	L_
\dashv	4	\perp	4	4	4	_	4	_	Ц		_	4	4	┸	1	L	L		l								l
44	4	1	4	_	_	_	4	_	Н		_	4	_	\perp	╀	L	┞-	ŀ								l	
\dashv	4	4	4	_	4	_	_	_	Н		\perp	4	4	4	↓_	L	↓_										l
44	\rightarrow	4	4	4	_	_	4	_	Н	Ш	\vdash	4	4	\perp	↓_	L	┞		1						l		l
\dashv	\dashv	4	4	4	_	_	4	4	\sqcup	Ц	\dashv	4	4	+	1	L	↓_								l		l
+	-	Ė							٠.,	' '	,		+	+	↓	┞	┞	l	1	Ì					l		
+	\dashv	1	13	(TE	R-Di	VIS	ON	AL I	DOC	UM	ENT	-1	+	+	+	┞	├-	l							l	l	
-	\dashv	1									quir	. 1	╁	+	+	┞	⊢	Ì	Ì							l	
\dashv	\dashv	1	499	FOV	el :	of :	aĦ	Usi	ing	Div	ision	s	╁	+	╁	⊢	┝		1								l
+	\dashv	1	per	CD	C-SI	ID 1	.01	.024	4.		_	Л	+	+	╁	┝	╀	ľ	1	1					Ì	1	1
-	Н	۳,	AL	03	0	_			_		<u> </u>	41	+	+	╁	⊢	┼	i .					~				
	i i		-1		_		_			_ 1			_L	_L	l	1	ı	l .	L	l .					L		1

CONTROL D		co		ICATIONS anta Ana, C	PRODUCTS alif. 92704	DIV.			E IDENT 34015	SHE	ΕT	20	ة عرد	?	WL	DOCUMENT NO. 74658400	REV.
CONDUCTOR IDENT.	FIND NO.	GAU (REF		COLOR (REF)	LENGTH (APPROX)		OF	IGIN	PIN	ACCESS FIND NO.	Γ	DESTIN	ATIO	PIN	ACCESS FIND NO.	REMARKS	
/	7	22	2	SHIELD		COX	W	PI	1	5	co	NN F	2	/	4	PROTECTIVE GNO (A	A)
2	T	1		BLK				1	2			Ī	1	2	1	TRANSMITTED DATA	(BA)
3				BRN				T	3		Γ			3		RCVD DATA (BB)	
4				RED					4		Π			4		LEQUEST TO SEND (CA	4)
5				ORN				Т	5		Γ			5		CLEAR TO SEND (CB)	
6				YEL				Т	6					6		DATA SET READY (CO	7)
7				GRN				L	7					7		SIGNAL GND (AB)	
8				BLU				Т	8		Π			8		ECVO LINE SIGNAL DE	ET (CF
9	1	1		VIO		1		1	11	1		1	1	11	1	ORIGINATE MODE	
10	7	22	2	GRY		COM	w.	01	20	5	50.	NN F	2	20	4	DATA TERM. LEADY (C	(ס'
			_			_											
		<u> </u>				٠,					L					L	

74700900 E




FORM 19246-01-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A

CONTROL D		сомм	UNICATIONS Santa Ana, C		S DIV.	CC CC	34015	SHE	ET 2	OF	- 2	?	WL	74875756 REV.
CONDUCTOR DENT.	FIND NO.	GAUGE (REF)	(REF)	LENGTH (APPROX)		ORIGIN	PIN	ACCESS FIND NO.		DESTIN	ATIO	PIN	ACCESS FIND NO.	REMARKS
1	8	24	SHIELD		COM	W PI	1	3	CON	IN I	P2	1.	4	PROTECTIVE GND (AA)
2			BLK				2					2		TRANSMITTED DATA (BA)
3			BRN		1	1	3	1	1			3		RECEIVED DATA (BB)
4			RED				4				T	4		REQUEST TO SEND (CA)
5			ORN				5					5		CLEAR TO SEND (CB)
6			YEL				6				T	6		DATA SET READY (CC)
7			GRN				7				1	7		SIGNAL GND (AB)
8			BLU				8					8		RCVD LINE SIG DET (CF)
9			VIO				20					20		DATA TERM READY (CD)
10			GRY		1	1	22				Т	22	1	RING INDICATOR (CE)
//	8	24	WHT		COL	VN PI	25	3	COM	IN A	2	25	4	TERM BUSY (-)
12	æ	24	W/BLK		Γ-		T				_	_	_	Δ.
/3	8	24	W/BRN		_						_	_		$\overline{\Delta}$
14	8	24	WIRED											\triangle
					L_									
					L				<u> </u>				L	
			1				1	1	}			1	l	1

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020



કોઇલ્લાના પ	31.3	COMM	IUNICATIONS Santa Ana, C		S DIV.	C	34015	SHE	ET .	2 OF	- 2		WL.	00cument no. 74875760	REV.
CONDUCTOR IDENT.	FIND NO.	GAUGE (REF)	(REF)	LENGTH (APPROX)		ORIGIN	PΙΝ	ACCESS FIND NO.		DESTINA	ATIO	PIN	ACCESS FIND NO.	REMARKS	
/	8	24	SHIELD		CONV	I PI	1	3	0	NN P	2	1	4	PROTECTIVE GA	
2			BLK			\Box	2					2		TRANSMITTED DAT	
3			BRN				3			· · · · ·	Ī	3		RECEIVED DATA (E	
4			RED				4					4		REQUEST TO SEN	D (CA)
5			ORN		П		5					5		CLEAR TO SEND ((CB)
6			YEL				6					6		DATA SET REAL	Y(CC)
7			GRN				7				Π	7		SIGNAL GND (AB)
8			BLU		П		8			Ι,		8		RCVD LINE SIGNAL A	DETICA
9			V/0				1//				1	11		ORIGINATE MOD	E
10	8	24	GRY		CON	V PI	20	3	CO	NN P	2	20	4	DATA TERM. READY	(CD)
					<u> </u>										
			+		<u> </u>		<u> </u>	<u> </u>	├-						

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

•				

Output on	SCL	Status clear
Output select clear	SCLA	Synchronous communications line adapter
Output select	SD	Send data
Output strobe		Secondary data carrier detector
Output supervision		Secondary data carrier detector
Parity error status	55055	status
Parity inhibit	SELI	Select input
Parity set	SELO	Select output
Receive clock	SODD	Set output data demand
Receive data	SRLSD	Secondary receive line signal detector
Reference frequency	SRTS	Secondary request to send
Receive holding register		Terminal busy
Ring indicator	: .	Transmit clock
Reset input buffer full		Transmit data
Ring indicator status		
Receive line signal detector		Transmitter holding register
Reset output data demand	THRE	Transmitter holding register empty
Restraint detector	THRL	Transmitter holding register load
Receive shift register	man.	
Request to send		Transmitter shift register
Read/write		Transistor-transistor logic
Status available	UART	Universal asynchronous receiver- transmitter
	Output select Output strobe Output supervision Parity error status Parity inhibit Parity set Receive clock Receive data Reference frequency Receive holding register Ring indicator Reset input buffer full Ring indicator status Receive line signal detector Reset output data demand Restraint detector Receive shift register Request to send Read/write	Output select clear Output select Output strobe Output supervision Parity error status Parity inhibit Parity set Receive clock Receive data Reference frequency Receive holding register Ring indicator Reset input buffer full Ring indicator status Receive line signal detector Reset output data demand Restraint detector Request to send Read/write SDDD SDLI SDLI SDLI SELI SELO RELSD RELSD RETS TE TB TCK TCK TCK TCK TCK THR TD TTL TCK THRE TTRE TTRE TTRE TTRE TTRE TTRE TTRE

FOLD

DLD

NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS

PERMIT NO. 8241

MINNEAPOLIS, MINN.

POSTAGE WILL BE PAID BY

CONTROL DATA CORPORATION

Publications and Graphics Division P. O. Box 4380-P Anaheim, California 92803



CUT ALONG LINE