```
. HOLLARCHROS ALEC TOLING * ALOLASORY * NOILVEROND * NOILVEROND TOLING *
  THROL DATA SURPORATION * CHIPPENA LABORATORY * CONTROL DATA SURPURATION *
  TRUL DATA CORPORATION * CHIPPENA LABORATORY * CONTROL DATA CORPORATION * C
  TRUL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORATION * CH
  . ... DATA CORPORATION * CHIPPENA LABORATORY * CONTROL DATA CORPORATION * CHI
  L DATA CORPORATION * CHIPPENA LABORATORY * CONTROL DATA CORPORATION * CHIP
   JATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORATION * CHIPP
  SATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORATION * CHIPPE
 DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORATION * CHIPPEW
 ATA CURPURATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORATION * CHIPPEWA
 TA CORPORATION * CHIPPENA LABORATORY * CONTROL DATA CORPORATION * CHIPPENA
 A CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORATION * CHIPPEWA L
  CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORATION * CHIPPEWA LA
 CORPORATION * S
                                                               * CHIPPEWA LAB
 ORPORATION * CH
                                                                CHIPPEWA LABO
 RPORATION * CHI
                                                               CHIPPENA LABOR
 PORATION + CHIP
                                                               HIPPEWA LABORA
 ORATION * CHIPP
                                 PRELIMINARY
                                                               IPPEWA LABORAT
 RATIUN * CHIPPE
                                                               PPEWA LABORATO
 ATION * CHIPPEW
                                     8500
                                                               PEWA LABORATOR
 TION * CHIPPEWA
                                                               EWA LABORATORY
 ION * CHIPPENA
                              REFERENCE
                                          MANUAL
                                                               WA LABORATORY
 ON * CHIPPENA L
                                                               A LABURATORY *
 N * CHIPPERA LA
                                                                LABORATORY *
  * CHIPPENA LAB
                                                               LABORATORY * C
 * CHIPPENA LABO
                                                               ABORATORY + CO
  CHIPPEWA LABORATORY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CON
 CHIPPENA LABORATORY * CONTROL DATA CORPORATION * CHIPPENA LABORATORY * CONT
HIPPENA LABORATORY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTR
 IPPEWA LABGRATORY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTRO
 PEWA LABURATORY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL
 EWA LABORATORY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL
EWA LABORATURY * CONTROL DATA CORPORATION * CHIPPENA LABORATORY * CONTROL D
WA LABURATURY * CONTROL DATA CORPORATION * CHIPPENA LABORATURY * CONTROL DA
A LABORATORY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DAT
 LABORATORY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA
LABORATURY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA
ABORATORY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA C
BORATORY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CO
ORATORY * CONTROL DATA CORPORATION * CHIPPENA LABORATORY * CONTROL DATA COR
RATORY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORP
ATORY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPO
TORY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPOR
DRY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORA
RY * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORAT
Y * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORATI
 * CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORATIO
* CONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORATION
 CONTROL DATA CORPORATION * CHIPPENA LABORATORY * CONTROL DATA CORPORATION
CONTROL DATA CORPORATION * CHIPPENA LABORATORY * CONTROL DATA CORPORATION *
ONTROL DATA CORPORATION * CHIPPEWA LABORATORY * CONTROL DATA CORPORATION *
NTROL DATA CORPORATION * CHIPPENA LABORATORY * CONTROL DATA CORPORATION * C
TROL DATA CURPORATION * CHIPPENA LABORATORY * CONTROL DATA CORPORATION * CH
RUL DATA CURPORATION * CHIPPENA LABORATORY * CONTROL DATA CORPORATION * CHI
OF DATA CARECHARICH & CHIBBENA FURGEALOSKALOSKA COMBENETION & CHIB
  DATA CORPORATION * CHIPPENA EXBORATORY * CONTROL DATA CORPORATION & CHIPP
 ATA CORPORATION * CHIPPENA CABORATORY * CONTROL DATA CORPORATION * CHIPPE
32:4 30/00:041100 * CHIPPENA LABORATORY * CONTROL DATA CORPORATION * CHIPPEN
ATA CUMPORATION * CHIPPENA LABORATORY * CONTROL DATA CURPORATION * CHIPPENA
TA CORPORATION * UTIPPENA LABORATORY * CONTROL DATA CORPORATION * CHIPFENA
 CORPORATION * CHIPPENA LABORATORY * CONTROL DATA CORPORATION * CHIPPENA L
```

0

PRELIMINARY

8500

REFERENCE MANUAL

This is an incomplete working draft and will be enlarged, corrected and revised periodically. Distribution is restricted to those listed below.

Distribution:

L. W. Gallup

R. C. Moore

T. A. Ammerman

D. W. Swedberg

D. A. Cahlander

M. C. Willis

P. G. Juetten

G. Mc Crossen

R. W. Sauls

D. G. Grina

W. L. Bhend

R. A. Horton

J. B. Pearson

W. C. Katz

G. A. Simpson

Table of Contents

	Part	1	8000 Instruction Formats and Codes	1-1
	Part	2	System Description	
			Introduction 8000 Processor	2-1
			Instruction word stack &	
			instruction address stack modules	2-3
			Register modules	2-6
			Floating add modules	2-9
			Floating multiply modules	2-10
			Memory	2-11
			I/O Section	2-15
			Exchange packages	2-16
			I/O channel request	2-18
			Floating point arithmetic	2-19
			Binary arithmetic	2-20
	Part	3	Instruction Descriptions	3-1
Apper	ndix			
	A	Index		A-1
	В	D1-b1	t/octal/decimal/hexadecimal table	B-1

Part 1
8000 INSTRUCTION FORMATS & CODES

ø

U

IJ

Ci

4-bit instruction codes (1 or 2 parcels)

Fijk 1 1 1 [4141414]

()

C

O

0

0

0

0

0

0

0

0()

0

Fij 1 1 1 [414141

20

Instruction code

X register designators for operand source 1 = k and destination

20 bit constant

6-bit instruction codes (1 parcel)

n j n 1 1 1 6 121 4 1 4 1 1111

1 1 1

F = Instruction code

6-oit constant

I = X register designator for operand source

8-bit instruction codes (1 or 2 parcels)

) k 1

141 20] Instruction code

1,k = X register designators for operand source and destination

K = 20-pit program constant

0

0

3

•

8000 INSTRUCTION CODES

				01	
•	;;;t	s/nex		clock periods	,
4	() u i i i	00	Program error exit		
ق	3001	01	Logical product of (X) and (Xk) to X	2	
ق	0302	02	Logical sum of (X)) plus (Xk) to X)	2	
	0003	03	Logical difference of (X)) minus (XK) to X)	2	
J	0010	04	Copy (XK) to X)	2	•
ن	0011	05	Copy complement of (Xk) to Xj	2	
!	0012	06	Shift (X]) left by (Xk) or right if (Xk) is negative	3	•
9	0013	07	Shift (X]) right by (Xk) or left if (Xk) is negative	3	Ç
3	•				¢
•	0020	8 0	Floating DP sum of (X)) plus (Xk) to Xj	8	¢
,	0021	09	Floating DP difference of (X) minus (XK) to X	8	٤
•	0022	0 A	Floating divide of (X) by (XK) to X		6
)	0023	08	Population count of (Xk) to Xj	5	e
•					Œ.
١	0030	0 C	Floating DP product of (X) times (Xk) to X	8/3	6
	0031	00	Integer product of (X)) times (Xk) to X)	8/3	c
	0032	0 E	Program error exit		
	0033	0 F	Pass	1	C
					C

В

Q	dibits	/hex.		clock periods	0
0	0150	10	Transmit k to X)	2	0
0	U 101	11	Transmit complement k to X)	2	0
0	0102	12	Integer sum of (X)) plus k to X)	3	0
0	0103	13	Integer difference of (X)) minus k to X)	3	0
0	•			•	0
0	0110	14	Unpack coefficient of (X]) to Xk	2	0
3	0111	15	Unpack exponent of (X)) to Xk	2	0
O	0112	16	Pack coefficient Xk and exponent Xj to Xk	.5	0
G	0113	17	Integer difference 0 - (Xk) to Xj	3	•
0					0
٥	0120	18	Begin system call [MTF]	1	0
: D	0121	19	End system call [MTF]	1	•
	0122	1 A	Block read input channel (X)) to address (Xk) [MTF]		
9	0123	1 B	Block write output channel (X)) from addr.(Xk) [MTF]		@
3					•
2	0130	10	Read channel request to XJ [MTF]	4	•
, S	0131	10	Enter XA from Xk [MTF]	1	0
3	0132	1 E	Program error exit		0
•	(33	1 F	Program error exit		0
					e

•	, ,,,,,,	s/hex	<·	Clos- period;	,
ن	2233	20	Store (X)) data into memory at address K	1	
	0201	21	Store (X)) data into memory at address (X _K)	1	
w	0232	22	Read/store: data at addr. \langle to X / \langle \langle X \rangle to addr. \langle	15+	
w	0203	23	Read/store: data at addr.(XK) to X] / (X]) to addr.(XK)	15+	
-0.0				•	
•	0210	24	Read data at address K to Xj	15+	•
Ü	0211	25	Read data at address (Xk) to Xj	15+	•
***	0212	26	Read program at absolute address K to XJ	15+	•
IJ	0213	27	Read program at absolute address (Xk) to Xj	15+	•
Ø					•
4	0220	28	Read program at absolute address P + K to Xj	15+	•
ø	0221	29	Transmit P + K to Xj	3	Ç
9	0222	2 A	Transmit K to Xj	2	·
•	0223	28	Transmit XA to X;	2	6
•					€.
•	0230	20	Set Interlock flags from Xk (IPF)	1	~
•	0231	20	Clear interlock flags from Xk (IPF)	1	•
•	0232	SE	Read interlock register to XJ	2	e e
)	0233	2F	Read internal clock to X)	2	•

E

0	dibits	/hex•		clock periods	
0	0300	30	Jump to P + K	7-18+	(
0	0301	31	Set (X) = P and call subroutine at P + K	7-18+	(
0	0302	32	Jump to P + K If (X)) in range	3-7-18+	•
0	0303	33	Jump to P + K if (X)) not in range	3-7-18+	•
*				•	
0	0310	34	Jump to P + K if (X)) is equal to zero	3-7-18+	•
Q	0311	35	Jump to P + K if (X) is not equal to zero	3-7-18+	
0	0312	36	Jump to P + K if (X)) is positive	3-7-18+	
.0	0313	37	Jump to P + K if (X)) is negative	3-7-18+	•
0					
0	0320	38	Set (X)) = P and call suproutine at K	7-18+	•
0	0321	39	Set (X)) = P and call subroutine at (XK)	7-18+	•
0	0322	3 A	Set (X)) = P & call lib. routine at addr. K [clear	PRF] 18+	•
0	0323	3 B	Set (X) = P & call lib. rout. at addr. (XK) [clear	PRF1 18+	•
P					4
0	0330	3C	Subroutine exit to (X)) + K	7-18+	•
0	0331	30	Library exit to (XJ) + k [pit 62 of X] [set/clear	PRF] 18+	•
	.332	3E	Jump to K	7-18+	•
1					

3 F

Exchange exit

- 1 c. 0					•
+		†;/he	ו	clock periods	,
	: ;	x 40	Save lower (X)) for n bits	2	
man seems of the seems	.01	x 44	Blank lower (X)) for n bits	2	•
The second	102	X 48	Left shift (X)) by n bits	3	
	103)	40	Right shift (X)) by n bits	3	•
-	· · · · · · · · · · · · · · · · · · ·	A CONTRACTOR OF THE CONTRACTOR	enter por la companya de la companya		
4		5 x	Integer sum of (X)) plus K to Xi	. 3	
t mineral and the	12XX	6 x	Integer sum of (X)) plus (Xk) to Xi	3	
Market and the season	13xx	7 x	Integer difference of (X)) minus (Xk) to Xi	3	٤
23	•				Ĺ
1	Coxx	8 ×	Floating sum of (X)) plus (Xk) to Xi	8	Ċ
0	21XX	9x	Floating difference of (X)) minus (Xk) to Xi	8	(è
u	22XX	Ax	Floating product of (X)) times (Xk) to Xi	8/3	G
1	23XX	8 x	Branch backward i words if (X) < (XK)	3-7-18+	0
					6
	30XX	Cx	Read data at address (XJ) + K to Xi	15+	0
	31 X X	D×	Read data at address (X)) + Xk to Xi	15+	0
	32XX	Ex	Store data at address (X)) + K from Xi	1	0
	33XX	Fx	Store data at aduress (X)) + (XK) from Xi	1	0
1					

Part 2
SYSTEM DESCRIPTION

Q

ſ

E




Fig. 2-1 8500 SYSTEM

ning a common 256K 64-bit word memory (figure 2-1). The processors runicate with an I/O station, maintenance control unit (MCU), bulk runory, and disk files through the common memory via sixteen independent I/O channels. The I/O station (typically a 6000 station configuration on a 7000 I/O station) handles all I/O operations.

Each of the four 8000 processors is an independent computation unit including arithmetic units, sixteen 64-bit operating registers, and a twelve word instruction stack (figure 2-2). Part 1 of this manual lists the instruction repertoire for the 8000 processors, and Part 3 provides descriptive information for each instruction. Each processor executes programs or program segments stored in the common memory upon command or assignment by the operating system software or programs operating under the control of the operating system. The 8600 operating system software will be described in a separate manual.

8600 System Parameters

8000 Processor Unit (13 modules)

- 64-bit internal word
- binary computation in fixed point and floating point format
- twelve word instruction stack
- synchronous internal logic with 8 nanosecond clock period

Memory (67 modules)

- 256K words of linear select memory (64-bit words)
- 64 independent banks
- 4096 words per bank
- 250? nanosecond read/write cycle time
- 8 nanosecond per word maximum transfer rate

I/O Section (7 modules)

- 16 channels
- each channel full duplex
- 40? nanosecond per 64-bit word maximum transfer rate

The 8600 system is the result of a development program to provide computing capacity substantially beyond that of the 7600 systems. By using the multi-processing capabilities of the 8600, computation in the 8600 is expected to average ten times as fast as corresponding computation in the 7600 system. The 8600 is not machine code compatible with 7600 systems.

The 8600 is physically packaged in 125 pluggable modules (δ " x 8" x 2.5"). There are 13 modules in each of the four 8000 processors, δ 7 modules in the memory, and 4 I/0 modules. In the manual sections which follow, the system operation will be described in terms of module functions when practicable.

```
* Normalize
    * Floating divide
                         * Initial shift
    * Population count
   ---[ FLOATING
                       [ FB
                              [ ] * 16 X registers
                       ---[ REGISTER ] * Shift
[ [ MODULES ] * Boolean
---[ [ bits ] * Mask
[ [ RA 0-15 ] * Pack/Unpack
                      [ [ RB 16-31 ] ** PPR register
                               ----- See
                     [ -----
                     [ RD 48-63 ] Fig.
[ INSTR. ]
[ WORD ] see

MEMORY - -64- ->[ STACK ] Figs. MEMORY <- 20 - ->[ STACK ] Fig.
[ MODULE ] 2-4,5 SA [ MODULE ] 2-4
               * 12 word IWS
                                                 * Instr.addr.stack
              * RA adder
                                                 * P register
                                                 * CIW register
               * P register
                                                 * IPT register
```

Fig. 2-2 80J0 PROCESSOR

Instruction Word Stack & Instruction Address Stack Modules (figs. 2-3, 2-4)

The instruction word stack (IWS) contains twelve 64-bit registers which hold contains instruction words for execution. The instruction stack information is essentially a moving window in the program code. Each new word entered in the IWS is entered from memory two words anead of the program instruction word currently being executed, and at the same time the oldest previously executed instruction word in the stack is discarded. The IWS allows the program to branch back to previously executed instructions still in the IWS without referencing memory.

It may be necessary in program code to occasionally complete a 64-bit instruction word with one parcel pass (0033) instructions. This must be done to avoid starting a two parcel instruction in the fourth parcel of an instruction word. One parcel pass instructions are also used to pad out an instruction word so that the next instruction will be the first parcel of an instruction word (this is necessary for branch entry points because a branch instruction destination address must begin with a new word).

Program instruction words in memory and the IWS are divided into four 16-bit fields called parcels. An 8000 instruction may occupy either 1 or 2 parcels. 1-parcel instructions consist of a 4, 6, or 8 bit instruction codes and two or more designators (i, 1, k). In 2-parcel instructions, the k designator is expanded into a 20-bit operand K (see page 1-0 for information on instruction word formats).

[15		16	1	16	1 .	1 ó]
[32	7000000			32]
[16	1		32		1	16]
[16	1	16	1		32]
[32		1	16	1	16]
	_							

Instruction Combinations in Memory and IWS

64-olf instruction words are read up one at a time from the instruction word stack IWS into a 64-bit current instruction word register CIW. From the CIW each instruction word is gated one parcel at a time to the 16-bit instruction parcel translator IPT where each parcel is interpreted for execution. The IPI controls all of the data transmission paths between the sixteen oper-eating registers and the arithmetic units contained in the four register modules and seven functional unit modules (figure 2-2).

```
[ Shift Control ] -
          ---- shift stack ---->
     [ | instruction address stack | ]
 from -->[ | 12 ranks of 20-pits | 1-> c
                        1 1 1 a
     [11|10|09 08 07 06 05 04 03 02|01|00] r
       * Shift Control *
     >[ P/IAS Coincidence Test
  [ Register ] | |
 111
             1
 [ + ]
                    | | [ IWS ]>---|-|-|-|-|-|-|-|-|-|-|-|
CIM
from ment P I
                  [ 16 bits > 16 bits > 16 bits > 16 bits ]
RA & RB
modules.
     L CIH
    [ Parcel ]
      [ Select ]
                                 ]<-4-[instr.parcel]
                         [ ] [ translator ] [ 20 bits ] [ 16 bits ]
 1 = IA module
   oluten id
```

Fig. 2-3 IA and IW MODULES - IWS and CIW Control




Fig. 2-4 IN MODULE - Storage Address Components 2-5

A

Register Modules (figure 2-5)

x registers

X registers are the operating registers for each d000 processor. They are individually designated in this manual by di-pit symbols X00 thru X33. These registers are each 64 bits in length and serve as operand source and destination registers, operand address registers, and indexing registers. Each register is a clear/enter type register with gated clock pulse control. Data will remain in an X register until a control condition generated in the X register access control unit specifically gates a clock pulse to clear the data and enter new data. At most one X register can be cleared and entered with new data at the end of any given clock period.

Communication between the X registers and the arithmetic networks involves a substantial merging of 64-bit data paths and distribution of 64-bit data paths. Almost every arithmetic network has at least one data path to the X registers and one data path from the X registers. The floating point modules have multiple 64-bit paths. The merging and distribution functions are performed in 64-bit static networks preceding and following the X registers.

```
floating and
           r PPR
                                                modules
          [ mode cond. RA XA FL ]
                                             - fl. multiply
                                                modules
       (XK)(-XK) K K -K mask
       fl. divide
              V V V V
                                               zelubom
       [ 64-bit ]
       [ operand register B ]
      64-bit ] [ [integer] [shift] [ pack/] |
                                            l - memory
 [ operand register A ] | [ adder ] [ ] [unpack] | | | modules
 ------
                           1
                   static merge networks
[ X register]
 access 1- -
                                     I I I RA module
                                       | | | | | bits 00-15
                   ' X registers
                                           1 1 RB module
                                         l l bits 16-31
                         64 bits
                                             1 RC module
                                           1 1 bits 32-47
          [00|01|02|03|10|11|12|13|20|21|22|23|30|31|32|33] bits 48-63
[Xs,X],Xk]
[ selection]--->[ static distribution network
  control 1
                           1
                 Χs
                          ХJ
                                    Хĸ
                  ı
           Fig. 2-5 REGISTER MODULES RA, RB, RC, RD
```

2-7

X RESERVATION FLAGS

There is a reservation flag for each of the sixteen X registers in an 8000 pancessor. When set, the flags remain set until specifically cleared. and clear conditions can never both exist in the same clock period. I X reservation flags are forced clear on dead start.

When the instruction parcel translator (IPT) issues an instruction parcel which designates an X register as the destination register, the reservation flag for that register is set. This flag prevents subsequent instructions from reading the contents of the X register until new data has been transmitted to the register. The contents of an X register is always read one clock period after instruction issue, therefore the reservation flag is cleared 1 clock period before new data is transmitted to the register to allow subsequent instructions to read the new data as soon as it is available.

Examplet

CPO -->|<-- CP1 -->|<-- CP2 -->|

[Instr issue, etc.| Read X30, etc. | New data to X30]

[Set X30 flag | Clear X30 flag |]

Instruction A

Instruction B




Fig. 2-5 FLOATING ADD MODULES FA, FB

RA,RB,RC,RD modules RA, RB, RC, RD modules X1 register Xk register v v v bit 63 bits 48-52 bits 0-47 bit 63 bits 48-62 bits 0-47 sign exponent coefficient sign exponent coefficient [X] bits 0-47] [Xk 32-47] [Xk 16-31] [Xk 0-15]

[complement] [comple] [comple] X] Xk slan slan. 1 1 [if neg.] [if neg.] [if neg.] I I I I 3rd pass 2rd pass v v v [form] 1 [result] [sign] form 16 X 48 logical products of matrix junctions XJ Xk exponent exponent [lst level add] ı [stoutorq tid to] [inhibit if] [integer multiply] [2nd level add] [stoukong tid to] I [X]] [Xk]
I [48-52] [48-52]
I [compl.] [compl.] [bts level brb] [if neg.] [if neg.] [stoukong tid to] [[X] exp.+ Xk exp.] [95 bit coefficient result register
[[+ 48 If DP] [(left shift 1 for FP normalize) sign exponent bits 48-95 bits 0-47 bits 0-63 bits 48-62 single prec. integer mult. 1 - 1 1 Κď ΧI -----RA,RB,KC,RD modules-----

Fig. 2-7 FLUATING MULTIPLY MODULES MA, MB, MC

8600 MEMORY

James of the BSDD memory is shown in figure 2-10 on followin) page. Storage addresses arrive at the storage address and (SAS) from the IW module. The storage access control (SAC) unit dendines the priority of storage access requests when two requests cour simultaneously. SAC also controls the entry of addresses into the storage address stack (SAS). When the SAS data backs up because of remary conflicts, the SAC stops instruction issue until the conflicts have been resolved.

The storage word stack (SNS) is a buffer area for 64-pit data words which are to be written into memory.

The 64 memory bank modules provide a linear selection type core memory with a total capacity of 256K words of 64-pit length (K = 1024). Each 64-bit word is addressed separately. The memory is arranged in 64 banks (one-bank per memory bank module) of 4K words each. Each bank is independent of the other 63 banks.

The maximum data transfer rate between memory as a unit (64 banks) and other parts of the system is one word each clock period. Each memory bank has a nine?? clock period access time from arrival of the storage address to readout of the 64-bit word. The total read/write cycle time for a memory bank is 32?? clock periods. In random addressing of memory by all four processors for program data, instructions, and input/ channel data, an average rate of 10 to 15??? memory banks in pration at one time is anticipated.

0

```
P0 <---64----1
                               RA, 3, 3, 70, RD
                                           P1 <---54----!
                                                              I/0
                                  modules
                                           P2 <---64----1
                                           P3 <---64----1
                                                              68
                                    IW
                                           P1 <---64----1
                                  modules
                                           P2 <---64----1
                                           P3 <---64----1
                                                        1 read
                 IQ module
                                                          data I
                     20
                                                    -[ MEMORY
                                                    11
                                                       BANK
                                                   -[[
                                                          MODULES 1
 PO IW ---20--> --
                                                   0000MM ]]]
                 STORAGE
                                                  -[[------
 P1 IW ---20--> [
                  ACCESS
                                 address
                                                  [[[ MM0001
              [
                   CONTROL 1 --
                                --- 12 ----->
                                                 -[[-----
 P2 IW ---20--> [
                                                 [[[ MM0001
                    STORAGE 1
              [ SA
                   ADDRESS1
                                                -[[-----
 P3 IN ---20-->
                                                [[[ MM0003
                                               [[[ MNU010
                     go write
                                              [[[ MM0011
P0 X reg --64->
                 STORAGE
P1 X reg --64-> [
                 WORD STACK 1
                             write data
                                           -[[-----
                 & PARITY ]---- 68 ---->
                                           [[[ MH0321
P2 X reg -- 64-> [
                   GENERATE ]
                                          -[[-----
              [ SW MODULE ]
                                          [[[ hM0322 ]
P3 X reg --64-> -----
                                          [[[ MM0323
                                         -[[-----
                   64
                                         [[ MM0330
                                        [[[ MM0331 ]
                                        [[ MM0332 ]
                                        [-----
                                        [ MM0333
```

Fig. 2-10 Bood MEMORY




Fig. 2-12 MEMORY BANK MODULE MM

```
64-bit
                 SWS RANKS
       [ ]--->[ A ]--->[
<u>from ---->[select] ----- [ select ]</u>
  [rank ]--->[ B ]--->[ and ]
       [ P0 ] ----- [ merge ]\
Go enter +>[ ]--->[ C ]--->[
                        Go exit
64
       bits
from ====>(select)
        [ rank ]--->[ B ]--->[ select ]
        [ P1 ] ----- [ and ]
Go enter ->[ ]--->[ merge ]
                                                      to
                                           [ Parity ]--> MM
64 bits ----
                                          ->[ 4-bits ] modules
from I/O --->[ ]---->[ I/O
                       1 Go exit
         [ 3 ]
Go enter --->[ ]
                               [ 64-bit ]/
                               [ merge ]
                               [register]\
                                           [ 64-bit ]
                                                     t o
                                             exit 1--> MM
                                           [register] modules
      [ ]--->[ A ]--->[ ]
from ---->[select] ------ [ select ]
   [ rank ]--->[ B ]--->[ and ]
[ P2 ] ----- [ merge ]
Go enter ->[ " ]--->[ C ]--->[
                       Go exit
64
       [ ]--->[ A ]--->[
bits
from ---->[select] ----- [ select ]/
P3 [ rank ]--->[ B ]--->[ and ]
_____ [ P3 ] ----- [ merge ]
                   C ]--->[
Go enter ->[ ]--->[
                       Go exit
           I/O ---->[
            PO ----- Go
            P1 ---->[ write
                              ]----> MM
            P2 ---->[
                       merge 1 modules
            P3 ---->[
```

Fla. 2-13 STURAGE WORD STACK MODULE SW

```
[ DATA &
                                   [ ADDRESS
                                       FAN-IN
                                       MODULE
                                                J-- 20-bit -> SA
                                   [IQ
                                                1 address module
                       64 bits data
                    & 20 bits address
                                   [ DATA FAN-OUT]
                                   [ PARITY CHK ] <- 68-bit -- MM
                       64
    [ RTC MODULE ] read module
  1 1
            MODULES
                    1<---- bits -
                          data
                                   IIR
                                               1-- 4x20 --> IW
  [ [ [IP Ch 00-03
                                                          modules
     [IP Ch 10-13 ]
                         20
  [IP Ch 20-23]
                         bits
                        begin.
[IP Ch 30-33]
                        address
                                                   Xk beginning
                                                 address
                                   [ I/O CONTROL ]
   1
                                  - [
                                      MODULE ] <-- 4x20 --- DB
   1
                                   [
                                               1
  12
      12
                                   [10
  External
   I/0
  Station
                                   [ PAR.ADD.REG.]
                                   [INTERLOCK REG]
                                   [ MASTER CLOCK]
                                       MODULE 1
                                  IIS
```

Fig. 2-14 8600 I/O SECTION

EXCHANGE PACKAGES

An exchange package consists of sixteen 64-bit data words (XDW) and one 64-bit exchange parameter word XPW. The RA and FL fields in the example parameter word specify storage increments of 255 word units. XA belifies exchange package location with the lowest order 5 bits removed.

mode condition		A XA	FL.	Р	
[4]8	1 1	2 1 8	3 1 12		1

Exchange Parameter Word

The exchange package resides in low storage addresses at address multiples of 32. The X register data words XDW appear first in memory followed by the exchange parameter word XPW. The 15 locations following an exchange package can be used for system functions related to the exchange package.

	memory	
0]
32	[XDW [(16 words) [[XPW (1 word) []
64	[XDW [16 words) []
96	[XDW (16 words) [XPW]

exchange sequence moves the exchange parameter word first, followed by 10,433 register data and the other registers in order. The exchange inter word (XPW) for the arriving exchange package goes into the XO for the order. It later moves into a holding register in the register modules.

j r	(32)	(X00]
_	+ 1	(X01]
A	+ 2	(X02]
, '	+ 3	[X03]
	+ 4	[X10]
,	+ 5	[X11)
)	+ 6	X12]
	+ 7	(X13	
,	+ 8	[X20]
)	+ 9	[X21]
	+10	X22]
	+11	[X23	1
	+12	[X30	***************************************
	+13	[X31	,
er e e	+14:3	X32	1
(+15	(X33	, , , , , , , , , , , , , , , , , , , ,
5	+16	[mode cond. RA XA	FL I P 1
		63 60 59 52 51 40 39 32 31	20 19 0
			1
	bit	MODE FLAGS	CONDITION FLAGS
	63	MTF - monitor flag	bit 59 Object program call
		allows I/O; prevents interrupt	58 I/O channel request
adalah dalah da	62	PRF - program reference flag	57 Time Interval
	ON THE STATE OF TH	adds RA to program address	56 System call
	61	IPF - Interlock flag	55 Data field limit
		allows access to interlock register	54 Program field limit
•		OVF - FP interrupt	53 Program error exit
0,3,3	3 4	interrupts on FP overflow/indefinite	52 Overflow / Indefinite
	0		

Ş

I/O CHANNEL REQUEST

A channel request mechanism is common to all I/O channels. This mechanism is activated by an input RF. The channel number is encoded and presented to all processors over a 4-bit channel request path.

The channel request mechanism scans the processors for a processor with no monitor flag. When one is found, the channel request flag is set in the processor parameter register PPR.

This causes an exchange exit to a monitor program which can read the object program parameter word and determine the cause of the exit. The monitor program can then read the 4-bit channel number from the channel request path. The reading process advances the channel request mechanism to the next channel request, if any.

The monitor program uses the 4-bit channel number for a table lookup to determine the mode of the requesting channel. If the request can be satalistied by the monitor program, the interrupted object program is resumed. If a new program must be initiated, the monitor program updates the running time for the terminated program and exchanges to a new XA.

Floating point arithmetic calculations are performed in the 8000 processors using a packed 64-bit format for number representation. This format repsents a signed binary integer coefficient times two with a signed binary teger exponent. The coefficient field contains 49 bits and the exponent reld 14 bits. The remaining bit is used to indicate an out-of-range condition.

out-of-range flag ! ! v		integer · coefficient !		
coefficient - - sign> 1 1 - - 63 62	14	1 48 1 1 47 0		

Floating point format

The coefficient field in the floating point format is not contiguous. The sign of the coefficient occupies the highest order bit position in the 64-bit word. The remainder of the coefficient resides in the lowest order 48 bit positions. If the exponent field and the error flag are replaced with copies of the sign bit (as in the unpack instruction 0110) the resulting tormat is the normal integer representation.

2**48 through 2**61. This field represents exponent values ranging from 2**(-i3) to 2**(+i3). The bits in the exponent field in the packed floating point format consist of the bits in the integer exponent (in ones complement form) with the highest order bit complemented. The complementing of the highest order exponent bit results in a format which represents the floating point numbers in such a way that their increasing values are also monotonically increasing when viewed as 64-bit integers. As a result of this property, comparison tests of two floating point quantities can be done in the integer adder rather than in the slower floating point adder. Floating point quantities with negative coefficients are packed with the exponent field complemented in order to preserve the above relationship for negative numbers.

(

•

Blt position 2**62 in the floating point format contains the out-of-range flag. This flag is set when the exponent in a floating point calculation exceeds 2**(+13) or if the result is indefinite. This flag is considered set when the values of the two highest order bits in the floating point format disagree. Further floating point operations in which this flag appears set in one of the operands results in aborting the normal sequence and generating a result with the out-of-range flag set.

Floating point calculations which underflow the exponent range are aborted and the result replaced with a word of all zero bits.

1)

· CNARY ARITHMETIC

Binary arithmetic in the 8000 processors is performed in a modified ones complement additive mode. The sum of two binary numbers in a normal ones complement additive mode is defined by the recursive Boolean expressions below.

```
A(i) = addend bit i
B(i) = augend bit i
C(i) = carry into bit position i
S(i) = sum bit i

Where i = 0,1,2,3,4,...,m-1

Then C(i+1) = A(i).and.B(i).or.B(i).and.C(i).or.C(i).and.A(i)
C(0) = C(m)
S(i) = A(i).and..not.B(i).and..not.C(i).or.
B(i).and..not.C(i).and..not.A(i).or.
C(i).and..not.A(i).and..not.B(i).or.
A(i).and.B(i).and.C(i)
```

Let m = number of bit positions in adder

the modification to the above mode consists of replacing a resulting sum of all one bits with a result of all zero bits. An 8000 processor adder therefore has only one form of zero as a resulting sum.

Subtraction is performed by complementing the subtrahend and adding to the minuend.

Part 3 INSTRUCTION DESCRIPTIONS

8000 INSTRUCTION CODES

```
0000 Program error exit
                                    0220
                                          Read program (P + K) to X
  Q101 Logical XJ * Xk to XJ
       Logical XJ + Xk to XJ
                                   0221
                                          Transmit P + K to XI
                                  0222
                                         Transmit K to X1
 ( 03 Logical X) - Xk to X)
                                   0223
                                         Transmit XA to X1
 0010 Copy Xk to Xj
                                   0230
                                          Set IP flags from Xk (IPF)
                                  0231
0232
 0011 Complement Xk to X1
                                         Clear IP flags from Xk (IPF)
0012 Shift XJ left by Xk
                                         Read IP flags to X)
 0013
       Shift X1 right by Xk
                                   0233
                                          Read internal clock to XI
 0020 Floating DP X) + Xk to X
                                    0300
                                         Jump to P + K.
 0021 Floating DP XJ - Xk to XJ
                                   0301
                                         Call subroutine at P + K
 0022 Floating XJ / Xk to XJ
                                   0302
                                         Jump to P + K if X in range
 0023 Population Xk to Xj
                                    0303
                                         Jump to P + K If XI error
 0030 Floating DP XJ + Xk to XJ
                                   0310
                                         Jump to P + K if XJ is zero
 0031 Integer X) * Xk to Xj
                                    0311
                                         Jump to P + K If X1 not zero
0032 Program error exit
                                    0312
                                         Jump to P + K If X) positive
 0033 Pass
                                    0313
                                         Jump to P + K If X negative
 0100 Transmit k to X)
                                   0320
                                         Call subroutine at K
 0101 Transmit -k to XI
                                   0321
                                         Call subroutine at Xk
 0102 Integer X; + k to X;
                                  0322
                                         Call libr. routine at K [cl PRF]
   13
      Integer Xj - k to Xj
                                   0323
                                         Call libr. routine at Xk [cl PRF]
 0110
      Unpack coefficient X1 to Xk
                                   0330
                                         Subroutine exit to X1 + K
0111
      Unpack exponent X1 to Xk
                                   0331
                                         Lib. exit to X] + k [set/c1 PRF]
 0112
      Pack Xk # 2 ## XJ to Xk
                                   0332
                                         Jump to K
 0113
       Integer 0 - Xk to X1
                                   0333
                                         Exchange exit
 0120
      Begin system call [MTF]
                                   100X
                                         Save lower XJ for n bits
0121
      End system call [MTF]
                                   101X Blank lower XJ for n bits
      Channel X) to (Xk) [MTF]
                                   102X Left shift XJ by n bits
 0122
 0123
      Channel XI from (Xk) [MTF]
                                   103X
                                         Right shift XJ by n bits
 0130 Channel request to X1 [MTF]
                                   11XX
                                         Integer X] + K to Xi
 0131 Load XA from Xk [MTF]
                                   12XX Integer XI + Xk to XI
0132 Program error exit
                                   13XX
                                         Integer XI - Xk to XI
 0133
      Program error exit
 0200
      Store data (K) from X)
                                   20XX Floating XJ + Xk to XI
      0201
                                         Jump to P - i if XI < XK
  Tis Read data (K) to XI
                                   30XX
                                        Read data (X) + K) to Xi
      Read data (xk) to x)
                                   31XX Read data (X) + Xk) to XI
      Charles (X) ordination.
                                   32XX Stone data (X) + K) from Xi
       "al program (XX) to XI
                                   33XX
                                        Store data (X) + Xk) from Xi
```

3 - 0

NOTES

The following pages of instruction descriptions are numbered with the instruction codes shown in the box in the upper right corner of each page. The instruction codes are shown in quaternary or dibit notation and parenthetically in hexidecimal notation.

[0331] [] [(3D)]	[103X] [] [(4C)]	[23XX]
8-blt Instruction code	6-bit Instruction code	[(Bx)] 4-bit Instruction code

This section makes extensive use of abbreviations and special terms which are listed in the index in Appendix A together with a reference to the page where each term is defined.

Parenthesis are used to indicate the contents of a register, e.g., (X) indicates the contents of the X register specified by the 1 designator.

0000xxxx | Program error exit

This instruction format is treated as an error condition and, if executed, will set the program error exit flag in the exchange parameter word. This condition flag will then cause an exchange jump to address (XA). In this case all instructions which have issued prior to this instruction will be run to completion. Any instructions following this instruction in the current instruction word will not be executed. When all operands have arrived at the operating registers as a result of previously issued instructions, an exchange jump will occur to the exchange package designated by (XA).

The J and k designators in this instruction are ignored. The program address stored in the exchange package on the terminating exchange Jump is advanced one count from the address of the current instruction word. This is true no matter which parcel of the current instruction word contains the program error exit instruction.

This instruction format is not intended for use in normal program code.

The program error exit flag is set in the exchange parameter word to indicate that the program has jumped to an area of memory which may be in pange but is not valid program code. This should occur when an incorrectly ded program jumps into an unused area of the memory field or into a data field.

(is instruction causes operands to be read from the XJ and Xk registers, forms a bit-bit logical product, and enters the result in the XJ register. Each of the bits in (XJ) is acted upon by the corresponding bit of (Xk) to form a single bit in the result entered in the XJ register. A sample computation is listed below in di-bit notation to illustrate the operation performed and includes the four possible bit combinations that may occur.

Sample operands: (X) = 33332222 11110000 01230123 01230123 (Xk) = 01230123 01230123 33332222 11110000 Result: (X) = 01230022 01010000 01230022 01010000

This instruction is intended for extracting portions of a 64-bit word during data processing as distinguished from numerical computation. Together with other boolean and shift instructions it may be used to manipulate alphanumeric or other coded data not related to the 64-bit machine word length.

ISSUE CONDITIONS

XI register is free one clock period after instruction issues

Xk register is free one clock period after instruction issues

X register input path is free two clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.

CPQ Instruction issues from IPT
Transmit | and k designators to register modules
Set X| reservation flag

CP1 Read (X) to operand register A Read (Xk) to operand register B Clear X) reservation flag

CP2 Transmit logical product of (A) and (B) to X)

NOTES

1. If the 1 and k designators have the same value in this instruction, the designated X register content is operated upon by a copy of this same quantity. The instruction in this case degenerates into a copy instruction. The timing for this case will be the same as the timing for the general case, and no special conflicts will occur.

| DDDZJJKK | Logical sum of (X)) plus (Xk) to X)

[0002]

This instruction causes operands to be read from the X] and Xk registers, forms a bit-bit logical sum, and enters the result in the X] register. Each of the 64 bits in (X]) is acted upon by the corresponding bit of (Xk) to form a single bit in the result entered in the X] register. A sample computation is listed below in di-bit notation to illustrate the operation performed and includes the four possible bit combinations that may occur.

Sample operands: (X]) = 33332222 11110000 01230123 01230123 (Xk) = 01230123 01230123 33332222 11110000 Result: (XI) = 33332323 11330123 33332323 11330123

This instruction is intended for merging portions of a 64-bit word into a composite word during data processing as distinguished from numerical computation. Together with the other boolean and shift instructions it may be used to manipulate alphanumeric or other coded data not related to the 64-bit machine word length.

ISSUE CONDITIONS

X) register is free one clock period after instruction issues

Xk register is free one clock period after instruction issues

X register input is free two clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.

- CPO Instruction issues from IPT
 Transmit j and k designators to register modules
 Set Xj reservation flag
- CP1 Read (X) to operand register A Read (Xk) to operand register B Clear X) reservation flag
- CP2 Transmit logical sum of (A) and (B) to X)

NOTES

1. If the 1 and k designators have the same value in this instruction, the designated X register content is merged with another copy of the same quantity and degenerates into a copy instruction. The timing is the same as in the general case. No special conflicts will occur.

| JJJ3]]kk | Logical difference of (X)) minus (Xk) to X)

[(03)]

This instruction reads operands from the XJ and Xk registers, forms the bit--by-bit logical difference of (XJ) minus (Xk), and enters the resulting 64bit word in the XJ register.

Sample: (lower 4 bits) (X) = 1010 (Xk) = 1100 (X) = 0110

This instruction is intended for comparing bit patterns or for complementing bit patterns during data processing as distinguished from numerical computation. Together with the other boolean and shift instructions it may be used to manipulate alphanumeric or other coded data not related to the 64-bit machine word length.

2 ISSUE CONDITIONS

X) register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free two clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.

CPO Instruction issues from IPT
Transmit | and k designators to register modules
Set X| reservation flag

CP1 Read (X)) to operand register A Read (Xk) to operand register B Clear X) reservation flag

CP2 Transmit logical difference of (A) and (B) to XJ

NOTES

1. If the 1 and k designators have the same value in this instruction, a logical difference is formed between two identical quantities. The result will be a word of all 0's written into register XJ. The timing for this case is the same as the timing for the general case.

Q

Α

This instruction reads a 64-bit word from the Xk register and enters the word $\{ln\}$ the XJ register.

This instruction is intended for moving data from one X register to another X register as rapidly as possible. No logical function is performed on the data.

ISSUE CONDITIONS

XI register is free one clock period after instruction issues XK register is free one clock period after instruction issues X register input path is free two clock periods after issue

EXECUTION LINING

No execution delays possible after this instruction issues from IPT.

- CPO Instruction issues from IPT Iransmit) and k designators to register modules Set X) reservation flag
- CP1 Read (Xk) to operand register B Clear X) reservation flag
- CP2 Transmit (B) to X1

NOTES

1. If the 1 and k designators have the same value this instruction will read a 54-bit word from the designated X register and then write the same information back into that X register. The timing for this case will be the same as the timing for the general case, and no special conflicts will occur.

[0011] [] [(05)]

This instruction reads a 64-bit word from the Xk register, complements the the word, and enters the result in the XI register.

This instruction is intended for changing the sign of a fixed or floating point quantity as quickly as possible. This instruction is also useful in data processing for inverting an entire 64-bit field. The 1 and k designators may frequently have the same value because the result is generally, but not necessarily, returned to the same X register.

J ISSUE CONDITIONS

XI register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free two clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.

CPO Instruction issues from IPT Transmit | and k designators to register modules Set X) reservation flag

CP1 Read (Xk) complement to operand register B Clear X) reservation flag

CP2 Transmit (B) to XJ

NOTES -

1. Designators) and k have the same value. The J and k designators will frequently have the same value in this instruction. In this case, the quantity read from the designated X register is complemented and returned to the same X register. The timing is the same as for the general case.

[0012] Shift (X)) left by (Xk) or right if (Xk) negative 1 0012]]kk 1

(06)]

This instruction reads a 64-bit operand from the X1 register, shifts the operand left or right as specified by (Xk), and enters the resulting operand back into the X1 register. If (Xk) is positive, the data is shifted left circularly the number of bit positions designated by (Xk). If (Xk) is negative the data is shifted right (end off) with sign extension the number of bit positions designated by the magnitude of (Xk). Sample shift operations are listed below in binary notation.

Sample (64 bits): (X)) operand = 10110000.....00000000 (xk) = 0..0100(X) result = 00000000.....00001011 Sample (64 bits): (X)) operand = 01100000.....00001000 (X)) result (XK) = 1..110100011000.....00000010 Sample (64 bits): (X) operand = 11000000.....00100010 (xk) = 1..1100(X)) result 11111000.....00000100 =

This instruction is for use in data processing where the shift count (Xk) is derived by program computation. It is also used for correcting the coefficient of a floating point number when the exponent has been unpacked into an X register.

Y JUE CONDITIONS

X) register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free three clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.

Instruction issues from IPT Set X1 reservation flag

CP1 Read (X)) to operand register A Read (Xk) to operand register B

CPZ Begin operand shift Clear X) reservation flag

CP3 Complete operand snift Transmit result to XI

NOTES

- 1. If the operand bits are all 1's or all 0's they are treated in the same manner as any other bit pattern and the timing is the same as for the general case.
- رك، If (Xk) is 0 (either all 1's or all 0's binary) the instruction reads The operand from register X) and returns it unaltered to register X). The timing for this case is the same as for the general case.

0013]]kk | Shift (X)) right by (Xk) or left if (Xk) neg.

[0013] [] [(07)]

Inis instruction reads a 64-bit operand from the X) register, shifts the operand right or left as specified by (Xk), and writes the resulting operand back into the X) register. If (Xk) is positive, the operand is shifted right (end off) with sign extension the number of bit positions designated by (Xk). If (Xk) is negative, the operand is shifted left circularly the number of bits designated by the magnitude of (Xk). Sample shift operations are listed below in binary notation.

```
Sample (64 bits): (X)) operand = 10110000.....00000000
(Xk) = 0..0100 (X)) result = 11111011.....00000000
```

Sample
$$(64 \text{ bits})$$
: (X) operand = 01100000.....00001000 $(XK) = 1..1101$ (X) result = 10000000.....00100000

J This instruction is for use in data processing where the shift count (Xk) is derived by program computation. It is also used for correcting the coefficient of a floating point number when the exponent has been unpacked into an X register.

J ISSUE CONDITIONS



X) register is tree one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free three clock periods after issue

3 EXECUTION TIMING

No execution delays possible after instruction issues from IPT.

CPO Instruction issues from IPT Set X1 reservation flag

CP1 Read (X)) to operand register A Read (Xk) complement to operand register B

CP2 Begin operand shift
Clear X) reservation flag

CP3 Complete operand shift Transmit result to XI

NOTES

A

| 0020]]kk | Floating double precision sum of (X)) plus (Xk) to X) [0020] [] [(08)]

This instruction forms the floating double precision sum of two floating point operands read from the XI and Xk registers, and enters the lower half of the result in the XI register.

The two operands are not rounded in this operation and may or may not be normalized. They are unpacked from floating point format and the exponents compared. The coefficient with the smaller exponent is shifted down by the difference of the exponents so as to align bits of corresponding significance, and a 97-bit adder forms a double precision 1°s complement sum. The exponent of the 48-bit lower half coefficient entered in X) is 48 decimal less than the exponent of the upper half coefficient.

If an overflow of the highest order coefficient bit occurs during the add operation, the result coefficient is displaced one bit and the result exponent is corrected by one count.

The double precision sum is normalized and the upper half result is therefore normalized, but the lower half result is not.

This instruction is intended for use in floating point calculations involved double precision or multiple precision. Used together with the single precision FP sum instruction 20XX, this instruction forms a double precision sum in two X-registers with no loss of precision.

ISSUE CONDITIONS

X) register is free one clock period after instruction issue.
Xk register is free one-clock period after instruction issue.
X register input path is free eight clock periods after issue.

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.

EXECUTION TIMING (continued)

- CPO Instruction issues from IPT Transmit | and k designators to register modules Set X| reservation flag
- CP1 Read (X)) to floating add module FA
 Read (Xk) to floating add module FA
 Compare exponents
 Transmit coefficients to pre-add shift register
- CP2 Select smaller exponent
- CP3 Shift coefficients for bit alignment Transmit coefficients to 97-bit adder
- CP4 Form double precision sum
- CP5 Transmit DP sum to bit position network
- CP6 Determine significant bit position Transmit result to shift network
- CP7 Perform 96-bit normalize shift Clear XJ reservation flag
- CP8 --- Enter lower half of result in XJ

0021]]kk | Floating double precision difference of (X)) minus (Xk) to X)

[0021] [] [(09)]

This instruction forms the floating double precision difference of two floating point operands read from the X1 and Xk registers, and enters the lower half of the (X1) minus (Xk) result in the X1 register.

The two operands are not rounded in this operation and may or may not be normalized. (X) and complemented (Xk) are unpacked from floating point format, the coefficient with the smaller exponent is shifted down by the difference of the exponents, and a 97-bit adder forms a double precision its complement sum. The exponent of the 48-bit lower half coefficient entered in X) is 48 decimal less than the exponent of the upper half coefficient.

If an overflow of the highest order coefficient bit occurs during the add operation, the result is displaced one bit and the exponent is corrected by one count.

The doubtemprecision difference is normalized and the upper half result is therefore normalized, but the lower half result is not.

This instruction is intended for use in floating point calculations inving double precision or multiple precision. Used together with the alge precision FP difference instruction 21XX, this instruction forms a 95-bit double precision difference in two X registers with no loss of precision.

ISSUE CONDITIONS

خفاج بيستيان با

X) register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free eight clock periods after issue

EXECUTION TIMING

·No execution delays possible after this instruction issues from IPT.

()

C

EXECUTION TIMING (continued)

CPO	Instruction issues from IPT Transmit and k designators to register modules Set X reservation flag
CP1	Read (X)) to floating add module FA Read complement of (Xk) to floating add module FA Compare exponents Transmit coefficients to pre-add shift register
CP2	Select smaller exponent
CP3	Shift coefficients for bit alignment Transmit coefficients to 97-bit adder
CP4	Form double precision sum
CP5	Transmit DP sum to bit position network
CP6	Determine significant bit position Transmit result to shift network
CP7	Perform 96-bit normalize shift Clear XJ reservation flag

CP8 Enter lower half of result in XJ

A

| DO22]]kk | Floating divide of (X]) by (Xk) to X]

[0022] [] [(0A)]

This instruction reads operands from the XJ and Xk registers, forms a floating point quotient, and delivers this result to the XJ register. The dividend operand is (XJ) and the divisor operand is (Xk). These operands are assumed to be numbers in floating point format. The remainder from the division process is discarded.

ISSUE CONDITIONS

And the second s

X) register is free one clock period after instruction issues Xk register is free one clock period after instruction issues

EXECUTION TIMING

(

r and the formula of Francisco Mariana American

Process 44

[0023] [] [(0B)]

()

 C_{i}

C

0

C

Inis instruction reads an operand from the Xk register, counts the number of 1 bits in the operand, and enters the count in the XJ register. The word entered in XJ is in positive integer format. If (Xk) is all 1°s, a count of 64 decimal is entered in the XJ register. If (Xk) is all 0°s, a zero word is entered in the XJ register.

This instruction is intended for use in data processing where a degree of coincidence is desired.

ISSUE CONDITIONS

XI register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free five clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

CPO Instruction issues from IPT
Transmit | and k designators to register modules
Set X| reservation flag

CP1 Read (Xk) to input register in DA module

CP2 Form partial sums

CP3 - Form partial sums

CP4 Form count result in DB module Clear XI reservation flag+

CP5 Transmit result to XI in register modules

NOTES

1. If the 1 and k designators have the same value, the operand is read from and the count stored back into the same X register.

[0030] [] [(0C)]

This instruction reads two normalized floating point operands from the X) and Xk registers, forms a floating point double precision product, and enters the lower half of the result in the X) register.

The two operands are unpacked from floating point format (the operands are not rounded). The exponents are added to determine the exponent for the result. The result exponent is 48 decimal less than the exponent of the upper half coefficient (the upper half coefficient is extracted with the 13XX instruction).

The coefficients are multiplied as signed integers to form a 96-bit double precision integer product. The lower nalf of this product is then extracted to form the 48-bit coefficient for the result. If the double precision product has only 95 significant bits, a 1-bit normalizing shift is performed before extracting the lower half, and the exponent for the result is corrected by one count.

This instruction is intended for use in multiple precision floating point calculations. Used together with the single precision FP multiply instruction 22XX, this instruction forms a 96-bit double precision product two X registers with no loss of precision.

ISSUE CONDITIONS

The second secon

XI register is free one clock period after instruction issues XK register is free one clock period after instruction issues X register input path is free eight clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.

¢:

C

6 3

C

EXECUTION TIMING (continued)

CPO Instruction issues from IPT
Transmit | and k designators to register modules
Set XI reservation flag

CP1 Transmit (X)) and (Xk) to floating multiply module MA
Perform sign corrections
Separate exponents from coefficients

CP2 Form first 16x48 product

CP3 Form second 16x48 product

CP4 Form third 16x48 product

CP5 Merge the three 16x48 products into 96-bit result register

CP7 Clear X1 reservation flag

CP8 Enter lower 48 bits of 96 bit result and exponent result in X) (entire 64-bit result complemented if negative)

В

This instruction reads two operands (limited to 48 bits plus sign and sign extension) from the XI and Xk registers, forms the product, and delivers the result to the XI register.

The instruction is performed in the floating multiply unit (the exponent arithmetic portion is not used).

The operands are multiplied as signed integers to form a 96-bit product. The lower 64 bits of this product are extracted and entered in the XJ register.

ISSUE CONDITIONS

X) register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free eight clock periods after issue

Cacution timing

No execution delays possible after this instruction issues from IPT.

- CPO Instruction issues from IPT
 Transmit) and k designators to register modules
 Set X) reservation flag
- CP1 Transmit (λ)) and (λ k) to floating multiply unit Perform sign corrections
- CP2 Form first 16x48 product
- CP3 Form second 15x48 product
- CP4 Form third 16x48 product
- CP3 Norge the three 16x+8 products into 96-bit result register
- CP7 Clear X) reservation flag
- CPS Enter lower 64 bits of 96-bit result in X) (complemented if neg.)

[0032] [] [(0E)]

€:

€...

(* ?.

Inis instruction format is treated as an error condition and, if executed, will set the program error exit flag in the exchange parameter word. This condition flag will then cause an exchange jump to address (XA). In this case all instructions which have issued prior to this instruction will be run to completion. Any instructions following this instruction in the current instruction word will not be executed. When all operands have arrived at the operating registers as a result of previously issued instructions, an exchange jump will occur to the exchange package which is designated by (XA).

The 1 and k designators in this instruction are ignored. The program address stored in the exchange package on the terminating exchange jump is advanced one count from the address of the current instruction word. This is true no matter which parcel of the current instruction word contains the program error exit instruction.

Inis instruction format is not intended for use in normal program code. The program error exit flag is set in the exchange parameter word (XPW) to indicate that the program has jumped to an area of memory which may be in range but is not valid program code. This should occur when an incorrectly ded program jumps into an unused area of the memory field or into a data reld.

0033xxxx | Pass

[0033] [] [(0F)]

This instruction is a 'do-nothing' instruction and is typically used to fill program instruction words where necessary to match jump destinations with word boundaries. The j and k designators are not used and are normally zero, but non-zero values will have no effect on the instruction.

ISSUE CONDITIONS

None

EXECUTION TIMING

CPO Instruction parcel in IPT Instruction Issues

CP1 Next instruction may issue

1

[0100] [] [(10)]

(5

65

This instruction forms a 64-bit word with the 4-bit integer specified by k in the lower 4 bits of the word and 0°s in the upper 60 bits. The result is entered in the XJ register.

ISSUE CONDITIONS

A Company of the Comp

X) register is free one clock period after instruction issues X register input path is free two clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

CPO Instruction issues from IPT
Transmit | and k designators to register modules
Set X| reservation flag

CP1 Enter k in lower 4 bits of operand register B
Clear X) reservation flag

CP2 Enter (B) In XI

NOTES

3

and the second

[0101] [] [(11)]

This instruction forms a 64-bit word with the complement of the 4-bit integer specified by kuin the lower 4 bits of the word and 1°s in the upper 60 bits. The result is entered in the X1 register.

ISSUE CONDITIONS.

X) register is free one clock period after instruction issues X register input path is free two clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

GPO Instruction issues from IPT
Transmit | and k designators to register modules
Set X| reservation flag

CP1 Enter complement of k plus 60 bits of 1's in operand register B Clear X) reservation flag

CP2 Enter (B) in X)

NOTES 1

. O seemble man HI w

[0102] [] [(12)]

O

This instruction forms a 64-bit sum of the operand read from the Xj register and the 4-bit integer specified by k. The result is entered in the Xj register

This instruction is intended primarily for incrementing an operand by a small number. Integer sum instruction 11XX is used for addition of larger numbers.

ISSUE CONDITIONS

X) register is free one clock period after instruction issues X register input path is free three clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.

CPO Instruction issues from IPT
Transmit | and k designators to register modules
Set X) reservation flag

CP1 Read (X)) to operand register A
Enter-k in lower 4 bits of operand register B

CP2 Perform partial add operation Complete add operation Clear X1 reservation flag

CP3 Complete add operation and enter result in XI

NOTES

[0103]

[(13)]

This instruction forms the 64-bit difference of the operand read from the XJ register and the 4-bit integer specified by k_{\bullet} . The result is entered in the XJ register.

This instruction is intended primarily for decrementing an operand by a small number. Integer difference instruction 13XX is used for subtracting larger numbers

ISSUE CONDITIONS

X) registers is free one clock period after instruction issues X register input path is free three clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.


- CPO Instruction issues from IPT
 Transmit | and | k | designators | to | register | modules |
 Set | X| | reservation | flag
- CP1 Read (X)) to operand register A
 Enter complement of k plus 60 bits of 1°s in operand register B
- CP2 Perform partial add operation Complete add operation Clear X) reservation flag
- CP3 Complète add operation and enter result in XI

NOTES

name of the w

[0110] [] [(14)]

This instruction reads a 64-bit floating point operand from the XJ register unpacks the word, and enters the 48-bit coefficient plus 16 bits extension of the coefficient sign bit in the XK register.



No test for out-of-range condition is performed, and the out-of-range flag and exponent bits in (X)) are replaced in (Xk) with copies of the sign bit.

ISSUE CONDITIONS

X] register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free two clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

CPO Instruction issues from IPT Iransmit) and k designators to register modules Set Xk reservation flag

CP1 Read (X)) to operand register A Extract coefficient and sign Clear Xk reservation flag

CP2 Transmit sign extended coefficient to Xk

m = s

A

This instruction reads a 64-bit floating point operand from the XJ register and unpacks the word. The exponent portion of (XJ) is sign extended and entered in the XK register.

test for out-of-range condition is performed.

ISSUE, CONDITIONS

X) register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free two clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT..

- CPO Instruction issues from IPT
 Transmit) and k designators to register modules
 Set Xk reservation flag
- CP1 Read (X)) to operand register A
 Extract exponent
 Clear Xk reservation flag
- CP2 Transmit sign extended exponent to Xk

0112] Pack coefficient Xk and exponent XJ to Xk 1 0112]]KK 1 [(16)]

0

(9)

€

This instruction reads a coefficient operand from Xk and an exponent operand from XJ, packs them into a 64-bit floating point word, and enters a the result in the Xk register.

sign exponent extension coefficient (XK) 16 / blas V 1-1-1-1----1 (XK) |1||1|| 13 1-1-1-1---exponent coefficient out-of-range flag

No test for out-of-range condition is performed and the out-of-range flag) bit in the result entered in (Xk) is not set.

SUE CONDITIONS

X) register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free two clock periods after issue

' EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

- CPO . Instruction issues from IPT Transmit | and k designators to register modules Set Xk reservation flag
- CP1 Read (X)) to operand register A kead (Xk) to operand register B Clear *Xk* reservation flag
- Transmit exponent of (A) and coefficient of (B) to Xk CP2

NOTES

[0113] [17)]

This instruction forms the 64-bit difference of zero and the operand read from the (Xk) register and enters the result in the X) register.

This instruction is intended primarily for complementing an operand without obtaining a negative zero in the result.

ISSUE CONDITIONS

X) register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free three clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.

- CPO Instruction issues from IPT
 Transmit | and | k designators | to | register | modules
 Set | X| | reservation | flag
- CP1 Enter all 0's in operand register A
 Complement (Xk) and enter in operand register B
- CP2 Perform partial add operation Clear X) reservation flag
- CP3 Complete add operation andmenter result in XI

I 0120xxxx | Begin system call [MTF]

[0120] [] [(18)]

(

C

€,

C

6

This instruction, when issued by a processor in monitor mode, sets the system call flag. This flag causes each processor not in monitor mode to exchange address XA and sets the system call condition flag (SCF) in the in the exchange parameter word.

Until an end system call instruction 0121 is executed, the system call condition flag (SCF) remains set.

* This instruction will be executed only if monitor mode flag MTF in the exchange parameter word is set. If MTF is not set, the instruction is executed as a pass instruction.

This instruction is intended to be used to initiate inter-processor communication by causing processors to heed the system call for program reassignment.

ISSUE CONDITIONS

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.

CPO Instruction Issues from IPT

CP1 Next Instruction may Issue

	} -	-	-	-	-	-	-	-	-								
(1	2	1	×	×	×	×		ł	End	Syst	em	Cal	ı	[]	1TF	:]

[0121] [] [(19)]

This instruction, when issued by a processor in monitor mode, clears the system call flag (SCF).

This instruction will be executed only if the monitor mode flag MTF in exchange parameter word is set. If MTF is not set, the instruction is executed as a pass instruction.

The J and k designators are ignored in the instruction.

ISSUE CONDITIONS

1 J12/11km | Block Input channel (X)) to address (XK) [MTF]

0

(is instruction initiates the input of a block of data arriving on I/O channel (X)) and stores the data in consecutive address locations in memory beginning at absolute address (Xk). The length of the block of data is determined by the system I/O station (IOS). Only the lower 4 bits of (X) are used to specify the channel number.

A block of data consists of one or more words sent by the IOS. Each input word is either 8 bits or 12 bits depending on the channel (X) selection. The input words are assembled into 64-bit words for storage in the 8600 memory. Partially assembled 64-bit words are filled out with 0's.

Sample block of eighteen assembled 8-bit words in 8600 memory:

)																		
क्षात्र सर्वत्रम्याण्ये देशः वित	"(Xk) ^{ab / b}	.1.	8	1	8	1	8	1	8	1	8	1	8	1	8	1	8	1
9	(XK) +1	1	8	1	8	1	8	1	8	1	8	1	8	1	8	1	8	1
: 9	(XK(+2	1	000	00		-		_		-		00	000	1	8	1	8	1

Sample block of nine assembled 12-bit words in 8600 memory:

(XK)		4	1	12	1	12	1	12	1	12	1	12	ı
(Xk)+1	ı	0 (0000			- 0000	0 1		1	12	1	8	ı

Each input word is accompanied by a word flag sent by the IOS and is acknowledged by an 8600 channel resume signal sent back to the IOS.

The block inputs operation initiated by this instruction is terminated by a record flag sent by the IOS to the 8600. This record flag must not be sent to the 8600 by the IOS until after the receipt of an 8600 channel resume signal acknowledging that the last word has been received. The record flag will cause one of the 8000 processors to be interrupted. Another 8600 channel resume will be sent to the IOS to indicate that the terminating record flag has been acknowledged and that a processor has been interrupted.

This instruction will be executed only if the monitor mode flag (MTF) in the exchange parameter word is set. If the MTF is not set, the instruction is executed as a pass instruction.

ISSUE CONDITIONS

X) register is free one clock period after instruction issues Xk register is free one clock period after instruction issues

Block output channel (X)) from address (Xk) [MTF]

[0123] [] [(1B)]

This instruction initiates the writing of a block of data over output channel (X) from consecutive address locations beginning at the absolute address specified by (Xk). Only the lower 4 bits of (X) are used to specify the channel number.

A record flag is sent to the receiving device with the first 8-bit or 12-bit output data word.

The length of the block of data is dictated by the system I/O station (IOS). The channel output process is terminated by a record flag sent to the 8600 by the IOS. When the record flag is received by the 8600, a parity status word is sent to the IOS indicating whether or not a memory parity error occurred while reading the output data from the 8600 memory. A parity status word of all 0's indicates that no parity error occurred; a parity status word of 1111 (octal) indicates that a parity did occur. To insure that the proper parity status word is read, the status word should not be read by the IOS until the 8600 has returned the channel resume signal acknowledging that the terminating record flag has been received and that a processor has been interrupted.

is instruction will be executed only if the monitor mode flag MTF in the exchange parameter word is set. If the monitor mode flag is not set, the instruction is executed as a pass.

ISSUE CONDITIONS

X) register is free one clock period after instruction issues Xk register is free one clock period after instruction issues

1 013011xx 1 Read channel request to X1 [MTF]

[0130] [] [(1C)]

Inis instruction transmits to the (X)) register the identity number of the I/O channel which caused an interrupt. Any subsequent I/O interrupts are disabled until this instruction is executed.

The k designator is ignored in this instruction.

This instruction will be executed only if the monitor mode flag MTF in the exchange parameter word is set. If MTF is not set, the instruction is executed as a pass instruction.

J ISSUE CONDITIONS

X):register is free five clock period after instruction issues

) EXECUTION TIMING

مارين يكسو

• 17

•

6-2

| 0131xxkk | Load XA from (XK) [MTF]

This instruction loads the address contained in the Xk register into the exchange address XA portion of the exchange parameter word (XPW).

			20	-bit	addre	ess		
XK	[////////	///////////////////////////////////////	1 7		8	5 1		
•	63		19	12	05	5 00		
	an a		•		bits I V			
# 5	5. XPW	[mode cond.	RA	i X	1- A I	FL I	p]
•	i.	63		39	32			00

The 1 designator is ignored in this instruction.

This instruction will be executed only if the monitor mode flag MTF in exchange parameter word is set. If MTF is not set, the instruction is executed as a pass instruction.

ISSUE CONDITIONS

y yer me

'Xk register is free one clock period after instruction issues

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

CPO Instruction issues from IPT Transmit k designator to register modules

CP1 Read (Xk) to DA module

CP4 Transmit XA to PPR register

[0132]
[(1E)]
Program error exit = [0133]
[0133]
[(1F)]

This instruction format is treated as an error condition and, if executed, will set the program error exit flag in the PPR register. This condition flag will then cause an exchange jump to address (XA). In this case all instructions which have issued prior to this instruction will be run to completion. Any instructions following this instruction in the current instruction word will not be executed. When all operands have arrived at the operating registers as a result of previously issued instructions, and exchange jump will occur to the exchange package designated by (XA).

The I and k designators in these instructions are ignored. The program address stored in the exchange package on the terminating exchange Jump is advanced one count from the address of the current instruction word. This is true no matter which parcel of the current instruction word contains the program error exit instruction.

These instructions are not intended for use in normal program code. The ogram error exit flag is set in the PPR register to indicate that the agram has jumped to an area of memory which may be in range but is not valid program code. This should occur when an incorrectly coded program jumps into an unused area of the memory field or into a data field.

C)

()

€÷

A

1 0200]]kk | kkkkkkkk | Store data at address K from X]

[(20)] []

This instruction writes one 64-bit word from the XJ register into memory at the absolute address formed by adding the address specified by K to the memory reference address RA from the processor exchange package.

If the fleid length FL is exceeded, the memory reference is aborted and an exchange jump is made to the exchange address XA in the processor exchange package.

If a parity error occurs in reading the old data at the indicated memory address, the error is ignored and the processor operation continues in a normal manner.

This instruction allows a processor to write data into memory from any of the 16 X registers in the processor.

ISSUE CONDITIONS

X) register is free

A storage access buffer is available for this processor

EXECUTION "TIMING"

(

.

Store data at address (Xk) from Xj

[0201] [(21)]

Inis instruction writes one word from the XJ register into memory at the absolute address formed by adding the address specified in the lower 20 a bits of Xk to the memory reference address RA from the processor exchange

→ If the field length FL is exceeded, the memory reference is aborted and an exchange jump is made to the exchange address XA in the processor

If a parity error occurs in reading the old data at the indicated memory address, the error is ignored and the processor operation continues in a ♪ normal manner.

This linstruction allows a processor to write data into memory from any J of the 16 X registers in the processor.

ISSUE CONDITIONS

XI register is free one clock period after instruction issues Xk register is free one clock period after instruction issues A storage access buffer is available for this processor

CUTION TIMING

Ø,

C

(2)

6.3

[(22)] [0202]

This instruction simultaneously:

reads a word of data from an object program storage field address and enters that word in the XJ register; and

stores the original contents of the XJ register at the same object

The storage address is determined by adding the K field from the instruction to the object program reference address. This arithmetic is performed in a two complement mode.

*A separate test has made to determine if the value of the K field considered as a 20 bit positive integer is equal to, or greater than, the current object program field length. If this is the case, the object program is interrupted by setting the data field limit flag in the exchange parameter word. The storage reference is aborted in this case and an exchange jump is made to exchange address XA.

SUE CONDITIONS

x) register is free one clock period after instruction issues A storage access buffer is available for this processor

1 कर्जेड]] kok l ास्थ्वि data at address (Xk) to XJ and Store (XJ) Into address (Xk)

[0203] [] [(23)]

This instruction simultaneously:
reads a word of data from an

reads a word of data from an object program storage field address and enters that word in the XJ register; and

stores the original contents of the XJ register at the same object program storage field address.

The storage address is determined by adding the current (X) to the object program reference address. This arithmetic is performed in a twos

A separate test is made to determine if the value of (Xk) considered as a 20-bit positive integer is equal to, or greater than, the current object program field length. If this is the case, the object program is interrupted by setting the data field limit flag in the exchange parameter word. The storage reference is aborted in this case and an exchange jump is made to the exchange address XA.

ISSUE CONDITIONS .

X) register is free one clock period after instruction issues. A storage access buffer is available for this processor

EXECUTION TIMING

730 11 1

111

remarked board and

lesge o o

· #

14

James I Brown

And And

Ç

€.

ہ

This instruction reads a word of data from the object program storage field and enters that word in the XJ register. The storage address is determined by adding the K field from the instruction to the object program reference address. This arithmetic is performed in a two's complement mode.

A separate test is made to determine if the value of the K field considered as a 20-bit positive integer is equal to, or greater than, the current poblect program field length. If this is the case, the object program is interrupted by setting the data field limit flag in the exchange parameter word. The storage reference is aborted in this case and an exchange jump is made to the exchange address XA.

ISSUE ACONDULTIONS

XI tregister is free one clock period after instruction issues
A storage access buffer is available for this processor

EXECUTION TIMING

Minimum execution time for this instruction is 15 clock periods.

Delays may occur in the arrival of the data word at the X register due to storage bank conflicts or other processor conflicts in storage access control.

CPOO Instruction issues from IPT
Set X1 reservation flag

*CPGT ** Ciransmit *zeroes to operand register A
Transmit K to operand register B

CP02: Integer add front half

CP03 Integer add back half

Transmit reference flag to SA module

CP04 " Mower '8 bits of address arrive at SAC

CP05 Upper 12 bits of address arrive at SAC

CP06 Acknowledge from SAC

CP14 Clear XI reservation flag

CP15 Data word arrives at the X register

Inis instruction reads a word of data from the object program storage field and enters that word in the XJ register. The storage address is determined by adding the current contents of the XK register to the object program reference address. This arithmetic is performed in a twos complement mode.

A separate test is made to determine if the value of (Xk) considered as a 20-bit positive integer is equal to, or greater than, the current object program field length. If this is the case, the object program is interrupted by setting the data field limit flag in the exchange parameter word. The storage reference is aborted in this case and an exchange jump is made to the exchange address XA.

ISSUE + CONDITIONS+

XI register is free one clock period after instruction issues XK register is free one clock period after instruction issues A storage access buffer is available for this processor

EXECUTION TINING

Minimum execution time for this instruction is 15 clock periods.

Delays may occur in the arrival of the data word at the X register due to storage bank conflicts or other processor conflicts in storage access control.

CPOO Instruction issues fom IPT
Set XI reservation flag

CP01 Transmit zeroes to operand register A , Transmit (Xk) to operand register B

CPO2 'Integer add front half

CPO3 ** Cinteger add back half
Transmit Integer sum to RA adder
Transmit reference flag to SA module

CP04 Lower 8 bits of address arrive at SAC

GPOŚwara budeń 12 bits of address arrive at SAC

CP06 Acknowledge from SAC

CP14 Clear XI reservation flag

TOP15 · Data word arrives at the X register

B

This instruction reads a word out of memory at absolute address K and enters that word in the X) register. (The reference address RA and the memory field length FL from the exchange parameter word are used in this instruction only if PRF is set.)

ISSUE CONDITIONS

11141 11 0

Ŷ

X) register is free one clock period after instruction issues
A storage access buffer is available for this processor

EXECUTION TIMING

Minimum execution time for this instruction is 15 clock periods. Delays may occur in the arrival of the data word at the X register due to storage bank conflicts or other processor conflicts in storage access control.

CP00 Instruction issues from IPT set X₁ reservation flag

CP01 Transmit zeroes to operand register A Transmit K to operand register B

CP02 Integer add front half

CPO3 Integer add back half
Transmit integer sum to RA adder in IW module
Transmit reference flag to SA module

CP04 Lower 8 bits of address arrive at SAC

CP05 Upper 12 bits of address arrive at SAC

CP06 PAckhowledge from SAC

CP14 | Clear X] reservation flag

CP15 Data word arrives at the X register

[0213] [] [(27)]

C

behr til s

This instruction reads a word out of memory at the absolute address specliled by the lower 20 bits the Xk register and enters the word in the Xj register. (The memory reference address RA and the memory field length FL from the exchange parameter word are used in this instruction only if the PRF is set.)

ISSUE CONDITIONS

a come and by december to grant & william

"X) register is free one clock after instruction issues
Xk register is free one clock after instruction issues
A storage access buffer is available for this processor

) EXECUTION TIMING

Minimum execution time for this instruction is 15 clock periods. Delays may occur in the arrival of the data word at the X register due to storage bank conflicts or other processor conflicts in storage access control.

CP00 : Instruction issues from IPT Set X) reservation flag

CPU1 Transmit zeroes to operand register A
Transmit (Xk) to operand register B

-GP02---Integer add front front half

CP03 Integer add back half
Transmit integer sum RA adder in IW module
Transmit reference flag to SA module

CP04 . Isdan Bublis of address arrive at SAC

CP05 Upper 12 bits of address arrive at SAC

CP06 Acknowledge from SAC

CP14 Clear XJ reservation flag

CP15 Data word arrives at the X register

P.P. W.

| 0220]]kk | kkkkkkk | Read program at address (P + K) to X)

[(28)]

This instruction reads a word out of memory at an absolute address formed by adding sign extended K to the current program address P, and enters that word in the X) register. (The memory reference address RA and the memory field length FL from the exchange parameter word are used in this instruction only if the PRF is set.)

ISSUE CONDITIONS

X) register is free one clock period after instruction issues A storage access buffer is available for this processor

EXECUTION TIMING

Minimum execution time fo this instruction is 15 clock periods. Delays may occur in the arrival of the data-word at the X register due to storage bank conflicts or other processor conflicts in storage access control.

CP00 Instruction issues from IPT Set XI reservation flag

CRU1 | Transmit P to operand register A Transmit K to operand register B

GP02 - Garager add front half

CP03 Integer add back half

Transmit integer sum to RA adder in IW module
Transmit reference flag to SA module

Cr04. a Lower 8 bits of address arrive at SAC

CP05 Upper 12 bits of address arrive at SAC

CP06 Acknowledge from SAC

CP14> > CloaraX) reservation flag

CP15 Data word arrives at the X register

13

I 0221]]KK I KKKKKKKK I Transmit P + K to XI

[0221] []

C.

€.

C:

[(29)]

This instruction forms the sum of the current program address P plus a sign extended fincrement K, and enters the result in the XI register. The result is a 64-bit word with 0's in the upper 44 bits.

ISSUE CONDITIONS

- 0 () of 1.00

1421 10 1

X) register is free one clock period after instruction issues X register input path is free three clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.

CPO 1st instruction parcel in IPT
Instruction issues
Transmit | and k designators to register modules
Set X| reservation flag

P1 2nd Instruction parcel in IPT
Enter P in operand register A
Transmit K to operand register B

CP2 Perform, a partial add
CWear XI reservation flag

CP3 Complete add operation and enter result in X)

NOTES | PIR W

無ない! 部 キ

* •

11 9

•

on the section of

B

I 0222]]KK I KKKKKKKK I Transmit K to XI

[0222] [(2A)]

This instruction enters the 20-bit program constant specified by the K field in the instruction in the lower 20 bits of the X) register. The upper bits of X) are sign extended.

ISSUE CONDITIONS

"XI. negistan. is. ince..one clock period after instruction issues X register input path is free two clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

CPO . . Instruction issues from IPT SeliXI reservation flag

CP1 Iransmit K to operand register B Clear X1 reservation flag

Enter (B) In X)

NOTES

Inis instruction enters the 8-bit exchange address (XA) portion of the exchange parameter word (XPW) in the XJ register. The k designator is lynored in this instruction.

The XA portion of XPW contains the exchange package address with the lowest order 5 bits removed. These lowest order 5 bits of 0's are added in this instruction when XA is transmitted to XJ

y :	XPW in [mode			~~~~~~		
	AT HIS COURT	cond. RA	XA I	FL I	Р)
J. A. Level on the	63	3	39 \ 32	***	(00
)			\ \ V			
) (X])		~ * * * * * * * * * * * * * * * * * * *	!	1 0's]		
	63		12 05	04 00		

IF SUE CONVITIONS

X) register input path is free two clock periods after issues

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

0

€.

CPO Instruction issues from IPT Set X) reservation flag

CP1 Transmit XA to operand register B

CP2 Enter (B) In X1

F F 60

1 0238xxkk ! Set Interlock flags from (Xk) [IPF]

91

This instruction sets the interlock flags specified by the the lower 20 bits of (Xk). "I" bits in lower 20 bits of (Xk) set the corresponding bits in the 20-bit interlock flag register. "O" bits in (Xk) do not change the contents of the interlock flag register.

The J designator and the upper 44 bits of XK are ignored in this instruction

This instruction will be executed only if the interlock flag IPF in the exchange parameter word is set. If IPF is not set, the instruction is executed as a pass instruction.

B

1 0231xxkk | Clear Interlock from (Xk) [IPF]

Ei.

Œ

. 6

This instruction clears any of the 20 interlock flags specified by the lower 20 bits of (Xk). '1' bits in the lower 20 bits of (Xk) clear the corresponding bits in the 20-bit interlock flag register. '0' bits in (Xk) do not change the contents of the interlock flag register.

→ The | designator and the upper 44 bits of (Xk) are ignored in this instruction.

I This instruction will be executed only if the interlock flag IPF in

the exchange parameter word is set. If IPF is not set, the instruction

will be exceuted as a pass instruction.

В

J234]]xx | Read Interlock flags to (X))

[0232] [(2E)]

This instruction enters the contents of the 20-bit interlock register in the lower 20 bits of the (X)) register. 0's are entered in the upper 44 bits of (X):

The k designator is ignored in this instruction.

ISSUE CONDITIONS

X) register list free one clock period after instruction issues X register input path is free two clock periods after issue

EXECUTION THIT IS

No execution delays possible after this instruction issues from IPT.

CPO Instruction issues from IPT Set X1 reservation flag

CP1 Transmit interlock register to operand register B Clear X) reservation flag

CP2 Enter (B) In XJ

11 10 m 1 1

j . pr

I some is seen

to and a second

.

[0233] [] [(2F)]

- ⇒ The XI register is cleared and entered with the current contents
 of the internal real time clock counter.
- > This instruction is intended primarily for use in determining the elapsed time between selected points in program execution.

ISSUE CONDITIONS

X) register is free one clock period after instruction issues X register input path is free two clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

CPO Instruction issues from IPT Set X1 reservation flag

CP1 Transmit RTC to operand register B
Close YI reservation flag

CP2 Transmit operand register 8 to X1 register

0300]]KK | KKKKKKK | Jump to P + K

[0300] [(30)]

This instruction terminates the current program sequence and initiates a new sequence. The value of the K field from the instruction considered as a 20-bit positive integer is added to the current contents of the P register. No further instructions are issued from the current instruction word. If the instruction address stack IAS contains an address equal to the new content of the P register, the corresponding instruction word is read to the current instruction word register CIW. If there is no address coincidence in the IAS an instruction fetch is initiated for the new program sequence.

ISSUE CONDITIONS

· Car Fina

none

EXECUTION TIMING

Execution time for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS. Minimum execution time is 20 clock periods if the destination address is not in the IAS. Delays may occur in this latter case due to storage bank conflicts or other processor conflicts in storage access control.

0300]

[(30)]

No coine dence in IAS— Set out of stack flag OSF

CPOS : Transmit P to IFA register
Transmit P to RA adder
Transmit reference flag to storage access control

CP06 Lower 8 bits of address to storage access control

CPO7 Upper 12 bits of address to storage access control

CP08 Acknowledge from storage access control

CP17 Instruction word arrives at IWS

CP18 Read TWG to CIW register

P1 Read CIW register to IPT

GP20 Next Instruction can Issue

[0301] [(31)]

This instruction enters the current program address P in the X1 register and causes the current program address sequence to unconditionally branch to a new program address sequence beginning at the address formed by adding the value of the K field from the instruction considered as a 20bit positive integer to the current contents of the P register. No further instructions are issued from the current instruction word. If the Instruction address stack IAS contains an address equal to the new content of the P register, the corresponding instruction word is read to the current instruction word register CIW. If there is no address coincidence in the IAS an instruction fetch is initiated for the new program sequence.

The return address is entered in the XJ register by this instruction for use by the subroutine on completion.

ISSUE CONDITIONS

X) register is free one clock period after instruction issues X register input path is free 3 clock periods after issue

EXECUTION TIMING

Execution time for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS. Minimum execution time is 20 clock periods if the destination address is not in the IAS. Delays may occur in this latter case due to storage bank conflicts or other processor conflicts in storage access control.

•

JANOH IN STACK

CP00 | Instruction Issues from IPT

CP01 Transmit P to operand register A Transmit K to operand register B

CPO2 (Transmit (B) to X) (Integer add front half

CP03 Integer add back half Transmit integer sum to P register

CP04 Coincidence in IAS

7 8 1 1

CPOR CHAST INS to CIW register

CP06 Read CIH register to IPT

* BRANCH OUT OF STACK

CP00 Instruction issues from IPT

CP01 Transmit P to operand register A Transmit K to operand register B

CPO2 Transmit (B) to X1
Integer add front half

CP03 Integer add back half Transmit integer sum to P register

CP04 No coincidence in IAS Set out of stack flag OSF

CPOS Transmit P to IFA register
Transmit P to RA adder
Transmit reference flag to storage access control

CP06 Lower 8 bits of address to storage access control

CPO7 Upper 12 bits of address to storage access control

CP08 Acknowledge from storage access control

CP17 Instruction word arrives at IWS

CP18 Read INS to CIH register

P19 Read CIW register to IPI

This instruction causes the program sequence to branch to the current program address P plus a sign extended increment K if (X)) is in range, or continue the current program address sequence if (X)) is not in range.

(X) is not in range for any of the following cases:

ISSUE CONDITIONS

X) register is free one clock period after instruction issues

EXECUTION TIMING

Execution time for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS.

Minimum execution time is 20 clock periods if the destination address is not in the IAS. Delays may occur in this latter case due to storage bank conflicts or other processor conflicts in storage access control.

I: (X) is not in range (branch fall through), execution time is three clock periods

BRANCH FALL THROUGH

- CP00 | Instruction issues from IPT | Transmit | designator to register modules
- Transmit (X)) flags to IA module
- CP02 | Begin Integer add of (A) and (B)
 Branch condition not satisfied
- CPU3 Next Instruction may Issue

C

0

MINUN IN STACK

CP00 Instruction issues from IPT

CP01 Transmit P to operand register A
Transmit K to operand register B

CPO2 Integer add front half Branch condition satisfied

CP03 Integer add back half
Transmit integer sum to P register

CP04 Coincidence in IAS

CP05 -----/Raad INS-to CIW register

CP06 Read CIW register to IPT

A BRANCH BUT OF STACK

CP00 Instruction issues from IPT

Transmit P to operand register A
Transmit K to operand register B.

CP02 Integer add front half Branch condition satisfied

CP03 Integer add back half Transmit integer sum to P register

CP04 No coincidence in IAS Set out of stack flag OSF

CPO5 Transmit P to IFA register
Transmit P to RA adder
Transmit reference flag to storage access control

CP06 Lower 8 bits of audress to storage access control

CP07 Upper 12 bits of address to storage access control

CPO8 — Acknowledge from storage access control

CP17 Instruction word arrives at IWS

CP18 Read IWS to CIW register

್ರಾಗಿ9' Read CIW register to IPT

1 0303)]kk | kkkkkkk | Jump to P + K If (X)) not in range

[0303] [33)]

This instruction causes the program sequence to branch to the current program address P plus a sign extended increment K if (X) is not in range, or continue the current program address sequence if (X) is in range. (X) is not in range for any of the following cases:

	, prime	e i i i i i i i i i i i i i i	orange english and a dear of the state	magaile o mara escapea, injection age	ggharde ou, doore teleforgeld	Manager and the control of the contr	The second second second		
(X))	=	0111	1111	1111	XXXX	• • • • • • • • • •	xxxx	positive	integer
(X))	=	1000	0000	0000	xxxx	• • • • • • • • • •	xxxx	negative	overflow
(X);	=	0011	1111	1111	XXXX		xxxx	positive	indefinite
						• • • • • • • • • •		negative	indefinite
(X))	=	01xx	xxxx	xxxx	xxxx	• • • • • • • • •	xxxx	positive	out of range
(X))	=	10xx	xxxx	xxxx	xxxx	• • • • • • • • • •	xxxx	negative	out of range

ISSUE CONDITIONS

X) register is free one clock period after instruction issues

EXECUTION TIMING

Execution time for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS. Minimum execution time is 20 clock periods if the destination address is not in the IAS. Delays may occur in this latter case due to storage bank conflicts or other processor conflicts in storage access control. If (X) is in range (branch fall through), execution time is three clock periods

BRANCH FALL THROUGH

- CPCO: Instruction issues from IPT Transmit | designator to register modules
- CP01 Transmit P to operand register A
 Transmit K to operand register B
 Transmit (X)) flags to IA module
- CP02 Begin integer add of (A) + (B) Branch condition not satisfied
- CP03 Next Instruction may Issue

Transmit Integer sum to P register

Transmit reference flag to storage access control

Lower a bits of address to storage access control

. Upper 12 bits of address to storage access control

Acknowledge from storage access control

Instruction word arrives at IHS

Read INS to CIN register

Read CIW register to IPT

"No coincidence" in IAS

Set out of stack flag OSF

iransmit P to IFA register Transmit P to RA adJer 0

0303]

(33)]

O

0

0

Ę,

(3

C

C.

Α

CP04

CP05 -

CPOS

CP07

CP08

CP17

CP18

119.

[0310] [34)]

P

This instruction causes the program sequence to terminate and branch to the current program address P plus a sign extended increment K if (X) is equal to 0, or continue the current program address sequence if (X) is not equal to 0. (X) is equal to 0 for both of the following cases:

(X)) = 11111111 11111111 minus zero

ISSUE CONDITIONS 1000 ...

ŧ

X1 register is free one clock period after instruction issues

EXECUTION TIMINS

Execution time for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS. Minimum execution time is 20 clock periods if the destination address is not in the IAS. Delays may occur in this latter case due to storage bank condition or other processor conflicts in storage access control. If (X) is not equal to zero (branch fall through), execution time is three clock periods

BRANCH FALL THROUGH

CPDD Instruction issues from IPT Transmit | designator to register modules

CPU1 Transmit P to operand register A
Transmit K to operand register B
Perform partial zero test in register modules

CP03 Next Instruction may issue

• [1] Exibution, Lining (continued) 0310] BRANCH IN STACK (34)CPOO Instruction issues from IPI * CP315 C Transmit P to operand register A Transmit K to operand register B CPUZ "Integer add front half CP03 Integer add back half Transmit Integer sum to P register CP04 Coincidence in IAS CP05 Read IWS to CIW register CPC6 moad CIW register to IPT BRANCH OUT OF STACK CP00 Theiruction issues from IPT CP01 Transmit P to operand register A Transmit K to operand register B ₹ (SP02 Integer add front half CP03 Integer add back half Transmit integer sum to P register CP04 No coincidence in IAS Set out of stack flag OSF C: Transmit P to IFA register CP05 Transmit P to RA adder Transmit reference flag to storage access control Lower 8 bits of adoress to storage access control CP06 6 Cr47 Upper 12 bits of address to storage access control CP08 Acknowledge from storage access control **CP17** Instruction word arrives at IWS 0 Cr10 kead INS to CIW register Read CIW register to IPT CP19 6

Λ

C

G.

This instruction causes the program sequence to terminate and branch to the current program address P plus a sign extended increment K if (X)) is not equal to 0, or continue the current program address sequence if (X)) is equal to zero. (X)) is equal to 0 for both of the following cases:

ISSUE CONDITIONS

X1 register is free one clock period after instruction issues

EXECUTION TIMING

Execution time for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS. Minimum execution time is 20 clock periods if the destination address is not in the IAS. Delays may occur in this latter case due to storage bank conflicts or other processor conflicts in storage access control. If (XI) is equal to zero (branch fall through), execution time is three clock periods

BRANCH FATT TITECUGH

CP00 Instruction issues from IPT

CP01 Transmit P to operand register A
Transmit K to operand register B

GP02 Begin integer add Branch condition not satisfied

CP03 Next instruction may Issue

0

6

0

C

1

1

This instruction causes the program sequence to terminate and branch to the current program address P plus a sign extended increment K if (X) is positive, or continue the current program address sequence if (X) is negative.

ISSUE CONDITIONS

X) register is free one clock period after instruction issues

EXECUTION TIMING

1 + 125 - 125

Execution that for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS. Minimum execution time is 20 clock periods if the destination address is not in the IAS. Delays may occur in this latter case due to storage hank conflicts or other processor conflicts in storage access control. If (XI) is negative (branch fall through), execution time is three clock projets.

BRANCH FALL THROUGH

CP00 Instruction issues from IPT

CP01 Transmit P to operand register A
Transmit K to operand register B

CP02 Begin integer add
Branch condition not satisfied

CP03 Next Instruction may Issue

Œ

Ç:

C

(:

ANCH IN STACK

GPFO - Traincation-issues from IPT

CP01 Transmit P to operand register A
Transmit K to operand register B

CP02 Integer add front half

CP03 Integer add back half Transmit integer sum to P register

CP04 | Coincidence in IAS

CP05 Read INS to CIW register

CP06 Read CIH register to IPT

BRANCH OUT OF STACK

CP00 Instruction issues from IPT

CPOI Transmit P to operand register A Transmit K to operand register B

CPO2 integer add front half

CP03 Integer add back half Transmit integer sum to P register

CP04 No coincidence in IAS ser our of stack flag OSF

CP05 Transmit P to IFA register
Finansmit P to RA adder
Transmit reference flag to storage access control

CPOE - Long & bits of address to storage access control

CPU7 Upper 12 bits of address to storage access control

CPO8 Acknowledge from storage access control

CP17 : duction word arrives at IWS

CP18 Read IWS to GIW register

CP19 Read CIM register to 1PT

0313 []KK | KKKKKKKK | Jump to P + K If (X) is negative

[0313] []

[(37)]

This instruction causes the program sequence to terminate and branch to the current program address P plus a sign extended increment K if (X)) is negative, or continue the current program address sequence if (X)) is positive.

ISSUE! CONDITIONS

X) register is free one clock period after instruction issues

EXECUTION TIMING

Execution time for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS. Minimum execution time is 20 clock periods if the destination address is not in the IAS. Delays may occur in this latter case due to storage bank conflicts or other processor conflicts in storage access control. If (X) is positive (branch fall through), execution time is three clock periods

BRANCH FALL THROUGH

CPAN Thribation issues from IPT

CP01 Transmit P to operand register A Transmit K to operand register B

CPO2 Begin integer add
Branch condition not satisfied

CP03 Next instruction may issue

C.

0

6

6

Ç:

C

CP19

Read CIN register to IPT

0320]]KK I KKKKKKKK I Call subroutine at address K

[0320] [(38)]

This instruction enters the current program address P in the XI register and causes the current program address sequence to unconditionally branch to a new program address sequence beginning at the address specified by the K field from the instruction.

ISSUE CONDITIONS

Carlo Barra Andrewskie War Carlo Carlo Carlo Carlo

X1 register is free one clock period after issue

EXECUTION TIMING

Execution time for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS. Minimum execution time is 20 clock periods if the destination address Is not in the IAS. Delays may occur in this latter case due to storage bank conflicts or other processor conflicts in storage access control.

1 0321]]kk | Call subroutine at address (Xk)

[0321] [] [(39)]

This instruction enters the current program address P in the X) register and causes the current program address sequence to unconditionally branch to a new program address sequence beginning at address specified by the contents of the likeregister.

ISSUE COUDTTIONS

X) register is free one clock period after instruction issues Xk register is free one clock period after instruction issues

EXECUTION TIMING

Execution time for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS. Minimum execution time is 20 clock periods if the destination address is not in the IAS. Delays may occur in this latter case due to storage bank conflicts or other processor conflicts in storage access control.

[0321]

[(39)]

0

C

€

0

110

[0322] [] [(3A)]

This instruction clears the program reference flag PRF. The X register indicated by the J designator is cleared and entered with the current contents of the P register. The P register is cleared and entered with the value of the K field in the instruction. The instruction address stack IAS is cleared so that all address registers contain 3333333333. No further instructions are issued from the current instruction word. Any instruction fetches in process are discarded on arrival. A new instruction fetch is initiated for the absolute address now contained in the P register.

This instruction is intended for use by an object program in calling a resident library routine which is outside of the object program field. The K field in the instruction contains the absolute address of the library routine entrance. The return address is entered in the XJ register by this instruction for use by the library routine on completion.

The program reference flag PRF is cleared by this instruction so that the resident library routine code can be executed directly from the resident locations. All instructions except the ten data storage reference group instructions are executed in absolute mode.

Instruction address stack IAS is cleared to avoid conflicts between the old object program which is relative to RA and the library routine addresses which are absolute.

ISSUE CONDITIONS

X) register is free one clock period after instruction issue X register input path is free three clock periods after issue

EXECUTION TIMING

Minimum execution time for this instruction is 18 clock periods. Delays may occur in the arrival of the new instruction word at the process. TWS due to storage bank conflicts or other processor conflicts in storage access control.

Ci

(3

G

0

ζ,

ACCUTION TIMING (continued)

March 1

SPUJ That cuction issues from IPT

CP01 Transmit zeros to operand register A Transmit K to operand register B Clear program reference flag PRF Clear instruction address stack IAS

CP02 Integer add front half Transmit P to operand register A

CP03 Integer add back half Transmit operand register A to XI register Incospid-integer sum to P register Transmit integer sum to RA adder Transmit reference flag to SA module

CP04 Lower 8 bits of address to SA module

Uppor 12 bits of address to SA module CP03

CP06 Acknowledge from SA module

DP15 Instruction word arrives at IWS

CP16 Read INS to CIH register

CP17 , caRead GIW to IPT

7.

EXECUTION TIMING (continued)

CP00 Instruction issues from IPT

CP01 Transmit zeros to operand register A Iransmit Xk to operand register B Clear program reference flag PRF Clear Instruction address stack IAS

CP02 Integer add front half Transmit P to operand register A

Integer add back half
Transmit operand register A to XJ register
Transmit integer sum to P register
Transmit integer sum to RA adder
Transmit reference flag to SA module

CP04 Lower 8 bits of address to SA module

CPOS | Upper 12 bits of address to SA module

Acknowledge from SA module

CP15 Instruction word arrives at IWS

CP16 Read INS to CIW register

CP17 - Officad CIW to IPT

This instruction clears the program reference flag PRF. The X register indicated by the 1 designator is cleared and entered with the current contents of the P register. The P register is cleared and entered with the current contents of the X register indicated by the k designator. The instruction address stack IAS is cleared so that all address registers contain 333333333. No further instructions are issued from the current current instruction word. Any instruction fetches in process are discarded on arrival. A new instruction fetch is initiated for the apsolute address now contained in the P register.

This instruction is intended for use by an object program in calling a resident library routine which is outside of the object program field. The Xk register contains the absolute address of the library routine entrance. The return address is entered in the XJ register by this instruction for use by the library routine on completion.

The program reference flag PRF is cleared by this instruction so that the resident library routine code can be executed directly from the resident locations. All instructions with the exception of the ten data storage reference instructions are executed in absolute mode.

instruction address stack IAS is cleared to avoid possible afficts between the old object program code which is relative to RA and the library routine addresses which are absolute.

ISSUE CONDITIONS

X) register is free one clock period after instruction issue Xk register is free one clock period after instruction issue X register input path is free three clock periods after issue

EXECUTION TIMING

Minimum execution time for this instruction is 18 clock periods. Delays may occur in the arrival of the new instruction word at the processor INS due to storage bank conflicts or other processor conflicts in storage access control.

EXECUTION TIMING (continued) . .

CP00 Instruction Issues from IPI

CPOI Transmit zeros to operand register A
Transmit Xk to operand register B
Clear program reference flag PRF
Clear instruction address stack IAS

CPO2 Integar add front half Transmit P to operand register A

CPO3

Integer add back half
Iransmit operand register A to XJ register
Iransmit integer sum to P register
Iransmit integer sum to RA adder
Iransmit reference flag to SA module

CPOL Lower 8 bits of address to SA module

CP05 Upper 12 bits of address to SA module

CP06 Acknowledge from SA module

CP15 instruction word arrives at IWS

CP16 Read INS to CIW register

CP17 Read CIW to IPT

[0330] [] [(3C)]

This instruction terminates the current program sequence and initiates a new sequence. The P register is cleared and entered with the integer sum of the content of the X register indicated by the J designator and the value of the K designator considered as a 4-bit positive integer. No further instructions are issued from the current instruction word. If the instruction address stack IAS contains an address equal to the new content of the P register, the corresponding instruction word is read to the current instruction word register CIW. If there is no address coincidence in the IAS an instruction fetch is initiated for the new program sequence.

This instruction is intended for use by a subroutine in returning to a calling program. It may also be used as a normal unconditional jump to a computed destination. The k designator is added to the content of the X register to provide a convenient vehicle for passing over error exit instructions when a subroutine is returning to a calling program.

GUE CONDITIONS

X) register is free one clock period after instruction issues

EXECUTION TIMING

Execution lime for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS. Minimum execution time is 20 clock periods if the destination address is not in the IAS. Delays may occur in this latter case due to storage bank conflicts or other processor conflicts in storage access control.

Read INS to CIW register

o and oth register to IPT

0330 1

(3C)

Λ

CP18

5010

0331]]kk | Library routine exit to (X]) + k [set/clear PRF]

[0331] []

(3D)]

This instruction sets or clears the program reference flag PRF. Bit 62 of (X) causes the PRF to be set if it is a "1" or cleared if it is a "0".

This instruction is intended for use by a library routine outside of the object program field. The XJ register contains the return address of the calling object program relative to the object program reference address RA. The k designator is added to the object program return address to provide a convenient vehicle for passing over error exit branch instructions which may be encoded in the object program following the library routine calling instruction. It is ious error exits in the library routine may use different k values to select the various error exit branch instructions

The program reference flag PRF is set by this instruction so that all fure instruction fetches will be relative to RA. The instruction address ack IAS is cleared to avoid possible conflicts between the old library routing addresses which are absolute, and the new object program addresses which are relative.

ISSUE CONDITIONS

X) register is free one clock period after instruction issue

EXECUTION TIMING

Minimum execution time for this instruction is 18 clock periods. Delays may occur in the arrival of the new instruction word at the processor IWS due to storage bank conflicts or other processor conflicts in storage access control.

a pacellan lim_NG (continued)

CP00 Instruction issues from IPT

CP01 Transmit XI to operand register A
Transmit k to operand register B
Set PRF to bit 62 of XI

Clear IAS

CP02 Integer add front half

SPO +

CP03 Integer add back half Transmit Integer sum to P register

Transmit reference flag to storage access control

Lower 8 bits of address to storage access control

Add RA to integer sum

nems "no in 12 bits of address to storage access control

CP06 Acknowledge from storage access control

CP15 Instruction word arrives at IWS

CP16 Pass TWS to CIW register

CP17 Read CIW register to IPT

[(3E)]

This instruction causes the current program address sequence to unconditionally branch to a new program address sequence beginning at the address specified by the value of the K field from the instruction. No further instruction address stack IAS contains an address equal to the new content of the P register, the corresponding instruction word is read to the current instruction word register CIW. If there is no address coincidence in the IAS an instruction fetch is initiated for the new program sequence.

ISSUE CONDITIONS

EXECUTION TIMING

Execution time for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS. Minimum exerution time is 20 clock periods if the destination address is not in the IAS. Delays may occur in this latter case due to storage bank conflicts or other processor conflicts in storage access control.

Transmit reference flag to storage access control Lower 8 bits of address to storage access control Under 12 bits of address to storage access control

0

O

[0332]

[(3E)]

Read IWS to CIW register CP18 CP19 Read CIH register to IPT

Mr colroidence in IAS

Set out of stack flag OSF

Transmit P to IFA register Transmit P to RA adder

Acknowledge from storage access control

Instruction word arrives at IWS

CP04

CP05

CP06

CP07

CP08

CP17

Exchange Exit

[0333] [(3F)]

This instruction causes the current program sequence to terminate with an exchange lump to address (XA) which is the absolute address of an exchange package. The lowest order 5 bits have been removed from (XA) because exchange packages reside in low storage addresses at address multiples of 32.

The] and k designators in this instruction are ignored. address stored in the exchange package in the terminating exchange jump is advanced one count from the address of the current instruction word. This is true no matter which parcel of the current instruction word contains the exchange existinstruction.

٠,

ininiin I Save lower (X)) for n bits

[100X] [3 [(40)] O

This instruction reads a 64-bit operand from the XJ register, forms a mask of (1°s in the lower n bits, 0°s in the upper bits), and performs a bit-by-bit logical product of (XJ) and the mask. The result is entered in the XJ register. A complement the instruction operation is listed below in binary notation.

ISSUE CONDITIONS

X) register is free one clock period after instruction issues X register input path is free two clock periods after issue

EXECUTION TIMING

CPO Instruction issues from IPT Transmit | and n designators to register modules Sat X' reservation flag

CP1 Read (X)) to operand register A
Enter 1's in lower n bits of operand register B
Clear X) reservation flag

CP2 Enter logical product of (A) and (B) in X)

NOTES

Α

1 :01r]]nn |: Plank lower (X)) for n bits

[101X] [] [(44)]

This instruction reads a 64-bit operand from the X) register, forms a mask (1's in the lower n bits, 0's in the upper bits), complements the mask, and performs a bit-by-bit logical product of (X)) and the complemented mask. The result is entered in the X) register. A sample of the instruction operation is listed below in binary notation.

Sample: (64 bits) n = 111100	[<>]					
mask	=	0000	1111 1111	L	• • • • •	1111
complemented mask (XI) initial	=	1111 1011	0000 0000 1100 1010		• • • • •	0000 1101
(X)) terminal	=	1011	0000 0000		•••••	0000

ISSUE CONDITIONS

X) register is free one X-register input pathols free two clock periods after issue

EXECUTION TIMING

- CPO Instruction issues from IPT Transmit J and n designators to register modules Sci Aj reservation flag
- CP1 Read (X)) to operand register A
 Enter 1's in lower n bits of operand register B
 Clear X) reservation flag
- CP2 Er : Spical product of (A) and (B) complement in XI

NOTES

Δ

[102X] [] [(48)]

e.

3

6

25

This instruction reads a 64-bit operand from the XJ register, shifts the poperand left circularly by n bit positions, and writes the word back into the XJ register. In is a 6-bit positive integer operand with the 2-bit idesignator as the upper 2 bits and the k designator as the lower 4 bits. In the example below, the n designator is 000100.

Sample (64 bits): (X)) operand = 10110000.....00000000 (X)) result = 00000000.....00001011

In a left circular shift operation, each bit shifted off the upper end of the 64-bit word is inserted in the lowest order bit position.

This instruction is intended for use in data processing as distinguished from numerical computation, and is used whenever a data word is to be shifted to the left by a predetermined number of places. If the shift count is derived in the execution of a program, instructions 0012 or 0013 should be used.

ISSUE CONDITIONS

X. register is free one clock period after issue X register input path is free three clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

CPO Instruction issues from IPT Set X; reservation flag

CP2 Begin operand shift

CP3 Complete operand shift Transmit operand to XI

NOTES

- - 2. If the operand bits are all 1's or all 0's they are freated in the same mainer as any other bit pattern and the timing is the same as for " minal case.

Д

```
1 103n]]nn | Right shift (X]) by n bits (with sign extension) [ 103X ] [ ] [ (4C) ]
```

This instruction causes the shift unit to read a 64-bit operand from the XJ register to operand register A, shift the operand right with sign extension by n bit positions, and write the word back into the XJ register. n is a 6-bit positive integer operand with the 2-bit 1 designator as the upper 2 bits and the Kullingharor as the lower 4 bits. In the sample operations below the n designators are 111010 and 000011 binary.

```
Sample (04 bits):

(X) operand = 01000000....00000111

(X) result = 00000000....00010000

Sample (64 bits):

(X) operand = 11000000....00100010

(X) result = 11111000....00000100
```

the hold shifted off the lower end of the 64-bit word is discarded and the hest order bit is replaced with a copy of the original operand sign bit.

This instruction is used whenever a data word is to be shifted right with sign extension by a predetermined number of places. If the shift count is derived in the execution of a program, instruction 0012 or 0013 should be used.

ISSUE CONDITIONS

X) register is free one clock period after instruction issues X register input path is free three clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

CP2 Begin operand shift

() CP3 Complete operand shift
Transmit operand to XI

NOTES

Δ

Integer sum of (X)) plus K to X; [11XX]
[]
[(5x)]

This instruction forms the 1's complement sum of the 64-bit operand read from the XJ register and the integer specified by sign extended K. The presult is entered in the XI register. An overflow condition is ignored.

ISSUE CONDITIONS

XI register is free one clock period after instruction issues XI register is free one clock period after instruction issues X register input path is free three clock periods after issue

PEXECUTION LIMING

No execution delays possible after this instruction issues from IPT

CPO Instruction issues from IPT
Transmit | and k designators to register modules
Se X: reservation flag

CP1 Enter (X)) in operand register A
E. .: K in operand register B

CP2 Perform add operation Clear XI reservation flag

CP3 Enter result in Xi

NOTES

[12XX] [] [(6x)]

This instruction forms a 64-bit 1's complement sum of the operands read from the X1 and Xk registers and enters the result in the Xi register. The operands are assumed to be signed integers. An overflow condition is ignored.

This instruction is intended for the addition of integers and is also useful in merging and comparing data fields during data processing.

ISSUE CONDITIONS

XI register is free one clock period after instruction issues XJ register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free three clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

CPO Instruction issues from IPT
Install i, j and k designators to register modules
Set XI reservation flag

CP1 Enter (X) in operand register A Enter (Xk) in operand register B

CP2 Parform add operation Clear XI reservation flag

CP3 Enter result in XI

NOTES

- 1. If the 1 and k designators have the same value, the designated 64-bit appeared is added to itself and the resulting sum entered in the XI register.
- 2. If the i designator has the same value as the 1 designator or the k designator, this instruction becomes a replace add instruction. The initial (XI) is added to the other operand and the result then stored back in the XI register.

[13XX] [] [(7x)]

O

0

O

0

0

This instruction forms the 64-bit 1's complement difference of the operands read from the XI and Xk registers and enters the result of (XI) minus (Xk) In the Xi register. The operands are assumed to be signed integers. An overflow condition is ignored.

This instruction is intended for subtraction of integers and is also useful in comparing data fields during data processing.

ISSUE CONDITIONS

Xi register is free one clock after instruction issues XI register is free one clock after instruction issues Xk register is free one clock after instruction issues X register input path is free three clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

CPG Instruction issues from IPT
Industrial, 1 and k designators to register modules
Set XI reservation flag

CP1 Enter (X)) in operand register A

Complement (Xk) and enter in operand register B

Clear XI reservation flag

CP3 Enier result in XI

NOTES

- 1. If the Joand k designators have the same value, the designated 64-bit operand is subtracted from itself. The result is a positive zero entered in the XI register.
- 2. If the i designator has the same value as the j designator or the k designator, this instruction becomes a replace subtract instruction. The 'nitial (Xi) is read as an operand, and the resulting difference is then stored in the same register.

1 2011]]kk | Floating sum of (X)) plus (Xk) to Xi

[(8x)]

This instruction forms the double precision sum of two floating point operands read from the XI and Xk registers and enters the normalized single precision upper half of the result in the Xi register.

The operands are not rounded in this operation and may or may not be normalized. They are unpacked from floating point format and the exponents compared. The coefficient with the smaller exponent is shifted down by the difference of the exponents so as to align bits of corresponding significance, and a 97-bit adder forms a double precision 1's complement sum. A 48-bit result coefficient is read from the upper half of this sum.

If an overflow of the highest order coefficient bit occurs during the addition process, the result coefficient is displaced one bit and the result exponent is corrected by one count. The upper half result entered in the Xi register is normalized.

This instruction is intended for use in floating point calculations where rounding of operands is not desired. This is the case in multiple precision arithmetic and in calculation involving error analysis.

ISSUE CONDITIONS

XI register is free one clock period after instruction issues XI register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free eight clock periods after issue

EXECUTION FIMING

No execution delays possible after this instruction issues from IPT.

,()

7

(.

D EXECUTION TIMING (continued)

7	CP0	Instruction issues from IPT
 }		Transmit i. I and k designators to register modules Set XJ reservation flag

- CPL Pead (X)) to floating add module FA
 Read (Xk) to floating add module FA
 Compare exponents
 Transmit coefficients to pre-add shift register
- CP2 Select smaller exponent
- CP3 Shift coefficients for bit alignment Transmit coefficients to 97-bit adder
- CP+ Form double precision sum
- CP5 Transmit DP sum to bit position network
- CP6 Determine significant bit position Transmit result to shift network
 - CP7 Perform 95-bit normalize shift Clear XJ reservation flag
 - CP6 Enter upper half of result in XI

Ç

(3)

C

| 21ii]]kk | Floating difference of (X]) minus (Xk) to Xi

This instruction forms the floating point difference of two floating point operards redding the XJ and Xk registers and enters the normalized result of (XJ) minus (Xk) in the Xi register. The result entered in Xi is the upper half of a double precision number.

The operands are not rounded in this operation and may or may not be normalized. (Xk) is complemented. (Xj) and the complemented (Xk) are unpacked from floating point format. The exponents are compared and the coefficient with the smaller exponent is shifted down by the difference of the exponents so as to align bits of corresponding significance. A 97-bit adder then forms a double precision 1's complement sum and a 48-bit result coefficient is read from the upper half of this sum into the XI register together with the result exponent.

If an overflow of the highest order coefficient bit occurs during the addition process, the result coefficient is displaced one bit and the result exponent is corrected by one count.

This instruction is intended for use in floating point calculations where rounding of opeards is not desired. This is the case in multiple precision arithmetic and in calculation involving error analysis.

ISSUE CONDITIONS

XI register is free one clock period after instruction issues XI register is free one clock period after instruction issues Xk register is free one clock period after instruction issues X register input path is free eight clock periods after issue

EXECUTION TIMING

No execution celays possible after this instruction issues from IPT.

@

C

0

 \mathcal{O}

 \mathbf{O}

0

:)

D EXECUTION TIMING (continued)

- CPO Instruction issues from IPT
 Transmit i,) and k designators to register modules
 Sot XI resorvation flag...
 - CP1 Read (X)) to floating add module FA
 Prac complement of (Xk) to floating add module FA
 Compare exponents
 Transmit coefficients to pre-add shift register
- CP2 Select smaller exponent
- CP3 Shift coefficients for bit alignment Transmit coefficients to 97-bit adder
- CP. Form double precision sum
- CP5 Transmit DP sum to bit position network
- CPb Determine significant bit position Transmit result to shift network
- CP/ Perform 96-bit normalize shift Clear XI reservation flag
- CPa Enter upper half of result in XI

1

I 2211)]kk | Floating product of (X)) times (Xk) to Xi

[(xx)]

This instruction multiplies two normalized floating point operands read from the XI and XK registers and enters the result in the XI register. The result entered in XI is the upper half of a double precision product.

The two operands are unpacked from floating point format (the operands are not rounded). The exponents are added to determine the exponent for the result.

The coefficients are multiplied as signed integers to form a 95-bit double precision integer product. The upper half of this product is then extracted to form the 48-bit coefficient for the result. If the double precision product has only 95 significant bits, a 1-bit normalizing shift is performed before extracting the upper half, and the exponent for the result is corrected by one count.

This instruction is intended for use in single and multiple precision floating point calculations. Used together with the 012 instruction, this instruction forms a 96-bit double precision product in two X registers with no loss of precision.

L'SUE CONDITIONS

XI register is free one clock period after instruction issues XI register is free one clock period after instruction issues XK register is free one clock period after instruction issues X register input path is free eight clock periods after issue

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT

[22XX] [] [(Ax)]

EXECUTION TIMING (continued)

CPO Instruction issues from IPT

Fransmit I, J and K designators to register modules

CP1 Transmit (XJ) and (XK) to floating multiply module MA

Proform sign corrections

Separate exponents from coefficients

CP: Firm first 16x48 product

CP3 Form second 16x48 product

CP4 Form third 16x48 product

CP5 Marga the three 16x48 products into 96-bit result register

CPA Fote: upper 48 bits in XI

[23XX] [] [(Bx)]

This instruction causes the current program sequence to terminate and branch backward the number of words specified by the i designator if (X) minus (Xk) is negative, or continue the current program address sequence if (X) minus (Xk) is zero or positive.

If the branch condition (X) < (Xk) is satisfied, the difference of the current contents of the P register and the i designator considered as a 4-bit positive integer becomes the new contents of the P register. No further instructions are issued from the current instruction word. If the instruction address stack IAS contains an address equal to the new contents of the P register, the corresponding instruction word is read to the current instruction word register CIW. If there is no address coincidence in the IAS, an instruction fetch is initiated for the new program sequence.

ISSUE CONDITIONS

X) register is free one clock period after instruction issues Xk register is free one clock period after instruction issues

COTION TIMING

Execution time for this instruction is seven clock periods if the destination address is currently in the instruction address stack IAS. Minimum execution time is 20 clock periods if the destination address is not in the IAS. Delays may occur in this latter case due to storage bank conflicts or other processor conflicts in storage access control. If (X1) * (YK) (branch fall through), execution time is three clock periods.

BRANCH FALL THROUGH

CPAN Instruction issues from IPT

CP01 Transmit (X)) to operand register A Transmit (XK) to operand register B

CrO2 Begin integer add Branch condition not satisfied

CP03 Next Instruction may issue

```
D EXECUTION TIMING (continued)
                                                                         23XX ]
                                                                         (Bx) ]
     ANCH IN STACK
     CPOO
             Instruction issues from IPT
 7
     CP01
             Transmit (X)) to operand register A
             Transmit (Xk) to operand register B
     CPOS
             Integer add front half
             Branch condition satisfied
                                                                                   0
     CP03
             Select P - 1 input to P register
     CP04
             Coincidence in IAS
             Read IWS to CIW register
     CP05
•
    CPOS
             Read CIW register to IPT
  BRANCH OUT OF STACK
    CPOI
             Instruction issues from IPT
     POL
             Transmit (X)) to operand register A
             Transmit (XK) to operand register B .
( )
    CP02
             Integer add front half
                                                                                  0
             Branch condition satisfied
    CP03
             Select P - I input to P register
    UP 04
            NO coincidence in IAS
            Set out of stack flag OSF
                                                                                  0
    CPOS .
            Transmit P to IFA register
            Transmit P to RA adder
            Transmit reference flag to storage access control
    CPD6
            Lower 8 bits of address to storage access control
    CP07
             when 12 bits of address to storage access control
                                                                                  O
    CP08
            Acknowledge from storage access control
    CP17
            Instruction word arrives at IHS
    CP18
            send this to CIW register
                                                                                  0
             Read CIW register to IPT
    P19
```

1

A

3

[(Cx)] [30XX]

This instruction reads a word of data from the object program storage field and enters that word in the XI register. The storage address is determined by adding the sum of (X)) and the K field from the instruction to the object program reference address. This arithmetic is performed in a twos complement mode.

A separate test is made to determine if the value of (X]) + K considered as a 20-bit positive integer is equal to, or greater than, the current object program field length. If this is the case, the object program is interrupted by setting the data field limit flag in the exchange parameter word and an exchange jump is made to the exchange address XA.

ISSUE CONDITIONS

XI register is free one clock period after instruction issues X) register is free one clock period after instruction issues A storage access buffer is available for this processor

EXECUTION TIMING

Minimum execution time for this instruction is 15 clock periods. Dalays may occur in the arrival of the data word at the X register due to storage bank conflicts or other processor conflicts in storage access control.

CP00 Instruction issues from IPT

CP01 Transmit (X)) to operand register A
Transmit K to operand register B

CP02 Integer add front half

CP03 Integer add back half Transmit integer sum to RA adder in IW module Transmit reference flag to SA module

CP04 Lower 8 bits of address arrive at SAC

Cf 05" (" Up()et" 12" bits of address arrive at SAC

CF06 Acknowledge from SAC

CP15 Data word arrives at the X register

O | 3111]]kk | Read data at address (X)) + (Xk) to (X1)

c(F)

)

This instruction reads a word of data from the object program storage field and inters that word in the XI register. The storage address is determined by adding the sum of (XI) plus (XK) to the object program reference address. This arithmetic is performed in a two complement

A separate test is made to determine if the value of (X) plus (Xk) considered as a 20-bit positive integer is equal to, or greater than, the current object program field length. If this is the case, the object program is interrupted by setting the data field limit flag in the exchange parameter word. The storage reference is aborted in this case and an exchange jump is made to the exchange address XA.

ISSUE CONDITIONS

XI register is free one clock period after instruction issues XI register is free one clock period after instruction issues XR register is free one clock period after instruction issues A storage access buffer is available for this processor

EXECUTION ITHING

Minimum execution time for this instruction is 15 clock periods. Delays may occur in the arrival of the data word at the X register due to storage bank conflicts or other processor conflicts in storage access control.

CP00 Instruction issues from IPI

CPJ1 (ransmit (X)) to operand register A Transmit (Xk) to operand register B

CP:2 Integer add front half

CP03 Integer add back half ransmit integer sum to RA adder in IW module Transmit reference flag to SA module

CPC4 | 154 r 8 bits of address arrive at SAC

CP05 Upper 12 bits of address arrive at SAC

CP06 Acknowledge from SAC

opin and arrives at the X register

C

O

()

1 3211]]kk | kkrkkkkk | Store data at address (X]) + K from XI [32XX]
[]
[(Ex)]

This instruction forms an absolute address by adding the address indicated by the sum of (XI) and sign extended K to memory reference address RA from the processor exchange package, and writes one word from the XI register into memory at that absolute address.

If the memory field length FL is exceeded, the memory reference is aborted and an exchange jump is made to the error exit address EEA in the processor exchange package. If a parity error occurs in reading the old data at the indicated memor, address, the error is ignored and the processor operation continues in a normal manner.

This instruction allows a processor to write data into memory from any X register.

ISSUE CONDITIONS

XI register is free one clock period after instruction issues XI register is free one clock period after instruction issues Xk register is free one clock period after instruction issues A storage access buffer is available for this processor

EXECUTION TIMING

No execution relays possible after this instruction issues from IPT.

D []33 1]] KK 1

Store data at address $(X_j) + (X_k)$ from X_i

[33XX] [] [(Fx)]

0

0

0

0

(3)

O

(3

(3

This instruction forms an absolute address by adding the address indicated by the sum of (X) and (Xk) to memory reference address RA from the processor exchange package, and writes one word from the Xi register into memory at that absolute address.

If the memory field length FL is exceeded the memory reference is aborted and an exchange lump is made to the error exit address EEA in the processor exchange package. If a parity error occurs in reading the old data at the indicated memory address, the error is ignored and the processor operation continues in a normal manner.

This instruction allows a processor to write data into memory from any \boldsymbol{x} register.

) ISSUE CONLITIONS

XI register is free one clock period after instruction issues XI register is free one clock period after instruction issues Xk register is free one clock period after instruction issues A storage access buffer is available for this processor

EXECUTION TIMING

No execution delays possible after this instruction issues from IPT.

APPENDIX

Sec.

C ABBRES	INDEX VIATION	PAGE
0	Indicates the contents of the register, address, etc. specified within the parenthesis	
0	uperand register A	
© ©		
e (E)	uperand register B	
) C:H) CP	Current instruction word register Clock period	
Dr DB	Civile approximation functional unit A	
)	Divide approximation functional unit B	
F	4-bit instruction code	1-0
FA FB	Floating add functional unit A Floating add functional unit B	•
FL.	Field length	3

0

0

0

0

0

C

C

A-1

	4-bit X register designator	1-0
I	Lower 2 or 4 bits of 6 or 8 bit instruction codes	1-0
5	On the nuction address stack module	
r.s	Instruction address stack	
IFA	Instruction fetch address	
IPF	Tht:reprocessor interlock flag	
IPŤ	Instruction parcel translator	
IM	Instruction word stack module	
IWS	Instruction word stack	
	•	
		4 0
1	4-bit X register designator	1-0
•	b-bit X register designator	1-0
ĸ	20-011 program constant	1-0
£ .	Section 1.	
MA	Floating multiply functional unit A	
MB	Floating multiply functional unit B	
ММ	Memory bank module	
MTF	Monitor flag	
n	o tit constant ly K	1-0
NS A	Next stack address	
_	,	
	the prograpt flag on overflow/indefinite	

i produce i service i s	Program address register		
. РО : Р1	Processor D		
200	Processor 1		
(p3	Processor 3		
O PRF			
	Program reference flag		
0			
O PA			
- •	Since address in the second se		
O RA	Register module, bits 00-15		
RB	Register module, bits 16-31	,	d
O RC	Paginten modute, bits 32-47.		
O RD	Register module, bits 48-63		C
RF	Record flag	•	G
0			w
SA	Storage access control module A		O
O SAS	Storige address stack		
) C	Storage access control module B		Ĉ
Sh	Storage word stack module		6
SWS C	Storage word stack		
,)			0
XAC	External access control		Ø
) xa	X register specified by i,), or k designators		
XDW	X register data words	1-0	0
Xi	A register specified by I designator	2-13	0
() X) .	X register specified by 1 designator	1-0	
X K	X register specified by k designator	1-0	0
. Ys	A register specified by storage readout	1-0	0
XPR	Exchange parameter register		
XPW	Exchange parameter word		O
	,	2-13	0
, ,	Λ τ		•

 $\langle \rangle$

0

	QUATERNARY	OCTAL	DECIMAL	HEXADECIMAL
E	(a1-b1ts) 0 1 2 3	0 1 2 3	0 1 2 3	0 1 2 3
	11 12 13	4 5 6 7	4 5 6 7	4 5 6 7
rw <mark>ali (20</mark> 15)dan	20 22 23	10- 	8 9 10 11	8 9 A B
	30 31 72 33	- 14 15 	12 13 14 15	C D E F
	100 101 102	20 21 22 23	16 17 18 19	10 11 12 13
	110 111 112 113	24 25 26 27	20 21 22 23	14 15 16 17
	120 121 122 123	30 31 32 33	24 25 26 27	18 19 1A 1B
	131 132 133	34 35 36 37	28 29 30 31	1C 1D 1E 1F
	200 201 202 203	40 41 42 43	32 33 34 35	20 21 22 23
	210 211 212 213	44 45 46 47	36 37 38 39	24 25 26 27
1	220 221 222 223	50 51 52 53	40 41 42 43	28 29 2A 2B

€\$					U
•		54	l4 l4	2	
	•	55	45	2.	0
€.	•	56	46	• •	~
		57	47	2 .	
C		-	• •	•	0
('		6.3	40	3)	
•		5.	4 1	3:	
			v.	32	9
9		• 3	• 1	33	
					^
Ø		4, •	Carlo Ca	34	0
		وغره)	35	
_	• •	55	5. •	3 6	_
and Comment	್ ಪ್ರಾಥಿಕ್ಷ ಕ್ರಮಗಳ ಕರ್	, thethographiae historistic 🗲 🕇 e ileo, illi i seusea	anangan kanan dalapan kangan dangan dang	37	Ø
		7 n			
	3	70 71	2. €	38	
	3.2 3.22	71 72	87	39	O
•	323	73	٠ •	3 A	
`` 4	31.3	13	> •	3 B	_
ine ineg	330	d Carried and sandthine design and the sand	magning of the control of the contro		0
	331	74 ⁻	٠. 🗸	3 C	
	332	75 76	5 ;	3 D	
	333	76	5 k	3 E	Ø
		77	t. 3	3F	
	1000	4.0.0			_
	1100	100	· • • • • • • • • • • • • • • • • • • •	ų (i	0
	1200	120	* •	50	
	1300	140	113	60	
	1000	160	112	70	0
	2000	21.3.5			
Y '	2100	200	123	80	
•		220	144	90	0
	2300	240	163	ÃÕ	
1	2300	260	1/t/	B0	
,	3 n			- -	(0)
	3100	300	136	C O	·
,	3100	320	2 6 8	D8	
."	3200	340	£ 2 4	EU	0
		360	240	FO	·
)	4.0000	•			
¥*	10000	400	255	100	0
		1000	512	200	_
>	30000	1400	7 o d	300	
,	10000			-	0
		2000	1 w : •	400	
)	20000 0 300000	4000	€ 4 4 1	800	
	300000	6000	3476	C 0 0	0
	A DE ANSA	ang x r r − − − − − − − − − − − − − − − − − −		~ ~ ~	•-
1	100000	1,0000	409 6	1000	
	2000100 3100710	20000	a192	2000	O
	371 - 111	30000	12245	3000	~
1				V 4 C C	
4	10000000	40200	10364	4000	O
	200000000	100000	32750	8000	₹4.
!	30000000	140000	49152	C000	
· ()			· • • • •		0
A .	100000000	200000	55536	10000	•
	200000000	400000	131072		
	300000000	600000	1 30008	20000 30000	0
:	1 0 4 0 0 0 0 0 0 0	1000000	29000 A 602144	3 ú 0 0 0	1.7
			(OLX 4 4	40000	
		8-2			()
		0 -			ς, τ

, -				
17.5				
()	e' \$ }	5 4	· · · · · · · · · · · · · · · · · · ·	20
1.1	€ 51	55	¢ _k t _k	20
	r 3.2	, 56	4 t)	2 6
F	73	57	47	2 F
•			• •	
	300	60	4.3	3 Ü
	501	61		31
Q	302		4 9	
~_	303	62	50	32
	303		51	33
0	710			
1,19	310	54	52	34
	311	55	53	35
_	U 4. C.	opp	54	36
0	313	57	55	37 .
	e 9			
	320	73	56	38
()	321	71	57	39
	1 322°	72	58	3 A
	and the second s	transportation of the transport for the designation of the action of the second of the		
	0	/3	• Odnostadni India Odnoviji 59	3 B
, 2	220		•	
	330	74	60	3 C
	331	75	61	3 D
O	332,	76	62	3E
	333	77	63	~ 3 F
_		· · · · · · · · · · · ·		•
()	1000	100	64	40
	1100	120	80	5 U
	1200			
1)	1300	140	96	60
	1340	160	112	70
T.	2010			
.0	30.0	200	128	80
0	2100	220	144	90
	2200	240	160	AO
_	2300	260	176	30
O			2.0	50
	3000	300	192	C 0
	31 10	320	208	
O	3200	340		DO
	3300		224	E O
	3300	360	240	FO
O	4.00.10			
U	10010	400	256	100
	20000	1000	512	200
•••	30000	1400	768	300
\mathcal{O}				
	100000	2000	1024	400
	Su00u0	4000	2048	800
0	3,0010	6000	3072	
		-	3072	C00
	1000000	4 0 0 0 0	4.006	
0	∠ U U U U U U	10000	4096	1000
		20000	8192	2000
	3000000	30000	12288	3000
O	40 .0 -			
73	100,0000	40000	16384	4000
	, 20000000	100000	32768	8000
3	3000000	140000	49152	C 0 0 0
U				5556
	100000000	200000	65536	10000
	20000000	400000		
0	30000000	600000	131072	20000
-	1000000000		196608	30000
	1000016000	1000000	262144	40000

Q

.