

# CDC® ASYNCHRONOUS COMMUNICATIONS LINE ADAPTER

**DU 137-A** 

DU 189-A/B

DU 190-A/B

**DU 191- A/B** 

	REVISION RECORD				
REVISION	DESCRIPTION				
01	Preliminary release				
5/75					
Α	Initial release				
7/75					
В	Final edition				
6/77					
C	Manual revised to improve format and conform to CDC				
9/77	publication standards. Publication change only.				
	This edition obsoletes all previous editions.				
D	Revised to incorporate ECOs 8063, 8139, 8181, 8192, 8208, 8221				
6/78	and 8290. This revision obsoletes all previous editions.				
Е	Revised to incorporate electromagnetic interference cable changes,				
10/79	and Engineering Change Orders 8246 and 8648, and Technical Action				
	Request, 045640. Added configurations DY189-A/B, DY190-A/B, and				
	DY191-A/B.				
	·				
-					
ublication No.	Address comments concerning th				

Revision Letters I, O, Q and X are not used

74700900

© 1975, 1977, 1978, 1979 by Control Data Corporation Printed in the United States of America Address comments concerning this manual to:

CONTROL DATA CORPORATION
Publications and Graphics Division
P. O. Box 4380-P
Anaheim, California 92803

or use Comment Sheet in the back of this manual.

# MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

This manual reflects the equipment configurations listed below.

EXPLANATION: Locate the equipment type and series number, as shown on the equipment FCO log, in the list below. Immediately to the right of the series number is an FCO number. If that number and all of the numbers underneath it match all of the numbers on the equipment FCO log, then this manual accurately reflects the equipment.

EQUIPMENT TYPE	SERIES	WITH FCOs	COMMENTS
DU137-A DU189-A DU189-B DU190-A DU190-B DU191-A DU191-B	01 01 01 01 01 01		
/			
			·
	·		
·			

# LIST OF EFFECTIVE PAGES

New features, as well as changes, deletions, and additions to information in this manual, are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.

PAGE	REV	PAGE	REV	PAGE	REV		PAGE	REV	PAGE	REV
Cover	- 1					۱ſ				
Title Page	- E		1							
1-1	c					П				
1-2	Е		1 1			П				
1-3 1-4	C E		1 1			Ш				· ·
1-5 thru	E		•			Ш				
1-10	С					11				-
2-1 thru						Ш				
2-10 3-1 thru	С									
3-7	Е									
4-1 thru										
4-12 4-13	C E			1						
4-14/4-15	c				İ					
5-1	С									
5-2 thru 5-12	Е									
6-1 thru	E						-			
6-3	С					Ш				
7-1 7-2 thru	С					Ш				
7-2 thru 7-10	Е	·				Ш				
7-11 thru	_	]				Ш				
7-19	D					Ш				
7-20 thru 7-44	Е									
8-1	c									
8-2	D									
8-3 thru	_									
8-9 A-1, A-2	E C	]					-			
B-1	č				-					
Comment	-							l		
Sheet Mailer	-							1		
Cover	-							]		
	- 1	ł								
	- 1					H		1		
							İ			
										İ
									[	
					l		l			
	1				İ					
				`	ļ					
					1					
					İ					
			1					J		
					- 1					
Li		L		1	- 1	1	l	1	: I	1

# **PREFACE**

This manual contains information on operation, maintenance, installation and checkout as well as relevant programming considerations for the CDC Asynchronous Communications Line Adapter DU137-A. The communications line adapter and associated cables are used within the 255X Network Processor Unit.

The DU137-A Communications Line Adapter (CLA) interfaces with different modems, according to the cable set to be selected. The DU189-A/B, DU190-A/B, and DU191-A/B CLAs each consist of a DU137-A circuit card and includes a preselected interface cable set.

The A version and B version 255X cabinets referred to in this manual are described in the system cabinets manual listed below.

The B version cabinets contain electromagnetic interference (EMI) protection.

The manual is intended for use by Customer Service engineers and presumes minimal knowledge of the 255X Network Processor Unit (formerly called host communications processor).

Preventive maintenance and fault isolation procedures to the circuit card level are given and card repair on-site should be limited to emergency conditions only.

The related publications listed below are available through the CDC Literature and Distribution Services, 308 North Dale Street, St. Paul, Minnesota 55103.

Publication Title	Publication Number
255X Network Processor Unit, Hardware Maintenance Manual	60472000
255X Network Processor Unit, Hardware Reference Manual	60472800
255X Host Communications Processor Site Preparation Manual	74641200
Loop Multiplexer and Card Cage DY200-A, DY197-A, Hardware Maintenance Manual	74873938
255X NPU Equipment Cabinets Hardware Maintenance Manual	74873971

# **CONTENTS**

1.	GENERAL DESCRIPTION	1-1	Cable Types	3-1 3-1
Tnt	roduction	1-1	Circuit Card Locations	
	sical Description	1-1	Communications Line Expansion Units	3-1 3-1
		1-1	Card Location Priorities	3-1
	A Characteristics		Card Installation	
-	tem Application	1-1	Cable Installation	3-6
	tures	1-1	Initial Checkout	3-6
	Malf- and Full-Duplex Operation	1-1	Crating and Shipping	3-7
	Code Lengths	1-3		
C	Character Parity Generation/		4	
_	Detection	1-3	4. THEORY OF OPERATION	4-1
	utomatic Answering	1-3		
	Signaling Rate Selection	1-6	Introduction	4-1
	Restraint Signal Detection	1-6	Output Section	4-1
Γ	ata Transfer Overrun	1-6	Bus Buffers	4-1
. I	oopback Test	1-7	Select Output	4-1
M	Modem Interface	1-7	Format Decode	4-1
Fur	ctional Description	1-7	Command Counter	4 - 1
C	perational Concept	1-7	Command Registers	4-2
F	unctional Sections	1-7	Universal Asynchronous Receiver/	
	Input Section	1-7	Transmitter	4-2
	Data Input	1-7	Transmitter	4-3
	Input Error Conditions	1-9	Receiver	4-3
	Output Section	1-9	Output Data Demand	4-4
	Data Output	1-9	Output Data	4-4
	Echoplex Mode	1-10	Output Loop Error	4-5
	Break Generation	1-10	Input Section	4-5
	Loop Error Detection	1-10	Input Available	4-7
	CLA Addressing	1-10	Input Control Logic	4-7
	Master Clear	1-10	Input Control States	4-12
	Modem Interface Section	1-10	Input Multiplexer	4-12
		1-10		4-12
	Speed Generators	1-10	Input Loop Error	4-12
			Character Assembly	
2	ODEDAMION	2 1	Modem Interface Section	4-13
2.	OPERATION	2-1	Modem Strapping	4-13
<b>a</b>	lusia and Tudinalana	0 1	Monitoring	4-13
	trols and Indicators	2-1	Monitor Signals	4-13
	rating Procedures	2-1	Ring Indicator Status	4-14
	gramming Considerations	2-1	Status Read/Write	4-14
	Multiplexing Subsystem Overview	2-2	Data Associated Status	4-14
	ine Frame Formats	2-2	Indicators	4-14
C	Cell and Word Formats	2-3	Speed Generators	4-15
	Addressing Cell	2-3		
	Data Cell	2-3		
	Supervision Cell	2-3	5. DIAGRAMS	5-1
	Status Words	2-4		
	Command Words	2-4	Asychronous CLA - Full RS-232/	
Pro	gramming Notes	2-9	Variable Speed, Logic Diagram,	
P	ACLA Initialization	2-9	74877129	5-2
(	Communications Line Connection	2-9		
]	Input Operation	2-9		
	Output Operation	2-10		
Ι	oopback Test Operation	2-10		
E	Break/Open-Line Detection	2-10	6. MAINTENANCE	6-1
	Restraint Detector	2-10		
_	***		Troubleshooting	6-1
			Special Tools	6-1
3.	INSTALLATION AND CHECKOUT	3-1	Test Equipment	6-1
		- <del>-</del>	On-Line Diagnostics	6-1
Unc	rating	3-1	Off-Line Diagnostics	6-1
	stallation	3-1	Pin Connections and Signals	6-1
	Circuit Card Types	3-1	Card Replacement	6-1

74700900 E ix

7.	PARTS DATA	7-1		A Loop External Test Connector,	
Circ	cuit Card Assembly, ACLA, Full		14	4715600	7-43
RS	5232/Variable Speed, 74447001	7-2			
Cab]	Le Assembly, ACLA to 103A/113		8.	WIRE LISTS	8-1
	odem, 74657700/03	7 <b>-</b> 5			
	le Assembly, ACLA to Terminal,		Wire	List, Cable Assembly, ACLA to	
	1657900	7-11	10	)3A/113 Modem, 74657800	8-2
	Le Assembly, ACLA to 103F Modem, 4658300	7 15		List, Cable Assembly, ACLA to	
	cuit Card Assembly, ACLA, Full	7-15		erminal, 74658000	8-3
RS	3-232/Variable Speed, 74877129	7-20	W T T 6	E List, Cable Assembly, ACLA to D3F Modem, 74658400	8-4
	Le Assembly, Asynchronous RS-232	, 20	Wire	E List, ACLA Loop External Test	0-4
	0 103A/113, 74875756	7-23		onnector, 74715700	8-5
	le Assembly, Asynchronous RS-232			List, Cable Assembly, ACLA to	• •
	Terminal, 74875846	7-27	10	03/113 Modem, 74875756	8-6
Cabl	e Assembly, Asynchronous RS-232	<b>=</b> 23		List, Cable Assembly, ACLA to	
Cahl	o 103F Modem, 74875760 Le Assembly, ACLA to 2028 Modem,	7-31	'I'e	erminal, 74875846	8-7
	1876194	7-35		List, Cable Assembly, ACLA to	0 0
	e Assembly, ACLA to 2028 Modem,	1-33		03F Modem, 74875760 List, Cable Assembly, ACLA to	8-8
74	1874002	7-39	20	2S Modem, (Rev. Chan), 74876194	8-9
	·				
		<b>APPEN</b>	DIXE	S	
A	Closgary				
Α	Glossary	A-1	В	Hexadecimal Conversion Tables	B-1
		FIGU	RES		
1-1	ACLA Circuit Card	1-2	4-1	Loop Multiplexer-to-ACLA	
1-2	ACLA Card Placement	1-3		Interface and Command	
1-3	Location of ACLA and LM			Timing Diagram	4-2
	Card Cage in a NPU Cabinet	1-4	4-2	UART Transmitter Block Diagram	4-3
1-4	NPU System Application	1-5	4-3	UART Transmitter Timing Diagram	4-4
1-5 2-1	ACLA Block Diagram	1-8	4-4	UART Receiver Block Diagram	4-5
2-1	Controls and Indicators, ACLA Card Handle	2-2	4-5	UART Receiver Timing Diagram	4-6
2-2	Loop Cell Structure	2-3	4-6	Input Control (IC2-IC1) States Diagram	4 7
3-1	Typical ACLA Cable Connectors	3-2	4-7	Input Control (ODD, DATA, SUPV)	4-7
3-2	Component Location, Basic NPU	J 2	- ,	Timing Diagram	4-8
	Cabinet	3-4	4-8	Input Control (SUPV only)	1 0
3-3	Component Location, Stand-			Timing Diagram	4-9
2 4	alone Cabinet	3-4	4-9	Input Control (DATA only)	
3-4	Priorities of Loop Multiplexer	2 5	4 7.0	Timing Diagram	4-10
3-5	Interconnection	3-5	4-10	Input Control (ODD only)	
3-3	Typical Grounding Arrangements for B Version Cabinets	3-6	4-11	Timing Diagram	4-11
	TOT B VEISION CADINEES	3-6	4-11	Modem Interface Timing Diagram Speed Generator Timing Diagram	4-14 4-15
			7 12	speed Generator Timing Dragram	4-15
		T A P.			
		TAB	re9		
1-1	Physical Characteristics	1-6		Command Word 4 Format	2-9
1-2	Nonoperating Environmental		3-1	The second secon	3-2
1-3	Requirements	1-6	3-2	DU189-A/B, DU190-A/B, and	
1-3	Operating Environmental	1.6	2 2	DU191-A/B Cable Sets	3-2
2-1	Requirements Switches and Indicators	1-6 2-1	3-3	Cable 10400-1 Signals and Pin Connections	2 2
2-2	Cell Frame Formats	2-1 2-4	3-4	Cable 10400-2 Signals and	3-3
2-3	Addressing Code Format	2-4	J = 4	Pin Connections	3-3
2-4	Data Cell Format	2-4	3-5	Cable 10400-3 Signals and	J J
2-5	Status Word 1 Format	2-5		Pin Connections	3-3
2-6	Status Word 2 Format	2-5	4-1	Strapping Points	4-13
2-7	Command Word 1 Format	2-6	6-1	Loop Multiplexer-to-ALCA	
2-8	Command Word 2 Format	2-6		Interface Signals	6-2
2-9	Code Bits and Reference Frequencies	2 7	6-2		
2-10	Common Baud Rates and	2-7		Signals and Pin	<i>c</i> 3
_ 10	Command Codes	2-8		Connections	6-3
2-11	Command Word 3 Format	2-8			
	Character Length and Parity	_ 0			
	Status Code	2-9			

# **INTRODUCTION**

This section describes the physical and functional characteristics of the asynchronous communications line adapter (ACLA).

The ACLA is an asynchronous data conversion and control device which provides for the connection of asynchronous communications facilities to a communications processor.

# PHYSICAL DESCRIPTION

An ACLA consists of integrated circuits and components mounted on an 11- by 14-inch (279.4 by 355.6 mm) circuit card as shown in figure 1-1. Two complete, identical ACLAs are contained on one card. The rear edge of the card contains two 102-contact tab connectors, extending the full length of the card. When the card is inserted in its card cage, these tab connectors engage the cage backpanel to provide signal paths between the ACLAs and their interfacing element in the multiplexing subsystem, the loop multiplexer.

The card is reinforced and protected with a metal frame which is riveted to the ACLA card. The front surface (card handle) provides an accessible mounting surface for the switches, indicators, cable connectors, and identification labels. The card handle when installed forms a cover to assure that cooling air is contained within the card cage. Two plastic ejectors on the handle facilitate removal of the card from the card slot.

Two pair of hexadecimal switches permit address selection of each ACLA and four signal indicators show when signals are passing through the ACLA. Two 25-pin connectors on the card handle provide the connection for ACLA-to-terminal/modem signal cables. Two toggle switches permit enabling or disabling of the input-available signal from the ACLA to the loop multiplexer.

All ACLA circuit cards are installed in a CLA and loop multiplexer card cage assembly, which also contains one or two loop multiplexer circuit cards, as shown in figure 1-2. The cage assembly provides 16 positions (card slots) for communications line adapters; an ACLA may reside in any position. Figure 1-3 shows the placement of ACLAs in a 2550 Series Network Processor Unit (NPU).

Figure 1-4 illustrates the use of a communications line expansion (CLE) unit. When more than 16 CLA cards are required or the number of communications lines exceeds 32,

a CLE unit may be used. The first CLE is used for expansion beyond 16 cards or 32 lines. A second CLE allows expansion beyond 32 cards or 64 lines with a third CLE permitting expansion to 64 cards or 128 lines. Each CLE consists of one or two loop multiplexers and required power and cooling assemblies.

# **ACLA CHARACTERISTICS**

A summary of the physical specifications for the ACLA are given in table 1-1. Nonoperating environmental requirements for the ACLA are given in table 1-2, and operating environmental requirements are listed in table

#### SYSTEM APPLICATION

The loop multiplexer, multiplex loop, multiplex loop interface adapter, and all of the CLAs make up the multiplexing subsystem.

The multiplexing subsystem hardware elements function as follows:

- Communications line adapters (CLAs)
   provide data conversion and control
   between the loop multiplexer and com munications lines that are connected
   to the customer-supplied terminals or
   modems.
- The loop multiplexer provides a multiplexed path between a group of CLAs and the multiplex loop.
- The multiplex loop interconnects several loop multiplexers and the MLIA, residing in the communications processor.
- The multiplex loop interface adapter (MLIA) provides the hardware interface between the multiplex loop and the processor.

A sample system application is shown in figure 1-4, which is for illustrative purposes only; it does not necessarily represent a typical nor practical configuration.

# **FEATURES**

#### HALF- AND FULL-DUPLEX OPERATION

The ACLA can be operated in either the halfor full-duplex mode. The request-to-send function is under program control. For half-duplex operation, it can be turned on




Figure 1-1. ACLA Circuit Card




Figure 1-2. ACLA Card Placement

or off independent of other ACLA commands to switch the modem between transmit and receive modes. Also, the input section can be disabled while in transmit mode to avoid receiving back what is being sent. For full-duplex operation, a request-to-send signal is generally left on by program control and the input section continuously enabled.

#### **CODE LENGTHS**

The ACLA can receive or transmit 5-, 6-, 7-, or 8-bit characters. A parity bit may also be added. Stop bit duration can be 1, 1.5, or 2 units in length. Character length, parity bit, and stop bit duration are all selected by program commands.

#### **CHARACTER PARITY GENERATION/DETECTION**

As a software option, the ACLA can be commanded to check input for and generate output with odd, even, or without character

parity. When a character is received with incorrect parity, parity-error-status is sent to the processor coincident with the character.

#### AUTOMATIC ANSWERING

The ACLA may be used with modems capable of automatic answering. Upon receipt of a call, the local modem sends a ring-indicator signal to the ACLA, which in turn reports ring-indicator status to the processor. If the software had previously activated dataterminal-ready (DTR), the modem answers the call after one ring. If DTR is not on, the modem does not answer the call until the software issues a command to turn on DTR. Thus, the software may precondition DTR on and calls are answered when received, or DTR can be left off and the software decides, upon receipt of ring-indicator status, whether to answer the call or not.




Figure 1-3. Location of CLA and LM Card Cage in NPU Cabinet




Figure 1-4. NPU System Application

TABLE 1-1. PHYSICAL CHARACTERISTICS

Characteristics	Value
Dimensions	
Length Width Thickness	14 in. (356 mm) 11 in. (279 mm)
with card handle card only	0.9 in. (23 mm) 0.063 in. (1.6 mm)
Weight	1.6 lb (0.73 kg)
Power Requirement Consumption Logic voltages	13.6 watts +5.0 ±0.25 V 2.00 amp; +12.0 ±0.50 V 0.15 amp; -12.0 ±0.50 V 0.15 amp

TABLE 1-2. NONOPERATING ENVIRONMENTAL REQUIREMENTS

Parameter	Requirement
Altitude	1000 ft (305 m) below sea level to 15,000 ft (4575 m) above sea level
Temperature	-30°F to +150°F (-35°C to +66°C)
Thermal Shock	+80°F to -30°F (+27°C to -35°C) or +80°F to +150°F (+27°C to +66°C) (rate of change not to exceed 20°F (11.1°C) per hour)
Humidity	5% to 95% (no conden- sation)
Shock	18 impacts of $5g \pm 10\%$ for a duration of $11 \pm 1$ msec, with a maximum g occuring at 5.5 msec.
	3 impacts in each direc- tion along 3 major axes
Vibration	Peak displacement ±0.005 in. at 5 to 60 Hz, and acceleration of 2g at 60 to 500 Hz as packed for shipment

TABLE 1-3. OPERATING ENVIRONMENTAL REQUIREMENTS

KEQUINEMENTO				
Parameter	Requirement			
Altitude	1000 ft (305 m) below sea level to 6000 ft (1830 m) above sea level			
Temperature	Recommended: +72°F (+22°C) (ambient temp- erature for 255X Series system)			
Humidity	Continuous operation at 90% relative humidity and 104°F(40°C). No operational condensation requirements. Excursion rate: not to exceed 10% per hour			
Particulate Contamination	Range 3			
Caustic Chemical Environment	Not allowed			

#### SIGNALING RATE SELECTION

The ACLA can operate at any of the standard signaling rates: 75, 110, 134.5, 150, 300, 600, 1200, 2400, 4800, and 9600 baud. Other rates are also available. The signaling rate is selected by program command and can be different for transmit and receive.

# RESTRAINT SIGNAL DETECTION

The ACLA provides the necessary interface for operating with an AT&T 811B Auxiliary Data Set used for TWX network connections. When the 811B detects a restraint condition from the TWX central office equipment, it activates a restraint-detection signal to the ACLA, causing the ACLA to suspend data transmission.

#### **DATA TRANSFER OVERRUN**

The ACLA generates data-transfer-overrun status bit if it assembles a new character before a previously assembled character has been transferred to the processor.

#### LOOPBACK TEST

On-line maintenance and checkout of the ACLA can be performed by use of the loopback test feature. When the ACLA receives a loop-internal-test (LIT) command from the processor, data from the output section is routed directly to the input section. Also, modem control signal lines (e.g., requestto-send) are routed back to appropriate modem status lines (e.g., clear-to-send). The loopback test mode allows testing of all ACLA sections except the modem interface (level conversion) circuits.

#### MODEM INTERFACE

The ACLA provides full interface with EIA RS-232-C and CCITT Recommendation V.24 standard signal levels at variable speeds. In addition to the normal data signals, the following control signals are accommodated:

- Request to send
- Clear to send
- Data set readv
- Data terminal ready
- Data carrier detector (Received line signal detector)
- Ring indicator
- Restraint detector
- Originate mode
- Local mode
- Secondary request to send Secondary data carrier detector Terminal busy

# **FUNCTIONAL DESCRIPTION**

### OPERATIONAL CONCEPT

The ACLA is a functional element of a demand-driven loop multiplexing subsystem. Figure 1-4 shows the interrelationship of the other functional elements of the subsystem.

The multiplex loop gathers input data and status from, and distributes output data and control to, many communications line adapters (CLAs). CLAs gain access to the multiplex loop through a loop multiplexer. The loop multiplexer allows a group of CLAs to access the multiplex loop through a single attachment point. It is essentially a passive device.

Both ends of the multiplex loop terminate at the multiplex loop interface adapter (MLIA), a control unit attached to the processor's input/output and direct memory access channels. The MLIA controls the operation of the multiplex loop, and transfers data and supervision between the loop and the processor. For more detailed information on the operation of the multiplexing subsystem, refer to the 255X Series HCP/NPU Hardware Reference Manual.

The ACLA assembles data character in its input section and disassembles them in its output section. On input, it converts serial data to parallel data, assembling the serial data at the signaling rate of the communications facility and transferring the data to the loop multiplexer. On output the ACLA functions as a parallel-toserial converter, receiving the data characters from the loop multiplexer and outputting them serially at the signaling rate of the communications facility. data paths of the ACLA are shown in figure 1-5.

#### **FUNCTIONAL SECTIONS**

The ACLA consists of four functional sections: input, output, speed generators, and modem interface.

The input section receives serial data from the communications line and converts it to parallel format for input to the processor. The input section also monitors the data transfer process and communications facility (via the modem interface section) and reports status to the processor.

The output section converts parallel data from the processor to serial form for transmission to the communications line. The output section also accepts commands from the processor, which are used to control the data transfer process and communications facility.

The transmit and receive speed generators supply separate clock sources to the ACLA to operate at various baud rates. Each generator, under program control, can select one of four reference frequencies (provided by the loop multiplexer or special option) and divides it to produce the clock signals needed by the ACLA. All commonly used baud rates can be accommodated.

The modem interface section contains circuits that convert the electrical interface signals required by the communications facility (e.g., modem) to levels compatible with the internal ACLA logic. The ACLA interfaces with communications facilities that conform to EIA Standard RS-232-C or CCITT Recommendation V.24 interface standards and operates with modems compatible with AT&T 103, 113, and 202 Data Sets and CDC 358-1 transceiver. It operates at variable input and output speeds up to a maximum of 9600 bps.

#### Input Section

# DATA INPUT

The input section of the ACLA may be set, via a command through the loop multiplexer, so that it ignores all inputs on the data line. Data assembly occurs only if the ACLA has received a command instructing it to monitor the input data line.




Figure 1-5. ACLA Block Diagram

Following initialization by the processor, the ACLA monitors the input data line for a mark (negative voltage) to space (positive voltage) transition. Upon detection of the mark-to-space transition, the ACLA initiates input character timing and ensures that a valid character start bit is present. If the input data line is found to be of a marking condition at one-half bit time after the beginning of the start bit, the ACLA resets its character timing and halts character assembly. If the data line is still at a spacing condition, the timing continues running until the incoming data character is assembled and transferred to the storage buffer in preparation for transfer to the loop multiplexer. At this time, the ACLA sets input available (IAV) which notifies the loop multiplexer that data is ready to be accessed. The ACLA does not transfer the received parity bit to the loop multiplexer when checking parity, but does transfer all bits received when not checking parity.

#### INPUT ERROR CONDITIONS

The ACLA uses three methods of error checking to ensure the integrity of the incoming data. This is to insure that no data is lost or transferred in error without a report being made to the software. Via command from the processor, the ACLA can be instructed to check for either even or odd character parity or to ignore character parity. Upon detection of a character parity error, input-available signal to the loop multiplexer is set and the parity-error-status (PES) bit is set to a 1 in the status buffer.

The second method of error checking is the framing error which is also used to detect a break condition. To assure that the incoming character is valid, the ACLA checks to see if a valid stop bit is present. If the data line is at spacing condition in the middle of the first stop bit, input-available to the loop multiplexer sets and the framingerror-status (FES) bit is set to a one in the status buffer. Following detection of a framing error, the ACLA ceases to record the information on the data line until it sees a mark-to-space transition on the data line. The data-line-monitor command from the processor can be used to force this condition. The break condition (one or more character-times of spacing) is detected by the reporting of a null character and framing error by the ACLA for each character time of break. To determine the length of the break condition, the program issues the data-linemonitor command to cause the ACLA to monitor the data line for one more character time. When a break condition has been determined to exist, the program may periodically interrogate the ACLA to determine the condition of the data line with the use of data-line-monitor. FES is

monitored and reported regardless of the state of input-on signal as long as input-status-on is logic 1.

When assembling characters, a previously assembled data character is held in the transfer buffer until the next data character is assembled. If the character in the transfer buffer has not been accessed by the loop multiplexer by the time the new character is assembled, the previous character is erased and the new character set into the buffer; input-available is set and the data-transfer-overrun (DTO) bit is set to 1 in the status buffer. The input section does not store more than one data character.

#### **Output Section**

#### DATA OUTPUT

The ACLA output section receives commands and parallel data from the processor via the LM and transfers the data in serial form to the modem at a signaling rate determined by an internal timing source.

The output section of the ACLA is presented with an address and a select signal. If the address corresponds to the settings of the address switches, the ACLA recognizes commands and/or data received at the output bus.

Any combination of commands and data can be received by the ACLA; however, the ACLA can receive no more than one character at a time and process no more than two characters at a time. These commands must be contiguous.

Commands consist of the appropriate format bits and 8 bits of information. When a command is received, the 8 information bits are loaded into the command 1 register. In the same manner, the second, third, and fourth commands are stored in their appropriate registers. These commands are used to determine word length, parity, mode, and the state of the modem control lines.

Before the initiation of transmitting data, the ACLA must be programmed to include: 5, 6, 7, or 8 bits of data; even, odd, or inhibited parity; and 1 or 2 stop bits. Asynchronous transmission requires that the ACLA add a start bit to the beginning of each character and parity and stop bits to the end.

When the processor is ready to output data, it sends the output-on (OON) command to the ACLA. Upon receipt of the OON command and if CTS is active from the modem, the ACLA generates output-data-demand (ODD), which in turn causes input-available (IAV) to be set. The LM responding to the IAV, selects the input side of the ACLA, picking up the ACLA address with the ODD bit set, and forwards it to the processor. The processor reacts to this ODD by sending

the first data character to the ACLA. The ACLA is inhibited from generating ODDs if any one of the following conditions are mat: clear-to-send (CTS) signal from the modem is inactive; restraint detector from the modem is active; or OON is inactive.

Data received by the ACLA is loaded into the transmitter holding register by the output strobe signal and then into the transmitter shift register in preparation for a serial transmission on the transmit data line. This transference of data from the holding register to the shift register causes an ODD to be generated, which is forwarded to the processor, informing the processor that the ACLA can accept another character. If another data character is not received by the ACLA before completion of the serial transmission of the character in process, the transmit data line remains in the marking condition.

#### ECHOPLEX MODE

Upon receipt of a command, the ACLA can route the data received from the modem back to the modem while accomplishing normal processing of the incoming data.

#### BREAK GENERATION

Following the receipt of a break command, the ACLA places the transmit-data line at a constant spacing condition. This condition continues until a command is received to turn break command to off.

#### LOOP ERROR DETECTION

The ACLA monitors two error lines from the loop multiplexer for the reporting of errors on the loop. One line indicates errors on the input loop while the other indicates errors on the output loop. The ACLA reports input error status if the input line toggles true during an input select or output error status if the output line toggles true during the output select.

#### CLA ADDRESSING

Each CLA may be one of 32 CLAs attached to the loop multiplexer backplane. In order to increase efficiency, many of the signals coming to the ACLA are bus organized. Because of this, each ACLA must be capable of generating an 8-bit address on input frames and recognizing the same 8-bit address on output frames. Figure 1-5 shows the data interchange between the ACLA and the loop multiplexer.

#### MASTER CLEAR

When the master-clear (MCL) signal originating at the LM attains a logic 1 condition, the ACLA is set to an idle state; all bits of command word 1, break and ISON bits of command word 2, and ECHO and LIT bits of command word 3 are set to a logic 0; in addition, the transmit and receive shift register, receive storage buffer, framing-error status, parity-error status, and data-transfer-overrun status are reset. The transmit-data line sets to a marking condition. Input-loop-error, output-loop-error status, and ODD are not reset. MCL must be active a minimum of 30 microseconds before the ACLA is guaranteed to be in the idle condition.

#### Modem Interface Section

The modem interface section of the ACLA provides the level conversion logic to make the ACLA compatible with the signal levels of the modem. This section of the ACLA also monitors the modem status lines for a change of condition: either a logic 1-to-0, or 0-to-1 transition. When a change occurs, status is reported to the processor. An exception of this procedure is that the ring-indicator signal only triggers a status report on a logic 1-to-0 transition.

Via command from the processor, the ACLA can route the transmit data back to the input data assembly logic to test the data handling logic. The ACLA also returns the modem control signals to the modem monitor lines to verify operation of the modem interface circuits. The ACLA displays the condition of four RS-232-C interface lines via lights located on the card handle.

#### **Speed Generators**

The receive and transmit sections of the ACLA require clock sources that have a frequency 16 times the desired baud rate. The ACLA provides a receive or a transmit speed generator that selects one of four clock frequencies, divides it by a predetermined number between 1 and 16, and applies the quotient to the respective receive or transmit section of the ACLA. The speed generators function identically but are controlled by the processor independently through use of command words 2 and 4.

**OPERATION** 

This section provides information on control, setup, and operation of the ACLAs as well as program control. The format of address, data, status and command (supervision) information flowing through or used by the ACLA is treated and descriptions of the various status and command bits are included.

# **CONTROLS AND INDICATORS**

The controls and indicators consist of four modem light-emitting diode (LED) indicators, two thumbwheel address switches and an enable/disable toggle switch for each ACLA. Each address switch has a total of 16 different positions (hexadecimal); thus each pair of switches can be set to a total of 256 (16 times 16) different settings. The numerals 0 thru 9 and the letters A thru F are used to display the 16 possible settings for each switch. The upper thumbwheel switch in each pair represents the most significant digit.

Functionally, the address switch settings are encoded as an 8-bit binary address. Each ACLA in the user's system must be set to a unique address by means of the address switches. The communications processor receives data from or transmits to an ACLA based on the setting of its address switches; this routing of data is independent of the location of an ACLA card in its card cage.

The CLA1 and CLA2 enable/disable switches, when in the OFF position, disable the associated ACLA. This effectively cuts off all input from the ACLA to the processor. The switches should be at OFF while address switches are changed if the card is plugged in and the system is operating. The switches are set to the on position only after the card has been inserted and the proper address selected. The names and functions of all ACLA switches and indicators are listed in table 2-1. The switches and indicators are shown in figure 2-1.

# **OPERATING PROCEDURES**

Operation of the ACLA is automatic, and no operator action is required.

#### PROGRAMMING CONSIDERATIONS

The following programming reference information for the ACLA does not contain specific procedures for constructing an actual program. To prepare a program to control the ACLA requires detailed knowledge of the operation of the multiplexing subsystem elements, the multiplex loop interface adapter, multiplex loop, and loop multiplexer. The information required may be found in the network processor unit hardware reference manual.

TABLE 2-1. SWITCHES AND INDICATORS

Name	Display/Status	Function
Address switches	Two hexadecimal digits	Designation of ACLA at setting displayed in hexadecimal code (00 to FF). The top switch is most signif-
		icant digit; bottom switch is least significant digit.
CLA(1 or 2)/OFF switches	OFF/on	Logical disconnection of the input- available signal to the LM from each ACLA
Modem indicator SD	Blinking/off	Blinking, indicates ACLA sending data to modem
Modem indicator RD	Blinking/off	Blinking, indicates ACLA receiving data from modem
Modem indicator RTS	Lighted/off	Lighted, indicates request-to-send from ACLA is active
Modem indicator DSR	Lighted/off	Lighted, indicates data-set-ready from modem is active




Figure 2-1. Controls and Indicators,
ACLA Card Handle

#### MULTIPLEXING SUBSYSTEM OVERVIEW

The processor communicates with a CLA via the multiplex loop. The multiplex loop consists of two independent loops, the input loop and the output loop. The input loop carries output data demands, input data, and supervision (status) from the ACLA to the processor. The output loop carries output data and supervision (commands) from the processor to the ACLA.

Information is transferred serially bit by bit on the loops. Loop cell structure is shown in figure 2-2. Every twelfth bit is a cell frame marker that defines a 12-bit loop cell. The cell frame marker is followed by a cell identification field (three bits), which defines the contents of the remaining field (8 bits) of the cell. The loop multiplexer receives information from the output loop and presents the cells in parallel form to the CLA (an 11-bit interface is used; the cell frame marker bit is deleted). Similarly, the ACLA transfers cells (11 bits) to the loop multiplexer, which presents them serially (and adds the cell frame marker bit) to the input loop.

A line frame is a group of contiguous loop cells related to a particular ACLA. The first cell of a line frame contains the address of the CLA and the last cell contains a cyclic redundancy check (CRC) character. Other cells within the frame may contain data and/or supervision (status or commands). All cells are passed unmodified between the multiplex loop and the CLA, except the check character which is removed from the output loop and added to the input loop by the loop multiplexer.

# LINE FRAME FORMATS

The ACLA uses the following general line frame format on the input loop:

ACLA	Input	Status	Status	CRC
Address	Data	Word 1	Word 2	Character

The ACLA address cell is always present and may contain an active output data demand bit. The data cell may appear next and contains input data. Two supervision cells may also follow and contain status word 1 and status word 2. If any status is to be reported, both status words always appear. The CRC (cyclic redundancy check) character is added by the loop multiplexer and does not concern the ACLA.

The following general line frame format is required by the ACLA on the output loop:

			Command	
Address	Data	Word 1	Word 2	Character




Figure 2-2. Loop Cell Structure

The ACLA address cell is always present. Either the data cell or command words may appear next. The data cell contains output data. From one to four supervision cells may appear and contain command words 1, 2, 3, and 4. Allowable combinations of command words are: none; 1; 1 and 2; 1, 2 and 3; or 1, 2, 3, and 4. The CRC character is removed by the loop multiplexer before being transferred to the ACLA.

#### **CELL AND WORD FORMATS**

The formats of the various word types used within the ACLA are presented in table 2-2. Processor word and loop multiplexer cell bit position identifications are shown in the table. These are for reference only and are of no real concern to the ACLA. Within the loop multiplexer and processor, each word consists of 12 bits. As noted earlier, however, bit position 0 of the LM is a cell frame marker used for loop timing. This bit is not employed within the ACLA as noted by each X in the table.

The rightmost 8 bits (Il thru I8) of the LM cell contain information while the leftmost 3 bits (Fl thru F3) contain a code defining the type of information included in Il thru I8. These codes, which are shown in the table, designate the information as the ACLA address, data, an ACLA status report to the processor, or a command from the processor.

#### Addressing Cell

Each ACLA is designated by a different 8-bit binary address, as set by the hexadecimal address switches on the ACLA card handle. Thus, when data, input-supervision, or output-data-demand signals are presented to the loop multiplexer from the ACLA, the

first operation of the ACLA is to present its particular address.

Data or output supervision presented to the ACLA from the LM is preceded by an address. The ACLA compares this address with the internally preset address. If the two agree, the ACLA accepts the data or supervision. The addressing code format is shown in table 2-3. The mnemonics OF, IO, IF and II represent output format, information output, information format and information input, respectively.

In table 2-3 bit position IF3 is the outputdata-demand bit in the address code. When the address is presented to the LM from the ACLA, the bit is a logic 1 if an ODD is present, and is a logic 0 if no ODD is present. This bit must be a logic 1 in an output loop address cell (OF3).

Address position Al is the most significant bit and A8 is the least significant bit in the binary coded address.

#### Data Cell

The data cell transfers information into or out of the ACLA via the loop multiplexer. The data cell format is presented in table 2-4. Bit Dl is always the first bit received from or transmitted to the modem by the ACLA.

#### **Supervision Cell**

The supervision cell on output gives information to the ACLA in the form of commands. On input this cell gives information to the processor in the form of status words from the ACLA.

TABLE 2-2. CELL FRAME FORMATS

Word/Field Type					Ві	t Po	siti	on.			. "		Flow
Processor Word	11	10	9	8	7	6	5	4	3	2	1	0	
LM Cell	0	1	2	3	4	5	6	7	8	9	10	11	
Information Field Identification Field	X	F1	F2	F3	11	12	13	14	15	16	17	18	
Address ID Field	Х	1	1	+	-		A	ddre	ss—				LMACLA
Data ID Field	Х	1	0	0	_			Data					LM - ACLA
Status ID Field	х	1	0	1	-		— s	tatu	s			-	ACLA ——LM
Command ID Field	X 1 0 1 Command LM ACLA												
<sup>†</sup> This bit is the outpu	t dat	a de	mand	(00	D) d	urin	g an	add	ress	tra	nsfe	r to	the LM.

TABLE 2-3. ADDRESSING CODE FORMAT

Loop Cell Bit Position	В0	Bl	В2	в3	в4	В5	В6	В7	в8	В9	B10	B11
LM to ACLA Interface		OF1	OF2	OF3	IOl	102	103	104	105	106	107	108
ACLA to LM Interface		IF1	IF2	IF3	IIl	II2	II3	II4	II5	II6	II7	II8
Bit Content		1	1	0/1	Al	A2	A3	A4	A5	A6	A7	A8

TABLE 2-4. DATA CELL FORMAT

В0	Bl	В2	В3	В4	В5	В6	В7	В8	В9	В10	B11
$\Lambda$	OF1	OF2	OF3	IOl	102	IO3	104	I05	I06	107	108
	IFl	IF2	IF3	IIl	II2	II3	II4	II5	II6	II7	II8
	1	0	0	D8	D7	D6	D5	D4	D3	D2	Dl
	1	0	0	0	D7	D6	D5	D4	D3	D2	Dl
1 \	1	0	0	0	0	D6	D5	D4	D3	D2	Dl
1 \	1	0	0	0 .	0	0	D5	D4	D3	D2	D1
	ВО	OF1	OF1 OF2 IF1 IF2 1 0 1 0 1 0	OF1 OF2 OF3 IF1 IF2 IF3 1 0 0 1 0 0 1 0 0	OF1 OF2 OF3 IO1 IF1 IF2 IF3 II1 1 0 0 D8 1 0 0 0 1 0 0 0	OF1 OF2 OF3 IO1 IO2 IF1 IF2 IF3 II1 II2 1 0 0 D8 D7 1 0 0 0 D7 1 0 0 0 0	OF1 OF2 OF3 IO1 IO2 IO3 IF1 IF2 IF3 II1 II2 II3 1 0 0 D8 D7 D6 1 0 0 0 D7 D6 1 0 0 0 D6	OF1 OF2 OF3 IO1 IO2 IO3 IO4 IF1 IF2 IF3 II1 II2 II3 II4 1 0 0 D8 D7 D6 D5 1 0 0 0 D7 D6 D5 1 0 0 0 D D6 D5	OF1 OF2 OF3 IO1 IO2 IO3 IO4 IO5 IF1 IF2 IF3 II1 II2 II3 II4 II5 1 0 0 D8 D7 D6 D5 D4 1 0 0 0 D7 D6 D5 D4 1 0 0 0 0 D6 D5 D4	OF1 OF2 OF3 IO1 IO2 IO3 IO4 IO5 IO6 IF1 IF2 IF3 II1 II2 II3 II4 II5 II6 1 0 0 D8 D7 D6 D5 D4 D3 1 0 0 0 D7 D6 D5 D4 D3 1 0 0 0 D7 D6 D5 D4 D3	OF1 OF2 OF3 IO1 IO2 IO3 IO4 IO5 IO6 IO7 IF1 IF2 IF3 II1 II2 II3 II4 II5 II6 II7 1 0 0 D8 D7 D6 D5 D4 D3 D2 1 0 0 0 D7 D6 D5 D4 D3 D2 1 0 0 0 0 D6 D5 D4 D3 D2

<sup>&</sup>lt;sup>†</sup>For a 9-bit character the additional bit is a parity check bit. This is handled internally and does not appear at the ACLA/LM interface; consequently, only 8 bits are shown in this table.

#### STATUS WORDS

Most status changes, error conditions, or a status request command cause status to be reported, and two characters are sent to the processor. The status word 1 and status word 2 formats are shown in tables 2-5 and 2-6, respectively. In both tables a logic 1 indicates that the associated modem signal or status condition is active (on), and a logic 0 indicates that the condition is not active (off).

# COMMAND WORDS

The command words are instructions from the processor in the form of command words 1, 2, 3 and 4, which must be received in sequence. For example, words 1 and 2 must be received before word 3, and word 2 must always be preceded by command word 1. However, command word 1 can be received as a single word command. Formats for command word 1 and command word 2 are shown in tables 2-7 and 2-8. A logic 1, in the position indicated, activates the associated signal, while a logic 0 deactivates the signal. The commands operate independently of each other.

Loop Cell Bit Position	в0	Bl	В2	В3	В4	В5	В6	в7	в8	в9	B10	B11
ACLA to LM Interface		IFl	IF2	IF3	II1	II2	II3	II4	115	116	II7	118
Bit Content		1	0	1	CTS	DSR	DCD	RI	SDCD		ILE	OLE

CTS - Clear-to-send. This status bit indicates the state of the clear-to-send modem signal. When active, it indicates the modem is ready to accept data from the ACLA. It must be active to enable data output from the CLA. If this signal changes from a logic 1 to a logic 0 during character output, the current character is completed and the transmit-data line is set to marking condition. A change of state of this signal does not cause status to be reported.

DSR - Data-set-ready. This status bit indicates the state of the data-set-ready modem signal. When active, it indicates that power is applied to the modem and that it is connected to the communications line. Any change of state of this signal causes status to be reported.

DCD - Data-carrier-detect. This status bit indicates the state of the receive-line-signal-detect modem signal. When active, it indicates that a carrier signal is being received by the modem. Any change of state of this signal causes status to be reported.

RI - Ring-indicator. This status bit is set and status reported each time the modem ring-indicator signal goes from an on state to an off state. This indicates that the modem is receiving an incoming call from a remote station. The status bit is reset when the status words are sent to the processor.

SDCD - Secondary-data-carrier-detector or secondary-received-line-signal detector. This status bit indicates the state of the secondary data-carrier-detector signal from the modem. This signal is used to indicate circuit assurance status or to signal an interrupt. Any change of state of this signal causes status to be reported.

ILE - Input-loop-error. When set to a 1, the bit indicates that the LM has detected a loop error while the ACLA was using the input loop. This status is reset when the status words are sent to the processor.

OLE - Output-loop-error. When set to a l, this bit indicates that the LM has detected a loop error while the ACLA was using the output loop. This status is reset when the status words are sent to the processor.

TABLE 2-6. STATUS WORD 2 FORMAT

Loop Cell Bit Position	В0	Bl	В2	в3	В4	.B5	В6	в7	В8	В9	В10	В11
ACLA to LM Interface		IF1	IF2	IF3	IIl	II2	II3	II4	II5	II6	II7	II8
Bit Content		1	0	1	PES	DTO	FES					

PES - Parity-error-status. This status is generated when the ACLA has been instructed to check for even or odd character parity and a character is received with incorrect character parity. The status always appears in the same line frame as the character. This status is reset when the status words are sent to the processor.

DTO - Data-transfer-overrun. This status is generated by the ACLA when it has a data character that is ready for transfer to the LM before the LM has accepted the previously assembled character. The previously assembled character is lost. This status is reset when the status words are sent to the processor.

FES - Framing-error-status. This status is posted by the ACLA when a character is received from the modem without the presence of a stop bit. The status always appears in the same line frame as the character. This status is not reset until another character with proper stop bit is received.

#### NOTE

FES can be set independently of the state of the ION (input-on) command. The character received that caused FES is always transferred. See Programming Notes for use of FES in break detection.

Loop Cell Bit Position	В0	В1	В2	в3	В4	В5	В6	В7	В8	В9	в10	B11
LM to ACLA Interface		OF1	OF2	OF3	101	IO2	103	104	I05	106	I07	108
Bit Content		1	0	1	RTS	SRTS	ОМ	LMA	DTR	TB	ION	OON

RTS - Request-to-send. A logic 1 here activates the request-to-send line to the modem while a logic 0 deactivates RTS.

SRTS - Secondary request-to-send. A logic l activates the secondary request-to-send line to the modem (referred to as secondary send-data on some modems). On modems equipped with a reverse channel transmitter, supervisory information can be sent to a remote station while the ACLA is receiving data from the station over a half-duplex, 2-wire circuit. Typical uses include circuit assurance, error control, and interrupt (break). A logic 0 deactivates SRTS.

OM - Originate mode/auxiliary. A logic 1 in this position causes the ACLA to notify the modem equipment that it is in the originate mode. A logic 0 indicates answer mode. This line is an auxiliary signal line and may be used for other functions as designated by system design.

LMA - Local mode/auxiliary. A logic 1 in this position causes the ACLA to notify the modem (when equipped) to loop back the analog signal on the modem. A logic 0

disables the loopback. This line is an auxiliary signal line and may be used for other functions as designated by system design.

DTR - Data-terminal-ready. A logic 1 in this location causes the ACLA to notify the modem that the system is ready to communicate with the modem. A logic 0 causes a not-ready signal to be reported.

TB - Terminal-busy. A logic 1 causes the ACLA to notify the modem to busy-out-theline. A logic 0 disables this function.

ION - Input-on. When this bit is a logic 0, the input section of the ACLA cannot receive data characters nor transfer data to the LM. A logic 1 causes normal input operation.

OON - Output-on. A logic 1 causes the output section of the ACLA to report output-data-demand initially when command is received if clear-to-send is active, and enables the output to report output-data-demand whenever the output buffer is empty. A logic 0 inhibits reporting of output-data-demand.

TABLE 2-8. COMMAND WORD 2 FORMAT

Loop Cell Bit Position	В0	В1	В2	В3	В4	В5	В6	В7	В8 .	В9	B10	B11
LM to ACLA Interface		OF1	OF2	OF3	IOl	102	103	104	IO5	106	107	108
Bit Content		1	0	1	BREAK	ISR	ISON	DLM	RSRl	RSR2	TSR1	TSR2

BREAK - Break-mode. A logic 1 here causes the ACLA to place the transmit-data line in a spacing condition (0 state). A logic 0 inhibits the break operation and returns the line to marking condition (1 state).

ISR - Input-status-report. A logic 1 in this position causes the ACLA to report the status of the RS-232 interface lines and any other ACLA status that may be active once each time the command is received. The ISR command is honored only when the ACLA has previously received a logic 1 in the ISON position. This is a momentary nonstored command. (If ISR is a 1 and ISON is a 1 in the same line frame, status is reported.)

ISON - Input-status-on. When a logic 1 is in this bit position, the ACLA monitors the modem interface and reports input supervision. A logic 0 inhibits monitoring and reporting. Status is not reported automatically when this command bit is first received by the ACLA. The ACLA must

receive either an ISR command or status change to report input supervision.

DLM - Data-line-monitor. A logic 1 here causes the ACLA to monitor the receivedata line that is in a break condition for one character time after reception of the command. This command is used to allow the processor to determine the length of a break condition on data input. This is a momentary, nonstored command.

RSR1, RSR2 - Receive-speed-range 1 and 2. This code causes the ACLA to select a reference frequency from the LM to provide a range of baud rates selectable by bits IO1 thru IO4 in command word 4. See table 2-9.

TSR1, TSR2 - Transmit-speed-range 1 and 2. This code causes the ACLA to select a frequency from the LM to provide a range of transmit baud rates selectable by bits IO5 thru IO8 in command word 4. Table 2-9 shows the code and related reference frequencies.

TABLE 2-9. CODE BITS AND REFERENCE FREQUENCIES

Freq			de		Reference	Baud
Desig	105	106	107	108	Frequency	Rate
A	0	0	0	0	9.6 kHz	45 to 100
В	1	0	1	0	19.2 kHz	100 to 600
С	0	1	0	1	153.6 kHz	600 to 9600
Ð	1	1	1	1	Special <sup>†</sup>	Special <sup>†</sup>

<sup>†</sup>Provided by an optional 115.2 kHz oscillator attached to the LM backplane. This special frequency can be used to accommodate a baud rate not available from the range of transmit baud rates shown in table 2-10.

Each time a command is given to the ACLA, each bit (IOl thru IO8) must be set to the condition desired on the associated function. Failure to do this will result in the condition being cleared or set to a different condition. Each time a command is given, the ACLA monitors each bit and takes the action dictated.

#### NOTE

When IO1 thru IO8 in command words 1 and 2 are all set to logic 0, the ACLA is cleared to a known state which disables any input (output data demand, status or data) from the ACLA to the processor.

In command word 3, four bit positions (B4 thru B7) specify: 1) character length to be employed in interfacing with the external communications facilities, 2) whether parity bits are included in the data, and 3) whether the parity bit, if included, is odd or even. Parity bit management applies only to the serially transferred data on the communications line. There is no parity bit exchange between the ACLA and the LM.

Command word 3 format is depicted in table 2-ll. Bit position 7, PSET, selects odd or even parity as indicated by the presence of a logic 0 or 1, respectively. Bit position 6, denoted PI for parity inhibit, commands the ACLA to check for parity upon input and to add a parity bit to the transmitted serial data stream upon output. A PI bit of logic 0 initiates these functions whereas a bit content of logic 1 commands the ACLA to dispense with parity generation and checking. This is indicated in table 2-12, which also presents the CO1 and CO2 bit code determining the character length employed during data transfers with the modems.

The character length, in terms of information content may be either 5, 6, 7, or 8

bits in length. However, if the PI bit is a logic 0, a parity bit is coupled with the information. In this case, the character length may be as long as 9 bits. Bit positions 10 and 11 specify the character length without parity and are coded as shown in table 2-12.

Command word 4, shown in table 2-13, is used in conjunction with bits IO5, IO6, IO7 and IO8 of command word 2 to set the baud rate for the input and output sections. The input and output baud rates may differ. To determine the proper code for the baud rate, select the range from command word 2 in which the desired rate is contained and the desired baud rate from command word 4.

The baud rate can be determined using an algorithm with the appropriate bits (4 bits on input or 4 bits on output) from command word 4 in conjunction with the range selected from command word 2. Proceed as follows to find the baud rate:

- Complement each bit of the two 4-bit fields of command word 4. Convert each result to a base ten number using IO4 as the most significant bit for the input field and IO8 as the most significant bit for the output field. Add one to each result.
- 2. Multiply the above result by 16<sub>10</sub>.
- Divide this product into the reference frequency selected from table 2-10.

The following example illustrates this algorithm for baud rate determination:

#### Given:

from command word 4 - IO4 IO3 IO2 IO1 0 1 0 1

from command word 2 - IO5 IO6 1 0 (19.2 kHz)

Complement  $0101_2 = 1010_2 = 10_{10}$ 

Add one to the result =  $1011_2 = 11_{10}$ 

Then, the baud rate =  $\frac{19.2 \times 10^3}{111 \times 16}$  =

109.1 baud

# NOTE

The ACLA must be able to receive data that might have up to 40 percent distortion, that is, 40 percent of a bit per character. The result found above is valid for a 110 baud communications line, having .82 percent tolerance of the nominal value of 110 baud.

TABLE 2-10. COMMON BAUD RATES AND COMMAND CODES

			Speed	- Cor	mmand	Word	4		Range ·	- Com	nand V	Word 2	2
Baud Rate		Inj	put			Out	put		Freq	Inpu	ıt	Out	out
	Il	12	13	14	<b>I</b> 5	16	17	18	Desig	15	16	17	18
9600	1	1	1	1	1	1	1	1	С	0	1	0	1
7200 (Special)	1	1	1	1	1	1	1	1	D	1	1	1	1
4800	0	1	1	1	0	1	1	1	C	0	1	0	1
3600 (Special)	0	1	1	1	0	1	1	1	D	1	1	1	1
2400	0	0	1	1	0	0	1	1	С	0	1	0	1
1800 (Special)	0	.0	1	1	0	0	1	1	D	1	1	1	1
1600	0	1	0	1	0	1	0	1	С	0	1	0	1
1200	0	0	0	1	0	0	0	1	С	0.	1	0	1
1050	1	1	1	0	1	1	1	0	С	0	1	0	1
800	0	0	1	0	0	0	1	0	С	0	1	0	1
600	0	1	1	1	0	1	1	1	В	1	0	1	0
300	0	0	1	1	0	0	1	1	В	1	0	1	0
150	0	0	0	1	0	0	0	1	В	1	0	1	0
133.3	1	1	1	0	1	1	1	0	В	1	0	1	0
120	0	1	1	0	0	1	1	0	В	1	0	1	0
110	1	0	1	0	1	0	1	0	В	1	0	1	0
100	0	0	1	0	0	0	1	0	В	1	0	1	0
75	0	0	0	0	0	0	0	0	В	1.	0	1	0
66.67	1	1	1	0	1	1	1	0	A	0	0	0	0
50.0	0	0	1	0	0	0	1	0	A	0	0	0	0

TABLE 2-11. COMMAND WORD 3 FORMAT

Loop Cell Bit Position	в0	Bl	В2	В3	В4	B5	В6	В7	В8	В9	B10	B11
LM to ACLA Interface		OF1	OF2	OF3	IOl	I02	103	104	105	106	107	108
Bit Content		1	0	1	PSET	ΡI	COl	CO2	SB		ЕСНО	LIT

PSET - Parity-set. When B4 is a logic 1, concurrent with PI set to a logic 0, the ACLA generates and checks for even parity. A logic 0 concurrent with PI set to a logic 0 causes the ACLA to generate and check for odd character parity.

PI - Parity-inhibit. When B5 is a logic 0, the ACLA checks character parity on input and generates character parity on output. A logic 1 causes the ACLA to ignore parity.

CO1, CO2 - Code 1 and Code 2 bits form a code so that each combination corresponds to a character length of either 5, 6, 7 or 8 bits. The checking and generation of character parity adds one information bit to the character and therefore must be considered when selecting the unit code. Table 2-12 shows these code bits in relation to parity-inhibit bit.

SB - Stop-bit. A logic 1 in B8 position causes the output logic to generate two stop bits (For 5 data bits, the stop bit is 1.5 units in length.) on output and a logic 0 generates one stop bit.

ECHO - Echoplex mode. A logic 1 in this position causes the ACLA to return all data received from the modem on the receive-data line back to the modem on the send-data line while maintaining normal data processing in the input logic. A logic 0 inhibits echoplex operation.

LIT - Loop-internal-test. A logic 1 in this position causes the ACLA to go into an echoplex mode. Data and modem control signals from the output section are routed (looped back) to the input section. Refer to Programming Notes for additional information on this mode of operation. A logic 0 disables the echoplex mode.

TABLE 2-12. CHARACTER LENGTH AND PARITY STATUS CODE

Parity	Cod	e (B9-	-B11)	Character Length
141107	ΡI	COl	CO2	(incl. parity)
	0	0	0	6
Yes	0	1	0	7
165	0	0	1	8
	0	1	1	9
	1	0	0	5
No	1	1	0	6
I NO	1	0	1	7
	1	1	1	8

#### PROGRAMMING NOTES

The following notes provide additional information on the operation of the ACLA and are intended to assist the programmer. Typical input and output operations are presented.

#### **ACLA INITIALIZATION**

Before the ACLA is used following a power-up situation (either power up of a system in which the ACLA is already installed, or installation of the ACLA in an operating system or enablement of the ACLA by setting one of the enable/disable switches from the OFF to ON position), it should be cleared. Clearing the ACLA in this situation requires that the program perform the following:

- Send output supervision with command words 1, 2 and 3 set to logic 0.
- Momentarily activate the inputsupervision-on (ISON) command with the appropriate output supervision. This causes any erroneous status set during the power-up sequence to be reported and cleared.

Any input line frames received from the ACLA prior to completion of the clear process should be ignored.

Once the ACLA is known to be in a cleared state, it can be initialized. Initialization generally consists of sending output supervision to activate ISON, selecting parity option and character length, and setting baud rate.

#### COMMUNICATIONS LINE CONNECTION

For switched (dial up) network connections, ring-indicator (RI) status indicates that the local modem is receiving an incoming call from a remote station. To cause the modem to answer the call, the program must send a command to turn data-terminal-ready (DTR) on. When the call has been answered, data-set-ready (DSR) is turned on and status reported.

For dedicated (private line) network connections, RI and DTR generally are not used. The program can determine the state of DSR by sending an input-supervision-report (ISR) command and observing the state of DSR status in the supervision returned.

In either type of network connection, DSR on indicates that the modem is connected to the communications line and data transmission can take place. DSR off at any time indicates that the modem is not connected to the communications line and data transmission cannot take place. Loss of DSR can occur because of any one of the following conditions:

- Local modem is in a power-off condition.
- Local modem is in a nondata mode of operation, such as alternate voice or test modes.
- 3. ACLA to modem cable is disconnected.
- 4. Local modem has gone to an "on hook" state and logically disconnected itself from the communications line.

# INPUT OPERATION

When the remote station begins transmission, a carrier signal is applied to the communications line. The local modem detects this carrier, and DCD status is reported.

#### NOTE

In some situations, carrier is present continuously and is not turned on and off with each transmission.

To receive data (i.e., message from remote station), ION must be activated.

On two-wire, half-duplex communications facilities, ION should be deactivated before

TABLE 2-13. COMMAND WORD 4 FORMAT

Loop Cell Bit Position	В0	В1	В2	В3	В4	В5	В6	В7	В8	В9	В10	B11
LM to ACLA Interface		OFl	OF2	OF3	IOl	102	103	104	I05	106	107	108
Bit Content		1	0	1	Fl	F2	F4	F8	F1	F2	F4	F8
Field Definition		Fo	rmat			Rece	ive			Tran	smit	

output to avoid receiving back the message transmitted.

#### **OUTPUT OPERATION**

To transmit data, output-on (OON) command must be activated. Also, request-to-send (RTS) must be turned on if not so conditioned previously. When the modem is ready to transmit data, it returns clear-to-send (CTS) signal, which causes the ACLA to generate the first output-data-demand (ODD) and to report CTS status.

When the program receives an ODD, it should return a character to the ACLA. Each time that the ACLA transfers a character from its buffer register to the shift (disassembly) register, it generates an ODD. This sequence is repeated until the last character of the message is transmitted. RTS can be deactivated one character time (or more, depending on the modem type) after the generation of the last ODD.

#### LOOPBACK TEST OPERATION

To operate in loopback test mode, the loop internal test (LIT) command must be sent to the ACLA. Data and modem control signals from the output section are routed (looped back) to the input section as follows:

- Transmit-data (TD) is connected to receive-data (RD).
- Request-to-send is connected to clear-to-send.
- Data-terminal-ready is connected to data-set-ready.
- Local-mode is connected to datacarrier-detector (receive-linesignal-detector).
- Secondary request-to-send is connected to secondary-data-carrier detector (secondary-receive-linesignal-detector).
- Terminal-busy connects to ringindicator.

While in this mode, all signals received from the modem are blocked and ignored by the ACLA. However, on the output side, signals to the modem are not blocked and caution must be used while in loopback test mode to avoid undesirable operation of the modem. For instance, while testing the operation of data-terminal-ready, an on condition is being received by the modem as well as being looped back as in item 3 above. If an incoming call was received in

this situation, the modem would answer; this may confuse the calling station since no data transfer would occur. Therefore, DTR should only be turned on momentarily to test its operation and left off during other ACLA tests.

#### **BREAK/OPEN-LINE DETECTION**

Break (one or more character times of a spacing) or open-line (continuous spacing) conditions on the receive-data line can be detected by use of framing-error-status (FES) and the data-line-monitor (DLM) command. When a character is received without a stop bit (spacing or logic 0 condition detected when receive-data line is sampled for first stop bit), FES is reported in conjunction with the character. Following detection of a framing error, the ACLA locks up and is not in a condition to assemble additional characters until it sees a space-to-mark transition on the receivedata line or a data-line-monitor command. The program must issue a DLM command each time it receives FES to cause the ACLA to monitor the receive-data line for another character time. The program detects a break condition by the receipt of one or more (the exact number is established by software) consecutive null (all zero) characters accompanied by FES. Once a break or open-line condition has been determined to exist, the program may periodically interrogate the state of the line by issuing a DLM command. If the line remains in a spacing condition, the DLM command causes a null character to be assembled and FES reported. If the line has returned to a marking condition, the DLM command has no effect.

The ACLA monitors for framing errors at all times. It transfers the character received and reports FES whenever the ISON command is active, independent of the state of the ION command. Thus, break detection is possible while the ACLA is transmitting to a remote station even though the input section may be disabled (ION off).

#### RESTRAINT DETECTOR

For operation on the TWX network, the local modem may occasionally signal the ACLA to suspend data transmission. This condition may occur when the ACLA can transmit data to the TWX central office faster than the central office can convert the data and transmit it on to the appropriate station. The ACLA simply inhibits generation of ODDs while the restraint-detection signal is active, the net effect on software being a momentary delay in receipt of ODDs.

# INSTALLATION AND CHECKOUT

# **UNCRATING**

#### CAUTION

Although the integrated circuits and discrete components mounted on the individual printed circuit card can withstand considerable shock, the units must be handled with care. In no case should units be stacked directly upon one another because the printed circuit foil, components, or integrated circuits may be loosened or broken by such action.

The ACLA may be shipped already installed in a card cage assembly, or independently in a specially padded cardboard shipping container. Regardless of the method used for shipment, carefully unpack the units and check for damage. If a unit has been damaged in shipping, refer to section 8:503:00 of the Field Procedures Guide for Customer Engineers for instructions on disposition of damaged equipment.

# **INSTALLATION**

#### CIRCUIT CARD TYPES

The DU137-A ACLA, PN74447001, is directly interchangeable with the DU189-A, DU189-B, DU190-A, DU190-B, DU191-A, or DU191-B ACLA, PN74877129, tables 3-1 and 3-2.

#### CABLE TYPES

Two cables are required for each ACLA card. The DU137-A ACLA is used with any of the cable sets listed in table 3-1. The DU189, DU190, and DU191 ACLAs, listed in table 3-2, contains the card and cables selected for specific applications.

Three types of cable assemblies are available for ACLA cards, each type used for a different application. The cable type is identified by its assembly part number on a band around the cable at one end. A typical cable and its connectors are illustrated in figure 3-1. Tables 3-3, 3-4, and 3-5 provide pin connection data for each type of cable.

ACLA cables with exposed shields are used with B version NPU cabinets containing electromagnetic interference shielding. On each cable, 3 feet (0.9 metre) of cable

shielding adjacent to the CLA connector is exposed to enable grounding to the cabinet frame.

#### CIRCUIT CARD LOCATIONS

ALCA circuit cards are installed in a CLA and loop multiplexer card cage. See figure 1-2. There may be from one to four card cages used in the multiplexing subsystem, all identical. If only one card cage is used, it is located in the lower section of the bay. See figure 3-2. Of the 18 slots available in a card cage, the two rightmost are reserved for loop multiplexer cards. ACLA cards can be inserted into any or all of the remaining 16 slots.

#### COMMUNICATIONS LINE EXPANSION UNITS

Optional CLA and LM card cages have the same capacity as the basic card cage and are known as communications line expansion (CLE) units.

The first optional communications line expansion provides the second card cage assembly, which is mounted in the center of the cabinet above the first cage.

The second optional CLE unit provides the third card cage assembly, which is mounted in the lower section of the stand-alone cabinet. See figure 3-3. This option also includes a blower assembly and a power supply.

#### NOTE

The 2550-2 Host Communications Processor and the 2552-2 NPU each contain a second bay which houses the second and third CLEs.

The final CLE option provides a fourth card cage assembly, which is mounted in the center of the stand-alone cabinet. This unit uses power and cooling from the second CLE unit.

### CARD LOCATION PRIORITIES

Because each CLE card cage assembly is identical in configuration and each CLA is the same as another in size, a CLA card can be physically installed in any card slot of any CLA and LM card cage.

Although random insertion of CLA cards into any of the available slots is permissible, best system performance is obtained when the cards having the highest character rates are inserted into the highest priority slots.

TABLE 3-1. CABLES USED WITH DU137-A ACLA

Part Number	Application	Connector to Modem/Terminal	Connector to ACLA
74657700 74875756†	Compatible with AT&T 103/113 Data Sets	25-contact plug	25-contact receptacle
74657900 74875846†	Connects directly to terminal without a modem. Compatible with any terminal with RS-232-C interface capable of operating AT&T 103/113 or 202 Data Sets.	25-contact receptacle with threaded retaining spacers	25-contact receptacle
74658300 74875760†	Compatible with AT&T 103F, 202R Data Sets or CDC telegraphic level converter	25-contact plug	25-contact receptacle
74874002 74876194†	Compatible with AT&T 202 Data Sets with reverse channel option	25-contact plug	25-contact receptacle
	74657700 74875756+ 74657900 74875846+ 74658300 74875760+	Number Application  74657700 74875756+ Compatible with AT&T 103/113 Data Sets  74657900 74875846+ terminal without a modem. Compatible with any terminal with RS-232-C inter- face capable of oper- ating AT&T 103/113 or 202 Data Sets.  74658300 74875760+ Compatible with AT&T 103F, 202R Data Sets or CDC telegraphic level converter  74874002 74876194+ Compatible with AT&T 202 Data Sets with	Number Application Modem/Terminal  74657700 74875756+ Compatible with AT&T 103/113 Data Sets  74657900 74875846+ Connects directly to terminal without a modem. Compatible with any terminal with RS-232-C inter- face capable of oper- ating AT&T 103/113 or 202 Data Sets.  74658300 74875760+ Compatible with AT&T 103F, 202R Data Sets or CDC telegraphic level converter  74874002 74876194+ Compatible with AT&T 25-contact plug 25-contact plug 25-contact plug 25-contact plug 25-contact plug 25-contact plug 25-contact plug 25-contact plug

†Used with B version cabinets
#Special application

TABLE 3-2. DU189-A/B, DU190-A/B, and DU191-A/B Cable Sets

Equipment Number	Part ACLA Card†	Number Cable	
DU189-A	74872129	74657700	Compatible with AT&T 103/113 Data Sets
DU189-B ††	74872129	74875756	
DU190-A	74872129	74657900	Compatible with any RS-232-C interface capable of operating
DU190-в ††	74872129	74875846	AT&T 103/113/203 Data Sets. Connects directly to a terminal without a modem.
DU191-A	74872129	74658300	Compatible with AT&T 103F/202R Data Sets or CDC telegraphic
DU191-B ††	74872129	74875760	level converter.

 $\dagger$  ACLA card, PN 74872129, is interchangeable with DU137-A ACLA, PN 74447001.  $\dagger$  Used with B version cabinet.




Figure 3-1. Typical ACLA Cable Connectors

TABLE 3-3. CABLE 10400-1 SIGNALS AND PIN CONNECTIONS

CLA Connector	G : 1	Modem	
Description	Pin No.	Signal Flow	Pin No.
Protective Ground (AA)	1 <sup>†</sup>	<b></b>	1
Transmitted Data (BA)	2		2
Received Data (BB)	3	-	3
Request to Send (CA)	4	<b>→</b>	4
Clear to Send (CB)	5	<b>—</b>	5
Data Set Ready (CC)	6	<b></b>	6
Signal Ground (AB)	7	<b>←→</b>	7
Rcvd Line Sig Det (CF)	8	-	8
Data Term. Ready (CD)	20		20
Ring Indicator (CE)	22	<b>←</b>	22
Terminal Busy (-)	25		25

<sup>†</sup>Cable shield terminated to connector shell and pin 1 at each end.

TABLE 3-5. CABLE 10400-3 SIGNALS AND PIN CONNECTIONS

CLA Connector	Pin	Signal	Modem Pin
Description	No.	Flow	No.
Protective Ground (AA)	1 <sup>†</sup>	<b>←</b> →	1
Transmitted Data (BA)	2		2
Received Data (BB)	3	◆	3
Request to Send (CA)	4		4
Clear to Send (CB)	5	<b></b>	5
Data Set Ready (CC)	6	<b>←</b>	6
Signal Ground (AB)	7	<b>←</b> →	7
Rcvd Line Sig Det (CF)	8	<b>←</b> —	8
Originate Mode	11		11
Data Term. Ready (CD)	20		20
4.			

<sup>†</sup>Cable shield terminated to connector shell and pin 1 at each end.

TABLE 3-4. CABLE 10400-2 SIGNALS AND PIN CONNECTIONS

CLA Connector	Cianal	Term.		
Description	Pin No.	Signal Flow	Pin No.	
Protective Ground (AA)	1 <sup>†</sup>	<b>←</b> →	1	
Transmitted Data (BA)	2		2	
Received Data (BB)	3		3	
Request to Send (CA)	4		8	
Clear to Send (CB)	5	•		
Data Set Ready (CC)	6	<b>←</b>	20	
Signal Ground (AB)	7	<b>←</b>	7	
Rcvd Line Sig Det (CF)	8	<b>  ← →</b>	4	
		<b>-</b>	5	
Data Term. Ready (CD)	20	<b></b>	6	

†Cable shield terminated to connector shell and pin 1 at each end.

Character rate is the bit per second (bps) rate divided by the unit code. Thus:

character rate = 
$$\frac{bps}{unit code}$$


where the unit code equals the number of bits per character, including any start, stop, or parity bits.

Each card cage is organized so that the leftmost card slot has the highest priority and each succeeding slot to the right has a lower operating priority than its neighbor on the left. Moreover, CLA1, as labeled on a card, has a higher priority than CLA2 on the same card.

If the system has more than one CLA card cage, the LM with the highest priority has its upper cable connected to the MLIA. The LMs are connected serially so that the LM with top priority has its lower cable joined to the upper connector of the LM next in operating priority. These priorities of interconnection are illustrated in figure 3-4.

#### CARD INSTALLATION

ACLA cards are installed in the selected CLA and LM card cage assembly as follows:









Figure 3-2. Component Location, Basic NPU Cabinet, Side View



M-578 A

# LEGEND:

CLA - COMMUNICATIONS LINE ADAPTER CLE - COMMUNICATIONS LINE EXPANSION LM - LOOP MULTIPLEXER

Figure 3-4. Priorities of Loop Multiplexer Interconnection

74700900 E

#### CAUTION

Do not attempt to install an ACLA card in the communications processor card cage, located at the top of the basic cabinet. If attempted, the communications processor backplane will be damaged.

- Set CLAl and CLA2 enable/disable switches to OFF.
- Position card vertically so that connector on card handle is on lower part and thumbwheel switches are on upper part.
- 3. If system is operating, set thumbwheel address switches on card handle to the proper hexadecimal address before installing ACLA card. Refer to Controls and Indicators, section 2, for method of setting an address.

#### CAUTION

Ensure that 51-pin tab connectors on rear edge of card are properly aligned with their mating connectors on card cage backplane. Cross-slotting will destroy the backplane.

- Insert rear edge of card into slotted guides, making certain that card is perfectly vertical and not cross-slotted.
- 5. Slide card into card cage, applying firm pressure on card handle to engage connectors on card with backplane connectors. All card handles will be flush with one another when cards are correctly installed.
- Position blank slot covers in all card slots that are not used to assure that blower air flow is contained in card cage.
- Set thumbwheel address switches on card handle. Refer to Controls and Indicators, section 2, for the method of setting an address.
- 8. Set enable switches to CLA1 and CLA2 (enable) positions.

# CABLE INSTALLATION

ACLA cables are installed as follows:

 Select a cable that is compatible with terminal or modem to be

- connected to ACLA. Refer to the cable indentification.
- 2. Attach cable to terminal or modem, then attach the other end of cables to the ACLA card handle. All cables exit through bottom of cabinet. In the B version cabinets, cables are routed through cable grounding assembly located at bottom of cabinet. See figure 3-5. For ACLAs installed in upper expansion position of cabinets, route cables through cable tray provided on either side and then down along the side to bottom of cabinet.
- 3. Tighten down retaining screws on all cable connectors. Apply pressure to grounding clamp (B version) and tighten screws.
- 4. Lay out surplus length of cable in a long, flat loop under the raised floor or in enclosures; this manner of storage minimizes kinking of cables.
- Place protection padding, if available, over stored loops of cable before installing flooring.

# INITIAL CHECKOUT

After all ACLA cards are installed and connected, diagnostic or system programs can be used to determine overall ACLA function.

If a fault is isolated to the ACLA, the following mechanical checks may be made:

- Check that enable switch of ACLA in question is in the on (up) position.
- Check that ACLA cable connectors are firmly attached.
- Ensure card is firmly placed in card slot.
- Monitor LED indicators under ACLA card handle to ensure electrical power is on ACLA card.
- 5. If LED indicators are not lit on the ACLA card, check LED indicators on LM card handle to ensure power is available to card cage.

# CRATING AND SHIPPING

If ACLAs are to be shipped installed in a card cage assembly, the packaging must be designed to hold the ACLA cards securely in place during shipment, as well as to provide protection for the exterior of the card cage.

If the ACLAs are to be shipped independently, they must be packaged in well-padded cardboard containers to protect the integrated circuits, discrete components, switches and printed circuit foil from damage during shipment.

Packaging should conform to the requirements of CDC Procedure 13-002, Packaging and Material Handling Documentation.




Figure 3-5. Typical Grounding Arrangement for B Version NPU Cabinets

### INTRODUCTION

The ACLA logic circuit card is functionally divided into two ACLAs. Certain parts of the logic are used by both ACLAs. For the purpose of this discussion, the logic of only one ACLA (ACLA1) is detailed; the other ACLA (ACLA2) is mentioned only in discussing certain circuits shared by both ACLAs. ACLA1 is subdivided into four major sections: output, input, speed generator, and modem interface. Refer to the logic diagrams in section 5 to aid in understanding the following discussion.

## **OUTPUT SECTION**

The output section of the ACLA receives commands and data from the processor via the loop multiplexer (LM) output bus. The information in the commands controls both the output and input sections. Data received by the ACLA in parallel is shifted out serially onto the communications line.

### **BUS BUFFERS**

All signals originating at the LM are buffered by the ACLA so that no more than one transistor-transistor-logic (TTL) load is created by the ACLA. Inverting and non-inverting elements are used to perform this function. For the most part, these buffered signals are used by both ACLAs (primarily the bus signals). A timing diagram for the LM to ACLA interface is shown in figure 4-1.

### **SELECT OUTPUT**

Commands and/or data must always be preceded by an address. Each ACLA has a unique 8-bit address which is selectable by means of two hexadecimal thumbwheel switches located on the card handle. On the 2-digit switch, the upper digit is the most significant digit (refer to section 2). The LM places the address, the output-select (OSL) signal, and the output-strobe (OST) signal on the bus when it has information for the ACLA. This address is compared with the preset address by two 4-bit comparators. The comparators are cascaded with OSL and applied to the J input of the select-output (SELO) flip-flop.

### NOTE

In the descriptions and diagrams in this section, all mnemonics for signals that are active in the low condition are followed by an asterisk. Those shown without an asterisk are active in the high condition. On the rising edge of OSTA\*, the SELO flip-flop is clocked to a set condition. The ACLA output is thus selected and is prepared to accept commands or data until it is deselected. When the LM has provided all information in a particular line frame to the ACLA, it sets output-select-clear\* (OSC\*) to a logic 1. This signal is applied to the K input of the SELO flip-flop. On the rising edge of output-strobe OSTA\*, the SELO flip-flop is clocked to a reset condition, deselecting the ACLA output section.

### FORMAT DECODE

Output format bits 2 and 3 (OF2, OF3) are monitored by a 2-to-4 decoder. Only two decoded formats are used by the ACLA, namely, output-data cell (ODATA) and output-supervision (OSUP) cell. If bits OF2 and OF3 are both logic 0, ODATA is decoded, thereby enabling the acceptance by the ACLA of the data character which is present on the output bus (IOl thru IO8). OSUP is decoded when there is a supervision format present (OF2 is logic 0 and OF3 is logic 1). OSUP enables the command counter. The format decoder is used by both ACLA1 and ACLA2 and is enabled only if either SELO1 or SELO2 is active.

### **COMMAND COUNTER**

Since all commands sent to the ACLA have the same format code, the ACLA must keep track of the sequence of commands so that it can route them to the proper section of the logic. The command counter is responsible for this task. It is implemented by using a 4-bit register as a shift register with a single true bit which is shifted on each output strobe (OST).

The command counter is enabled only when OSUP is decoded by the format decoder. This signal is applied to the reset of the command counter so that for any format code other than supervision the command counter is disabled.

When the first command is sent by the processor, OSUP is decoded, enabling the command counter. The-Q<sub>3</sub> from the first stage of the counter is high and is gated with OSUP to produce the signal COM1, which is used to enable the storage of the first command word. On the rising edge of OST\*, the counter is advanced to COM2, and to COM3 and COM4 on subsequent edges. The clock to the counter is produced by the ORing of OST1 and OST2. COM2, 3, and 4 enable the storage of command words 2, 3, and 4, respectively. The command counter is used by both ACLAs.




Figure 4-1. Loop Multiplexer-to-ACLA Interface and Command Timing Diagram

## **COMMAND REGISTERS**

All commands are strobed into their associated registers with either COM1, COM2, COM3, or COM4, and OST. The command 1 register stores all of the modem control signals plus output-on (OON) and input-on (ION). It is implemented with two 4-bit parallelload shift registers. COM1 enables parallelentry, and on the falling edge of OST the registers are loaded with the information output IO1 thru IO8 bits present at their inputs. Break, input-status-on (ISON), receiver shift register, and transmitter shift register (RSR1, RSR2, TSR1, and TSR2) of the second command are stored in the same type of register in a like manner with COM2 and on the falling edge of OST. Also, the echo and loop-internal-test (LIT) commands of command 3 and all the speed generator divider bits of command 4 are stored in the same manner on the falling edge of OST and COM3 and COM4, respectively. The PSET, PI, CO1, CO2 and SB (stop bit) commands of command 3 are strobed into the control register of the UART with the rising edge of OST if COM3 is active. The data-line-monitor (DLM) and input-statusreport (ISR) commands of command 2 are nonstored commands having an active duration equal to the pulse width of OST (300 nanoseconds with a 20-mHz loop).

### UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER

The universal asynchronous receiver/transmitter (UART), a large-scale integration (LSI) package, is the main functional element in the ACLA. The transmitter section converts parallel data into a serial word which contains the data along with start, parity, and stop bits. The receiver section converts a serial word with start, parity, and stop bits into parallel data and verifies proper code transmission by checking the receipt of a valid stop bit and proper parity if selected for parity.

The UART is programmable as to word length (5, 6, 7 or 8 bits), parity (even, odd, or parity inhibited) and the number of stop bits (normally 1 or 2 bits, but 1-1/2 bits with a 5-unit code). The transmitter and receiver share the control register and thus are configured in the same manner.

The control register is loaded during command word 2 with IO1 thru IO8 bits present on its inputs. These bits are strobed in with the control register load.

#### **Transmitter**

Figure 4-2 is a block diagram of the transmitter portion of the UART, and figure 4-3 is a timing diagram. Data can be loaded into the transmitter holding register (THR) whenever the transmitter holding register empty (THRE) is at a logic 1, indicating that the THR is empty. The data is loaded in by strobing the transmitter holding register load (THRL) line to 'low'. Data is transferred automatically to the transmitter shift register (TSR) as soon as the register becomes empty. The desired start, stop and parity bits are then added to this data, and serial transmission is initiated and is seen at transmit-data lines. This process is then repeated for each subsequent character as it becomes available. The transmitter requires a clock (TCK) that is a frequency 16 times the desired baud rate. The master clear clears the transmitter to an idle state whenever this line is strobed to a logic 1. It resets the TSR and the TD and THRE lines to a high level.

#### Receiver

Figures 4-4 and 4-5 show receiver block and timing diagrams, respectively. Serial asynchronous data is provided to the receive data (RD) input. The control logic searches for a logic 1-to-0 transition while in the idle state. If the input is still a logic 0 at the bit center, the signal is assumed to be a valid start bit, and the control logic is bit-synchronized so as to find the center of all subsequent data and stop bits. The receiver is then under the control of the control register.

The serial character present on the receivedata line is shifted into the receiver shift register. When the timing logic determines that the last stop bit is present, the character is transferred to the receiver holding register (RHR), and the input-buffer-full (IBF) line is set to a logic 1, thus indicating that a character is present on bits DAT1 thru DAT8. When this character is picked up, the reset-input-buffer-full (RIBF) line is pulsed low by external logic to reset the IBF line. If the IBF line is not reset before another character is assembled and transferred to the RHR, the datatransfer-overrun status (DTOS) line is set to a logic 1. This line remains logic 1 until the next character is loaded into the receiver holding register.




Figure 4-2. UART Transmitter Block Diagram




Figure 4-3. UART Transmitter Timing Diagram

If the UART is programmed to detect parity errors (even or odd) and a character is received with a parity error, the parity-error-status line is set to a logic 1 at the nominal center of the last stop bit. This signal is held until the next character is transferred to the RHR.

If the first stop bit is not a marking condition, the framing-error-status line (FES) is set to a logic l and held until the next character is transferred to the RHR. If the cause of FES is the receipt of a break character (null character without stop bits), the receiver is in a locked-up state so that the IBF does not set to a logic l until at least one character time has elapsed after a valid stop bit has been detected.

The timing for all receiver functions is obtained from the external receive clock (RCK) whose frequency is 16 times the desired baud rate. When the master clear line is strobed to a logic 1, the UART is set to an idle state. This resets TSR, RSR, RHR, FES, DTOS, PES and IBF, and sets TD and THRE.

## **OUTPUT DATA DEMAND**

When the ACLA is able to accept a character from the LM, it sets the output-data-demand (ODD) flip-flop, which in turn causes IAV

to activate. The ACLA address with the ODD flag bit set is picked up by the LM when the ACLA's input section is selected. The ODD flip-flop is reset during this selection. The processor, responding to the ODD, provides a data character to the output section of the ACLA via the LM.

The setting of the ODD flip-flop is controlled by four signals: ODD, THRE, restraint-detector\* (RSD\*), and clear-tosend status (CTSS). These signals are ANDed together to produce the clock for the ODD flip-flop. Since the D input is pulled up, the ODD flip-flop is set whenever three of the signals are logic l and the fourth makes a logic 0-to-l transition. The resetting of the ODD flip-flop is discussed in the input section. Normally THRE triggers the ODD flip-flop.

# OUTPUT DATA

After receipt of an ODD from the ACLA, the processor sends a character via the LM to the output section of the ACLA. SELO sets to 1 when the ACLA's address is detected by the ACLA. After the address is presented, the next word may be a data character, in which case the data format code is detected by the format decoder, making ODATA a logic 1. The data character present on bits IO1 thru IO8 is loaded into the transmitter holding register of the UART with




Figure 4-4. UART Receiver Block Diagram

the THRL\* pulse that is produced by the NANDing of OST and ODATA.

The loading of the character into the transmitter holding register forces the THRE signal of the UART to logic 0, indicating that the transmitter holding register is no longer empty. When the character is transferred to the transmitter register, the THRE signal again goes to logic 1, which in turn sets the ODD flip-flop.

If the transmitter holding register is not loaded with a character before the center of the last bit of the character being transmitted from the transmitter shift register, the transmit-data line continues marking.

Transmit data, which is the output from the transmitter shift register of the UART, is fed to the modem interface for level conversion and transmission to the modem or terminal.

When the processor wishes to output a break on the send-data line, it must set the break bit in command word 2 to a logic 1. This causes the SD line to be clamped to a spacing condition.


When an echo command is received from the processor, the receive-data signal is routed back to the send-data signal through the use of an AND-OR-Invert gate.

### **OUTPUT LOOP ERROR**

Whenever the LM detects an error on the output loop while presenting information to the ACLA, it informs the ACLA of this condition via the output error line (a bussed signal). The output error signal is coincidental with IOl thru IO8.

# INPUT SECTION

The input section of the ACLA is responsible for the transference of data and the various statuses to the processor via the LM. Information is transferred in 11-bit parallel bytes (3 format bits and 8 input information bits). It performs the serialto-parallel conversion of data incoming from



DETAIL:




Figure 4-5. UART Receiver Timing Diagram

a modem or terminal device. The input section receives commands from the output section to program its characteristics.

#### INPUT AVAILABLE

The IA signal is activated by the ACLA whenever it has either output-data-demand, data, or status to report to the processor. The LM acts on this signal so that it selects the input section of the ACLA when it sees the next available input loop train.

The IA signal is derived by ORing status-available\*, output-data-demand\*, and data-available, then NANDing this result with the enable switch so that IA can be active only if the enable switch is in the on position. In the off position, the input to the NAND gate is at a low level, thus inhibiting the IA signal.

This enable switch should be in the off position when the ACLA card is inserted in an operating system and only turned on after the selection of the proper address. It should also be off when changing the address.

### INPUT CONTROL LOGIC

The input control logic produces all signals which control the ACLA-to-LM interface. This logic is used by both ACLA1 and ACLA2 on a shared basis and is active only when the input section of either ACLA is selected by the loop multiplexer. It consists of a 2-bit input control states register, a states decoder, a holding register, a multiplexer and associated control logic. A diagram of the input control states is shown in figure 4-6. Timing diagrams of the input

control (IC) and related signals are shown in figures 4-7 thru 4-10.

The LM selects the input section of ACLA by dropping input select (IS) to a logic 1 and providing input strobes (IST\*). On each falling transition of IST\*, the ACLA places information cells (address, data, or supervision) on the LM input bus. The transference continues until the input control logic activates the input-end (IEN) signal on the bus, indicating the last cell. The LM discontinues ISTs and raises IS\* after detecting the IEN\* signal. At that time the input control logic is again in an idle state.

Assume for the following discussion that ODD1\*, DAV1 (data available), and SAV1\* (status available) are logic 1. When input select (IS1\*) goes to a logic 1, select input (SELI1\*) is activated if IER is logic 0. SELI1\* is ORed with SELI2\* to produce SELI, which in turn releases the set of the input control register. In the idle state, SELI is logic 0, holding input control (ICl and IC2) in a set condition. ODD1\*, ODD2\*, DAV1 (data available), DAV2, SAV1\* (status available) and SAV2\* are applied to the input of a D-type holding register that is loaded on the leading edge of SELI. outputs of this register are connected with a two-to-one multiplexer which is controlled by SELI2\*. In this case, SELI2\* is high since SELI1\* is active (SELI1\* and SELI2\* are mutually exclusive). ODD1\*, DAV1 and SAV1\* are transformed on the outputs of the two-to-one multiplexer to ODD\*, DAV, and SAV\*, respectively. These signals are used to determine the state changes as shown in the states diagram. See figure 4-6.




Figure 4-6. Input Control (IC2-IC1) States Diagram




Figure 4-7. Input Control (ODD, DATA, SUPV) Timing Diagram




Figure 4-8. Input Control (SUPV only) Timing Diagram




Figure 4-9. Input Control (DATA only) Timing Diagram




Figure 4-10. Input Control (ODD only) Timing Diagram

#### INPUT CONTROL STATES

The input control states are defined as follows:

State 0 is IADD, i.e., ACLA address with or without ODD bit is placed on the input bus;

state 1 is IDATA, i.e., data serially received from the communications line is placed in parallel on the input bus;

state 2 is ISUP1, i.e., the first status word is placed on the input bus;

and state 3 is ISUP2, i.e., the second status word is placed on the input bus.

#### INPUT MULTIPLEXER

The input multiplexer is used by both ACLA1 and ACLA2. It provides a 3-state interface with the LM input bus for the signals of IF2\*, IF3\* (input format) and III\* thru II8\*. IF1\* is activated by an open collector gate whenever SELI is a logic 1.

The input multiplexer is controlled by the signals SELI2\*, SELI\*, ICl and IC2 of the input control logic. Eight 8-to-1 multiplexer integrated circuits make up the input multiplexer, the outputs of which are connected to the LM input bus lines of III thru II8. Address, data, and supervision bits from ACLA1 and ACLA2 are applied to the respective inputs of each multiplexer in such a way that the proper word is selected for transfer to the LM.

The signals SELI2\*, IC1, and IC2 dictate which of the possible words are selected. SELI\* enables the 3-state outputs of the multiplexers, i.e., if IC1 is logic 1, IC2 is logic 0 and SELI2 is logic 0, then receive data bits DAT1 thru DAT8 of ACLA1 appear at II1 thru II8, respectively.

Input format bits 2 and 3 (IF2, IF3) are produced by the outputs of two 4-to-1, 3-state multiplexers. These multiplexers are controlled by the signals of SELI\*, IC1 and IC2. SELI\* enables the 3-state outputs, while IC1 and IC2 place the proper format code on the bus. All of the multiplexed inputs are "hard-wired" except the ODD flag bit which is connected to ODD\*.

### INPUT LOOP ERROR

Whenever the multiplex loop interface adapter detects an input loop error during a loop batch, it notifies the LM via a restart loop end. If the ACLA used the last input loop batch, the LM activates the IER line and the IS line and provides one IST. When both IER and IS are logic 1, a low level is applied to the D input of the input loop error status (ILES) flip-flop. On the trailing edge of IST, the ILES flip-flop is clocked, thus storing the error

condition. The ILES\* signal sets the status R/W (if input-status-on is logic 1), which in turn activates the input available. ILES is picked up by the LM in ISUP1. The ILES flip-flop is reset when the status clear signal makes a logic 0-to-1 transition. The SCL signal is produced by a flip-flop which is set by the trailing edge of IST while in the input control state of ISUP1 and reset on the next trailing edge of IST.

### CHARACTER ASSEMBLY

Before the ACLA can receive data from the communications line and transfer it to the LM, it must be programmed via the ACLA output section. It must be programmed to the proper character length and even or odd parity and programmed to enable the input section (ION is a logic 1).

After level conversion by the modem interface section, the receive-data signal is fed to the receive section of the UART.

The UART monitors this signal for a start bit which begins the processing of the character as shown in the discussion of the UART. In the center of the first stop bit, the UART transfers the character to its receive holding register so that the character is present on DAT1 thru DAT8 and raises its input-buffer-full flag (IBF).

ION is NANDed with IBF to activate input available. IBF is reset with reset-input-buffer-full (RIBF\*), which is produced by the NANDing of IBF, SELI, ICl, and IC2.

The resetting occurs during the time that the LM picks up the data word. The preceding is the normal resetting procedure for IBF, but it is also reset when ION goes from the 0-to-1 condition by the NANDing of ION\*, IO7, COM1, and OST.

When assembling characters, if IBF is not reset by the time that another character is transferred to the receive holding register, the data-transfer-overrun status (DTOS) flag sets to a logic 1. This signal is applied to the input multiplexer and accessed by the LM in the first status word. DTOS is reset on the first end of the next received character after the resetting of IBF. End of character is in the center of the first stop bit of the received character.

If the received data is in a spacing condition during the first stop bit of a received character, the framing error status (FES) flag of the UART sets to a logic 1 at the bit center of that stop bit. FES and IBF applied to an A-O-I gate set the status R/W, if ISON is logic 1. ISON also allows DAV to activate, which in turn allows data and status to be reported to the LM. This occurs regardless of the state of ION. This function facilitates the detection of a breaking condition: FES, reported to the LM in the same line frame as a data character of spacing, is interpreted by the

software as a character time of break (constant spacing).

Following the detection of FES, the UART loses character timing and cannot set IBF until it sees a space-to-mark transition on the RD line (the beginning of a stop bit).

If the RD line is in a break condition, the processor can determine the length of the break by issuing a data-line-monitor (DLM) command to the ACLA. DLM\* is produced by the NANDing of IO4, COM2 and OST, and then ORed with the RD line to cause a short marking pulse on the RD line, and forces the receive clock to a high state. This results in the monitoring of the RD line by the UART for one more character time. If a break condition still exists, the ACLA reports a data character of all spacing and FES. In this manner, the processor may periodically interrogate the ACLA to determine the condition of the RD line.

### **MODEM INTERFACE SECTION**

The modem interface provides the level converting receivers and drivers to interface the RS-232-C signals ( $\pm$ 25V max) of the modem to the logic used in the ACLA. This section also provides the logic necessary to monitor the state of certain signals received from the modem.

The RS-232-C signals are considered in the marking, off, or logic 1 condition when the voltage level is more negative than minus 3 volts with respect to signal ground. The signals are considered in the spacing, on, or logic 0 condition when the voltage is more positive than plus 3 volts with respect to signal ground. The RS-232-C drivers of the ACLA provide, for the marking condition, a level more negative than minus 8 volts and, for the spacing condition, a level more positive than 8 volts.

## MODEM STRAPPING

To insure compatibility of the ACLA with various types of modems, strapping options are provided on the ACLA logic card. The proper strapping must be verified for each modem type. This involves which modem signals are connected to certain pins on the 25-pin modem connector. The signals affected and their strapping points are shown in table 4-1.

### **MONITORING**

The modem signals of clear-to-send (CTS), data-carrier-detector (DCD), secondary data-carrier-detector (SDCD) and data-set-ready are monitored by the ACLA for a level change (either an on-to-off transition or an off-to-on transition). Ring-indicator (RI) is monitored for an on-to-off transition. The modem interface section also contains the logic for operating in the loopback test mode, so that the following

modem control and monitor signals are connected: SD to RD, RTS to CTS, LM to DCD, DTR to DSR (data-terminal-ready to data-set-ready), TB (terminal busy) to RI, and SRTS to SDCD.

TABLE 4-1. STRAPPING POINTS

		Strapping Points			
		ACLA1		ACLA2	
Option	Signal	From	То	From	То
1.	SRTS (Pin 19)	I	A	F	G
2.	SRTS (Pin 11)	J	D	N	E
3.	OM (Pin 11)	L	D	М	E
4.	LM (Pin 12)	K	С	P	Н
5.	SDCD (Pin 12)	В	С	0	Н

- Standard production cards are set up with options 1, 3, and 5 as shown.
- Options 2 and 3 cannot be chosen for the same ACLA.
- Options 4 and 5 cannot be chosen for the same ACLA.

#### MONITOR SIGNALS

All modem monitor signals are inverted by the RS-232-C receivers. The resulting signals are supplied to a 2-to-1 multiplexer which is used for the self-test mode. The outputs of the multiplexer (CTS\*, DCD\*, SDCD\*, and DSR\*) are presented to change there is a level detecting circuits. change in any one of . se four signals, the status R/W is set, oviding ISON is a logic 1. The setting f the status R/W causes the most recent condition of the four modem signals to be stored in a regis-The outputs of this register are CTSS, DCDS, secondary data-carrier-detector status (SDCDS), and data-set-ready status (DSRS). These outputs are presented to the input multiplexer for transference to the LM when the ACLA's input section is selected.

Each change detection circuit consists of one section of the register and an exclusive OR gate. For example, if both DSR\* and DSRS are logic 1, the status R/W does not set, since the output of the exclusive OR gate to which DSR\* and DSRS are applied is a high level. Assume that now the state of DSR\* is changed so that it makes a logic 1-to-0 transition. The output of the exclusive OR gate goes low, setting the status R/W which strobes the register storing the present condition of DSR\*. Now DSR\* and DSRS are both a logic 0, and the exclusive OR gate output is high. The DSR change detector is primed to respond in the same manner when DSR\* makes a logic 0-to-1 transition. Note that the register is updated every time the status R/W is set. A timing diagram of the modem interface signals is presented in figure 4-11.




Figure 4-11. Modem Interface Timing Diagram

### RING INDICATOR STATUS

Ring indicator status (RIS) is stored in a flip-flop. A logic 1-to-0 transition of ring indicator causes the status R/W to set. The setting of the status R/W causes the RIS flip-flop to be clocked to a logic 1. The next time the status R/W is set, if not caused by the toggling of the ring indicator (RI), the RIS flip-flop is clocked to a logic 0. The RI detection logic consists of an exclusive OR gate, a NAND gate, an inverter, the RIS flip-flop and a delay network. When the RI line goes to a logic 1, a low level is applied to the resistorcapacitor network, causing the capacitor to discharge through the resistor until the level across the capacitor reaches ground potential. The inputs to the RIS flip-flop are armed with a high level. When RI makes a logic 1-to-0 transition, the output of the NAND gate goes low, thereby setting the status R/W. The high level on the inputs to the RIS flip-flop is clocked into the RIS flip-flop by the setting of the status R/W. This level goes low 200 to 400 nanoseconds afterwards, then the capacitor charges to the turn-on voltage of the exclusive OR gate.

### STATUS READ/WRITE

The status R/W is reset when the ACLA puts the second status word on the LM input bus. Since ISON is applied to the direct reset of

the status R/W, this status is inhibited from setting when ISON is logic 0.

The status R/W can be set with any of the following eight signals: data-associated-status, input-loop-error, output-loop-error, or one of the five ouputs of the change detection circuit.

### DATA ASSOCIATED STATUS

Data-associated-status\* (DAST\*) is produced by an A-O-I gate and may be activated by an input-data-error (parity or framing error or data-transfer-overrun) signal. FES, PES, and DTOS are applied to the A-O-I gate. If any one is logic 1, and IBF is logic 1, data-associated-status also goes to a logic 1. The remaining element of the A-O-I gate decodes the input-supervision-report command which causes data-associated-status to go to logic 1 if OST1, COM2 and IO2 are logic 1. The input-supervision-report command is a single-pulse signal.

## **INDICATORS**

Light-emitting diodes are used to monitor the modem interface for the activity of the send-data, receive-data, request-to-send and data-set-ready. The indicators are activated with a logic 0, on, or spacing condition on their associated signals.

### SPEED GENERATORS

The receive and transmit sections of the UART require separate clock sources that are each 16 times the desired baud rate of their associated section. These clock sources are supplied by the receive and transmit speed generators. Each speed generator, under program command, can select one of four reference frequencies supplied to the CLA (by the LM or special option) and can divide it by a predetermined integer to produce the 16 times clock required by the UART. All commonly used reference frequencies are necessary to the normal functioning of an ACLA. More than one reference frequency is available between a multiplexer and the communications line adapters it is servicing. The three reference frequencies supplied by the LM to the ACLA are: RF1 (9.6 kHz), RF2 (19.2 kHz), and RF3 (153.6 kHz). The ACLA can accommodate RF4, which

is a special frequency supplied by an optional oscillator. These reference frequencies are applied to a 4-to-1 multiplexer which is controlled by receive speed ranges 1 and 2 of command word 2. The desired speed range is applied to a synchronously loaded binary counter. The counter is loaded with the levels present on RF1, RF2, RF4, and RF8. See figure 4-12. The loading is enabled by its own carry-out when the count reaches the F<sub>16</sub>, which happens on the low-to-high transition of the selected reference frequency. The carry-out pulse is NANDed with the inversion of the reference frequency to produce the 16 times clock for the receive section of the UART. The speed generator for the transmit section of the UART operates in an identical manner to the receive sections speed generator described above.






Figure 4-12. Speed Generator Timing Diagram


This section contains the logic diagram for the ACLA.


74700900 C





5-2






















74700900 E





This section covers troubleshooting, card replacement, card repair, maintenance checks, and preventive maintenance. In order for the ACLA to operate, the system must be operating.

# **TROUBLESHOOTING**

### SPECIAL TOOLS

Troubleshooting is facilitated by the use of an Extender Board, CDC Part No. 74555600. The extender board is oriented so that its female connector is on the left when viewed from the front of the card cage assembly. The extender board is inserted into the card cage assembly in place of the suspected faulty ACLA card. The ACLA card is then inserted into the guide rails of the extender board. All points on the ACLA card are thus made readily accessible for troubleshooting.

A Loop External Test Connector, CDC Part No. 74715600, may be used for off-line diagnostics.

### **TEST EQUIPMENT**

The following items of test equipment are recommended for troubleshooting the ACLA circuit cards:

- Oscilloscope, Tektronix Model 475, or equivalent
- Volt-Ohm-Milliammeter, Simpson Model 261, or equivalent.

### **ON-LINE DIAGNOSTICS**

On-line diagnostics incorporated into the communications control program are used to isolate trouble to the module level. This method is enhanced by the operator, or repair personnel, periodically checking the error counters built into the on-line diagnostic system. This method is preferred since it usually provides successful trouble isolation without creating system downtime.

## **OFF-LINE DIAGNOSTICS**

Off-line diagnostics (MST 041) are also used to isolate trouble to the module level. Solid or intermittent errors are found by using this method. In most cases, the solid error is located without difficulty, but

the intermittent error may prove more difficult to detect, and more exhaustive checks are required to isolate the error.

A loop external test connector may be used to diagnose problems in the modem receivers and drivers. This connector tests only send data/receive data, request-to-send/clear-to-send, data-terminal-ready/data-set-ready, secondary request-to-send/secondary data carrier-detector, terminal busy/ring indicator signals. System downtime is a serious problem when off-line diagnostic methods are used, and should be avoided if possible.

### PIN CONNECTIONS AND SIGNALS

The following tables serve as troubleshooting aids to facilitate the monitoring of ACLA interface signals. The LM-to-ACLA interface signals with associated pin connections are listed in table 6-1. The RS-232-C modem-to-ACLA interface signals and pin assignments for the 25-pin connections are listed in table 6-2.

### CARD REPLACEMENT

To remove and reinstall ACLA cards in the card cage assembly, proceed as follows:

#### NOTE

ACLA cards can be removed from and reinstalled in the card slots while the system is operating.

- Set CLA1 and CLA2 toggle switches to OFF.
- 2. Remove ACLA modem cables.
- 3. Trip two plastic ejectors, located at top and bottom of ACLA card handle, until tab connectors on rear edge of card are forced out of connectors on the LM backplane.
- Grasp card by handle and pull card from card cage.
- Inspect pins on cage backplane for bent, missing, or damaged pins.

### CAUTION

Ensure that the 51-pin tab connectors on the rear edge of the card are properly aligned with their mating connectors on the card cage backpanel. Cross-slotting will destroy the backpanel.

TABLE 6-1. LOOP MULTIPLEXER-TO-ACLA INTERFACE SIGNALS

ACLA Pin No.	Signal Name	Mnemonic	Function	Signal To:
18/59 <sup>†</sup>	Input Available ACLAl	IAVl	Notifies LM that ACLAl has input	LM
19/58†	Input Available ACLA2	IAV2	Notifies LM that ACLA2 has input	LM
231	Input Error	IER	Notifies ACLA of error on last input frame	ACLA
232	Input End	IEN	Notifies LM that present infor- mation is last	LM
220 thru 222	Input Format Bits 1 thru 3	IF1 thru IF3	Informs LM of address, data, or supervision on information input bus	LM
45/88 <sup>†</sup>	Input Select ACLAl	IS1	LM selects ACLAl input	ACLA
46/87 <sup>†</sup>	Input Select ACLA2	IS2	LM selects ACLA2 input	ACLA
234	Input Strobe	IST	LM notifies ACLA of access	ACLA
223 thru 230	Information Input Bits 1 thru 8	III thru II8	Information to LM (data, address, supervision)	LM
283	Output Select Clear	osc	LM deselects ACLA output	ACLA
282	Output Select	OSL	LM presents ACLA address	ACLA
271 and 272	Output Format Cell Bits 2 and 3	OF2 and OF3	Informs ACLA of address, data, or supervision on information bus	ACLA
285	Output Strobe	OST	LM notifies ACLA of information present	ACLA
273 thru 280	Information Output Bits 1 thru 8	IO1 thru IO8	Information to ACLA (data, super- vision, address)	ACLA
281	Output Error	OER	Notifies ACLA of errors in last frame	ACLA
249	Master Clear	MCL	Clears ACLA	ACLA
254	Ref Frequency 1	RFl	9.6 kHz Clock	ACLA
255	Ref Frequency 2	RF2	19.2 kHz Clock	ACLA
256	Ref Frequency 3	RF3	153.6 kHz Clock	ACLA
257	Ref Frequency 4	RF4	Special	ACLA

 $<sup>^\</sup>dagger S$ ignals are available at two different pins depending on location of card in card cage.

TABLE 6-2. MODEM-TO-ACLA INTERFACE SIGNALS AND PIN CONNECTIONS

Pin		Circuit De	Signal			
No.	Description	EIA RS-232C	CCITT V.24	To:		
1	Protective Ground (PG)	AA	101	NA		
2	Transmitted Data (SD)	ВА	103	Modem		
3	Received Data (RD)	ВВ	104	ACLA		
4	Request to Send (RTS)	CA	105	Modem		
5	Clear to Send (CTS)	СВ	106	ACLA		
6	Data Set Ready (DSR)	сс	107	ACLA		
7	Signal Ground (SG)	AB	102	NA		
8	Data Carrier Detector (DCD)	CF	109	ACLA		
9	Not Used			· .		
10	Not Used			·		
11	Originate Mode (OM) <sup>†</sup>	(non-EIA)	(non-CCITT)	Modem		
11	Secondary Request to Send (SRTS) <sup>†</sup>	SCA	120	Modem		
12	Secondary Data Carrier Detector $(SDCD)^{\dagger}$	SCF	122	ACLA		
12	Local Mode (LM) <sup>†</sup>	(non-EIA)	(non-CCITT)	Modem		
13	Not Used					
14	Not Used					
15	Not Used	·				
16	Not Used			·		
17	Restraint Detector (RSD)	(non-EIA)	(non-CCITT)	ACLA		
18	Not Used					
19	Secondary Request to Send <sup>†</sup>	SCA	120	Modem		
20	Data Terminal Ready (DTR)	CD	106.2	Modem		
21	Not Used					
22	Ring Indicator (RI)	CE	125	ACLA		
23	Not Used					
24	Not Used					
25	Terminal Busy	(non-EIA)	(non-CCITT)	Modem		
†Selection of these signals is determined by strapping options. See table 4-1.						

- Insert proven card into cage slot and firmly engage card into connector on cage backplane.
- Connect ACLA modem cables to connectors on card handle.
- Set each address switch to proper setting.
- 9. Set CLA1 and CLA2 toggle switches to enabled (on) position.

# LED INDICATORS

The LED indicators on the ACLA card handle are lighted when the LM is inputting from and outputting to the ACLA. Observing these LEDs can readily indicate modem or system errors to the operator. A blinking RD indicator indicates that the ACLA is receiving data from the modem; when the SD indicator is blinking, it indicates that the ACLA is sending data to the modem; a lighted RTS indicator shows that request-

to-send is active from the ACLA; and a lighted DSR indicator shows that data-set-ready from the modem is active.

Suspected power failure to the card may be monitored for +5 vdc at the card.

### PREVENTIVE MAINTENANCE


Preventive maintenance of the ACLAs is minimal. Excessive handling of cards may induce faults and is thus discouraged. However, the following should be performed at regular intervals:

- Use spare cards periodically to ensure integrity of the spares.
- Inspect connectors and cables for fraying or other damage.
- When a card is removed, inspect connectors at card cage backplane for bent, damaged, or burned pins.

This section contains parts lists for the asynchronous communications line adapter and associated cable assemblies. The lists are provided primarily for reference purposes. Field repair of ACLA cards by parts replacement is neither authorized by any

maintenance contract nor is such on-site repair recommended. System repair is to be accomplished via card replacement with the spares provided. However, in the event of multiple card failures, exhausting spares, the parts information is furnished.

74700900 C




ASSUMBLY   REV   CLASS   DISCRIPTION   DESCRIPTION   DES					ROL ORA	•			ASSEMBLY PA							PARTS		_
	44.	.7 (	01	U	INA	ũ	ASYNC	H UL	A FULL REZSZ VARTABLE	ŪΜ	2051	1.	1/30/77	39/	20/	79 2	/	2
	ASSI	MBE	۲,	REY	CLASS				ASSEMBLY DESCRIPTION				RELEASE DATE	PRO	CESSIN	G P.		
14	IND MBER	DW 52	,	PART	. ]	•	UANTITY		PART DESCRIPTION			IN/OUT STATUS	CHANGE ORD.	EFFE	TE	MAKE/BU	PH	Ţ
1-4   38-807901   100 P C TERMINAL HULLUM SINGLE ENJIGS   IN   PPP3   PP3   PPP3   PP3   PP3   PP3   PP3	57	à	36.	lan	0.01		40.0	P.	1 (.HTP TYP: 1489			ΙN	148646	0 91	878	PPP4	Т	Ī
17   1   20030426   200 Pt   APACTION SILVERED MICA 100 PF   IN   10   10   10   10   10   10   10   1											1.135	Liv		П	1	2223		L
0	-				;								1		i		1	li
99 A 38839913												IN				P2P4		h
33 o 3938970J 50JP C INT CKT 7404  71 A 5185813  20JP C SOURTILIPE TYPE 4J PIN 1N 108192  72 T7 B 5282925  30J IN MIRE 20AMB KYNAR GREEN IN 108192  73 C 53877814  31 C 53877814  32 C 53877814  32 D PC SOURTILIPE TYPE 4J PIN 1N 108192  73 C 5282925  30J IN MIRE 20AMB KYNAR GREEN IN 1N 108192  74 C 20491999  30J PC MONN-RELIANGULAR, MALE PLUG IN 1N 108181  75 A 7280183616  100 PC DAPALTION 1J VF 15V TANT IN 1N 108181  75 A 7280183616  100 PC JAPALITAN 1J VF 15V TANT IN 1N 108181  76 T 74513561  100 PC JAPALTION 1J VF 15V TANT IN 1N 108181  77 C 74632700  100 PC JAPALTION 1D VF 15V TANT IN 1N 108181  77 C 74632700  100 PC JAPALTION 1CH SISTERBER IN 1N 108181  78 A 74670565  100 PC JAPALTION 1CH SISTERBER IN 1N 108181  78 A 74670565  100 PC JAPALTION 1CH CONTACT 20 NOW IN 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N 1N												ΪΝ	ļ		-	PPP4		ŀ
71 A 51858133   203] PC SOURTILLEY TYPE 4J PIN   IN 088192 02278 PPP4   PPP3   A 5233553   303 PC SOURTILLEY SHIFT REG.4017499   IN 088192 02278   PPP4   PPP3   A 5233553   303 PC SONN-REJINGULAR, MALE FLUG   IN 1		.,										IN	005181	ú 22	278	PP-4		ŀ
"" J A 3233550   SD3 PD AUCEPTITEST SHIFT REGGENT/795   IA   PPP4   PPP3   PP3   PP3   PP3   PP3   PP3   PP4		_								PlN		IN						h
73 U 52029925 503 IN AIRE ZOAND KYNAR GREEN IN PPP3 (CONN-RELTANGULAR-MALE FLUG IN J00181) J22276 (CONN-RELTANGULA											7435			ΙT		۽ درند		l.
3 C 53397814 233 PC 20NN-REJTANGULAR, MALE FLUG 15 A 72013516 100 PC JAPACTTON 13 VF 15V TANT 16 C 74513561 REF 20 A 74613702 100 PC JAPACTTON 13 VF 15V TANT 21 C 74613702 100 PC JAPACTTON 13 VF 15V TANT 21 C 74613702 100 PC JAPACTTON 13 VF 15V TANT 22 C 74613702 100 PC JAPACTTON 13 VF 15V TANT 23 A 7467025 100 PC JAPACTTON 15V NOW 1 IN 24 A 7467025 100 PC JAPACTTON 15V NOW 1 IN 25 A 7467025 200 PC JAPACTTON 15V NOW 1 IN 25 A 7467025 200 PC JAPACTTON 15V NOW 1 IN 26 A 7467025 200 PC JAPACTTON 15V NOW 1 IN 27 A 7467025 200 PC JAPACTTON 15V NOW 1 IN 28 A 7467025 200 PC JAPACTTON 15V NOW 1 IN 29 A 7467025 200 PC JAPACTTON 15V NOW 1 IN 29 A 7467025 200 PC JAPACTTON 15V NOW 1 IN 29 A 7467025 200 PC JAPACTTON 15V NOW 1 IN 29 A 7467025 200 PC JAPACTTON 15V NOW 1 IN 29 A 7467025 200 PC JAPACTTON 15V NOW 1 IN 29 A 7467025 200 PC JAPACTTON 15V NOW 1 IN 29 A 7467025 200 PC JAPACTTON 15V NOW 1 IN 20 A 75009943 200 PC JAPACTTON 15V NOW 1 IN 20 A 75009943 200 PC JAPACTTON 15V NOW 1 IN 20 A 75009943 200 PC JAPACTTON 15V NOW 1 IN 20 A 75009943 200 PC JAPACTTON 15V NOW 1 IN 20 A 75009943 200 PC JAPACTTON 15V NOW 1 IN 20 A 75009943 200 PC JAPACTTON 15V NOW 1 IN 20 A 75009943 200 PC JAPACTTON 15V NOW 1 IN 20 A 75009943 200 PC JAPACTTON 15V NOW 1 IN 20 A 88882000 100 PC JC 7415 TIL UUAL 2-INPUT MAX 25 A 88882000 100 PC JC 7405 TIL UUAL 2-INPUT MAX 26 A 88882000 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 88868200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 88868200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 88868200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 88868200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 8888200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 8888200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 8888200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 8888200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 8888200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 8888200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 8888200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 8888200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A 8888200 300 PC JC 7405 TIL UUAL 2-INPUT MAX 27 A		- 1					-1						l		ı	PPP3		١
L A DE2-9099 2 DI PO APACLION TO TYPE 74JJ (SPED) IN J03181 J02278 PPP4 PPP4 PPP4 PPP4 PPP4 PPP4 PPP4 PP		ŏ									,	Lit		1	1	2224		ı
15 A 72013516	- 1	_						1 - 1				IN	333181	122	278	PPP4		١
56 U 74513561 REF PC ASYNCH CLA FULL RS232 VARIABLE IN IN PPP4 PPP4 PPP4 PPP4 PPP4 PPP4 PPP														П		PPP4		l,
2 C 74013702	56	E.					KFE	اردا			LABLE	IN			1	1	1	1.
7 C 7-632730 100 PC 1 ASULTA LAU SIFFENER 1 A 7-870525 400 PC DAP AREAY 220 PF 1 N 1 A 7-870525 400 PC DAP AREAY 220 PF 1 N 1 A 7-870525 2000 PC DAPACTOR DER CONTACT 2NJ RUM 1 A 7-870525 2000 PC PIN RT ANGLE CONTACT 2NJ RUM 1 A 7-870525 2000 PC PIN RT ANGLE CONTACT 2NJ RUM 1 A 7-870525 2000 PC PIN RT ANGLE CONTACT 3RU RUM 1 A 7-870525 2000 PC PIN RT ANGLE CONTACT 3RU RUM 1 A 7-870525 2000 PC PIN RT ANGLE CONTACT 3RU RUM 1 A PPP4 PPP4 PPP4 PPP4 PPP4 PPP4 PPP4		~										IN	i		1	AYV4	1	l
53 A 74670525							-1	1 1				La		1 1	1	2224	1	١
0														11	1	PPP4	1	1
16 A 7-873016 2100 PC CAPACITOR CER UISC .01UF 2000C IN 4 7-8730525 2400 PC PIN RT ANGLE CONTACT 200 AUM PPP4 PPP4 A 7-8730525 2003 PC PIN RT ANGLE CONTACT 200 AUM PP 10 A 7-8730525 2003 PC PIN RT ANGLE CONTACT 200 AUM PPP4 PPP4 PPP4 PPP4 PPP4 PPP4 PPP4 PP									•			L	1		1	2224	1	١,
4 A 74673025 2433 CC PIN RT ANGLE CONTACT 2NJ XUM IN 74673025 2033 CC PIN RT ANGLE CONTACT 2NJ XUM IN 74673032 2033 CC PIN RT ANGLE CONTACT 3NJ XUM IN 74673038 100 PC PIN RT ANGLE CONTACT 3NJ XUM IN 74673038 100 PC SAITCH THURCHHEEL 4 STATISM IN PPP4 PPP4 PPP 11 D 74872279 100 PC SATCH COLKAG TOGGGE 1 THRU 4 P IN PP4 PPP 12 NJ 74872278 100 PC SATCH COLKAG TOGGGE 1 THRU 4 P IN PP4 PPP 13 D 74872278 100 PC RES PKG IC UK OHMS IN IN IN 10 NJ 20 PC RES PKG IC UK OHMS IN IN 10 NJ 20 PC IC 74174 TIL HUX D F/F M/LCAK IN 10 NJ 20 PC IC 74174 TIL HUX D F/F M/LCAK IN 10 NJ 20 PC IC 74175 TIL UUAL 4/1 MUA 10 NJ 20 PC IC 74175 TIL UUAL FLIP/FLOP 1NJ 10 NJ 20 PC IC 7408 TIL UUAL FLIP/FLOP 1NJ 10 NJ 20 PC IC 7408 TIL UUAL FLIP/FLOP 1NJ 10 NJ 20 PC IC 7408 TIL UUAL FLIP/FLOP 1NJ 10 NJ 20 PC IC 7408 TIL UUAL 2-IN PUU MUX 1NJ 10 NJ 20 PC IC 7408 TIL UUAL 2-IN PUU MUX 1NJ 10 NJ 20 PC IC 7408 TIL UUAL 2-IN PUU MUX 1NJ 10 NJ 20 PC IC 7408 TIL UUAL 2-IN PUU MUX 1NJ 10 NJ 20 PC IC 7408 TIL UUAL 2-IN PUU MUX 1NJ 10 NJ 20 PC IC 7408 TIL UUAL 2-IN PUU MUX 1NJ 10 NJ 20 PC IC 7408 TIL UUAL 2-IN PUU MUX 1NJ 10 NJ 20 PC IC 7408 TIL UUAL 2-IN PUU MUX 1NJ 10 NJ 20 PC IC 7408 TIL UUAL 2-IN PUU MUX 1NJ 10 NJ 20 PC IC 7408 TIL UUAL 2-IN PUU MUX 1NJ 10 NJ 20 PC IC 7408 TIL UUAL 2-IN PUU MUX 1NJ 10 NJ 20 PC IC 7408 TIL UUAL 2-IN PUU MUX 1NJ 10 NJ										LUE .	Sava C			1 1		PPP4	1	Ŀ
5 A 7-073028 2033 rd PIN RT ANGLE CONTACT SKU ROM IN 74873032 230 PC 25ctor RR CR CARRY HT NYLON 14 20 20 20 20 20 20 20 20 20 20 20 20 20												La	İ	11	1	1224	İ	L
10															1	PPP4		l,
11 A 7467058										NYL	4	L		1 1	1	بدوور	1	L
67 A 74072299		Δ												1 1	1	2224		h
1 U 74872578 100 PC ASYNC LLA RS232 VARIABLE FAG. IN IN 10 A 75009943 200 PC RES PKG 1C UK OHMS IN IN IN 10 C2278 PPP4 150 A 86861700 100 PC IC 8214 TTL DUAL 4/1 MUA. IN 10 B08181 02278 PPP4 19 A 86862800 100 PC IC 74175 TTL QUAD C FFF M/CLEAR IN 1063181 02278 PPP4 16 A 86865700 300 PC IC 7428 TTL DUAL FLIP/FLOP 14 JUBIST 10 C2278 PPP4 16 B 86865700 300 PC IC 7485 TTL QUAD C 15N EXCL UR 13 108381 02278 PPP4 17 10 B 86865700 300 PC IC 7485 TTL QUAD C 15N EXCL UR 13 108381 02278 PPP4 17 10 B 86865700 300 PC IC 7485 TTL QUAD C 15N EXCL UR 13 108381 02278 PPP4 17 10 B 86865700 300 PC IC 7485 TTL QUAD C 15N EXCL UR 13 108381 02278 PPP4 17 10 B 86865700 300 PC IC 7485 TTL QUAD C 15N EXCL UR 13 108381 02278 PPP4 17 10 B 86865700 300 PC IC 7485 TTL QUAD C 15N PC IC 15N PP4 17 10 B 86865 TTL QUAD C 15N PC IC 15N PP4 17 10 B 86865 TTL QUAD C 15N PP4 18 18 18 18 18 18 18 18 18 18 18 18 18										THE	J + P	IN		1 1	1	2224		1
00 A 75009943												In		1 1	1	2124	1	1
25 A 8088700 100 Pt 10 8214 TTL DUAL 4/1 MUA IA 08481 02278 PPP4 4 8088290 100 Pt 10 74174 TIL HEX D F/F M/OLCAN IA 0848290 102278 PPP4 4 8080290 100 Pt 10 74174 TIL HEX D F/F M/OLCAN IA 08485400 100 Pt 10 74175 TIL DUAL FLIP/FLOP 1A 108881 02278 PPP4 1A 108885700 200 Pt 10 7485 TIL DUAL FLIP/FLOP 1A 108886 00 300 Pt 10 7485 TIL DUAL FLIP/FLOP 1A 108886 00 300 Pt 10 7485 TIL DUAL FLIP/FLOP 1A 108881 02278 PPP4 1A 108886 00 300 Pt 10 7485 TIL DUAL FLIP/FLOP 1A 108881 02278 PPP4 1A 108886 00 300 Pt 10 7485 TIL DUAL FLIP/FLOP 1A 108881 02278 PPP4 1A 10														1 1	1	PPP4	1	П
36 A 88882800 100 PC IC 74174 TIL HEX D F/F M/CLEAK IN 068181 02278 PPP4 49 A 88882900 200 PC IC 74175 TIL QUAD D F/F M/CLEAK IN 068181 02278 PPP4 38 A 8888500 300 PC IC 7488 TIL QUAD 2-IN EXCL UR IN 068181 02278 PPP4 46 A 88885700 200 PC IC 7488 TIL QUAD 2-IN EXCL UR IN 068181 02278 PPP4 47 A 8888500 300 PC IC 7488 TIL QUAD 2-IN PLOT MUX IN 068181 02278 PPP4 47 A 8888700 200 PC IC 7408 TIL QUAD 2-INPUT MUX IN 068181 02278 PPP4 47 A 8888700 200 PPP4 47 A 888										AUA		I.	003181	022	278	2224	1	١,
49 A 8888290											LEAK		363181				1	١
38 A 8885900 300 PC IC 9024 TTL DUAL FLIP/FLOP IN JUBISI 022278 PPP4 46 A 85885700 200 PC IC 7486 TTL QUAD 2-IN EXAL OR IN JUBISI 022278 PPP4 37 A 8866406 300 PC IC 7458 TTL QUAD 2-INPUT MUX 37 A 8866406 300 PC IC 7458 TTL QUAD 2-INPUT MUX 38 A 88697JJJ 300 PC IC 7458 TTL QUAD 2-INPUT AND IN JUBISI 022278 PPP4 51 C 94288224 40J PC IC 7458 TTL QUAD 2-INPUT AND IN JUBISI 022278 PPP4 56 A 96744154 100 PC IC 7458 TTL QUAD 2-IN PDS ANNO IA JUBISI 022278 PPP4 404868 TTL QUAD 2-IN PDS ANNO IA JUBISI 022278 PPP4 404868 TTL QUAD 2-IN PDS ANNO IA JUBISI 022278 PPP4 404868 TTL QUAD 2-IN PDS ANNO IA JUBISI 022278 PPP4												IN	008181	022	278	2224	1	١.
46 A 856M5700 200 PC TC 7486 TTL QUAD 2-IN EXCL UR IN 008181 022278 PPP4 37 A 6846640 300 PC TC 7405 TTL QUAD 2-INPUT MUX 35 A 86697303 300 PC TC 7405 TTL QUAD 2-INPUT MUX 30 A 86697303 300 PC TC 7405 TTL QUAD 2-INPUT MUX 30 A 86697303 300 PC TC 7405 TTL QUAD 2-INPUT MUX 30 A 8674104 1N 306181 022278 PPP4 31 D 94288224 400 PC TC 7405 TTL QUAD 2-IN PDS MAND IN J06181 J22278 PPP4 40 A 86744104 IN J06181 J22278 PPP4 40 A 86744104 IN J06181 J22278 PPP4 40 A 86744104 IN J06181 J22278 PPP4																PPP 4	1	I
37 A 00086-00 300 P. TO 74157 TTL QUAD 2-IMPUT MIX IN 308181 022278 PPP4 51 C 9428824 433 PC LO 7406 TTL QUAD 2-IMPUT MIX IN 308181 022278 PPP4 61 C 9428824 433 PC CONNECTOR COUKING CEVICE 60 A 96744194 140 PC IC 7443 TTL QUED 2-IM PUS MAND IN 308181 322278 PPP4 61 MUSER OF LINE ITERS = 73	1												008181	022	278	PPP4	1	ŀ
35 A 8697333 333 PC TO 7400 TTL QUAD 2-IMPUT AND IN 300181 02278 PPP4 11 0 94288224 403 PC CONNECTOR LOCKING CEVICE IN 1 300181 022278 PPP4 130 PC IC 7435 TTL QUAD 2-IM PD5 MAND IN J30181 322278 PPP4 1404 PC IC 7435 TTL QUAD 2-IM PD5 MAND IN J30181 322278 PPP4 1404 PC IC 7435 TTL QUAD 2-IM PD5 MAND IN J30181 322278 PPP4		- 1												0 2/2	270	PPP4	1	ŀ
611 0 94288)24 433 PC CONNECTOR LOCKING CEVICE IN 25 A 36744194 130 PC IC 743 TIL QUED 2-IN POS MAND IN J36181 322278 PPP4 1408ER OF LINE ITEMS = 73													303181			10004	1	Į,
26 A 967-4154 130 PC IC 7405 TTL QUED 2-IN POS MAND IN 306181 322278 PPP4												Li		LΤ	1	PPP4	1	ŀ
NUMBER OF LINE ITEMS = 73		Ă									HAND		JJ8181	122	278	P224	İ	l
None of Lane Trains	- 0	-	'				7.0	"				-"		17	7	1	1	1
HIGHEST FIND NOMEER = 72							- 1		HIGHEST FIND NUMBER =	72					1			I

44	. 7 (	001	U	IteA	U	ASYNC	ان ۱	A FULL RS232 VARIABLE	DM	2551	1:	1/30/77	09	1201	779	1/	2
ASS	402		REV	CLASS	ow SI			ASSEMBLY DESCRIPTION	DEBIGN SOURCE	PIRET		RELEASE DATE	-	DATE	нс	PAGE	_
IND	DW SZ	_	PART			UANTITY	UNIT				IN/OUT	CHANGE ORD.		PATE	MAKE/	מיים	
-	82	-					MEAS.	PART DESCRIPTION			-	HUMBER	200	ECTIVE	MAKE/ PAR TYP		4
62	4		0061			200		SOR MACH FLAT FHE H NO	3. 2		IN			11	444		1
12	٠		333			300	Pu	RIVET TUBULAR			IN	İ		11	PPP		١
13	L		333			500	ماتم	RIVET TUBULAR			Lit			11	999		1
ćδ	A		125			200	100	HEXAGON MACHINE SCREW	NU I.	د	IN	l	1	1	PPP		ı
63	A		125			200	70	PLAIN WASHERS		.	L	[		1 1	227		١
64	4		125			233	ند	SPRING LUCK WASHERS (		'	IN				PPP		
52 39	A	1	111	1		3) 0	PU	INTEGRATED CIRCUIT 74	-21		Į.i	į.			ووو		1
27	A		112. 112:			000	20	INT CKT 74L03			IN	1		11	555		١
29	A		116			70 C	υ	INT CKT 74LU4 Integrated Circuit 741	0.3		IN	l			222		ļ
41	A		117			400	Pù	IC-SYNG + BIT COUNTER	74.	1 6	IN	ŀ			PPP		١
÷1	A		125			200	20	I.C. TRIBUZA UNIV. AS			IN	į.		11	100		١
45	A	1	134			100	PC	IC QUAD EXCL ORNOR		4333	IN	1		1 1	PPP		ı
24	A		142			800	20	IG 74251		+530	IN			11	255	- 1	1
28	A		142		•	408	PU	MIGROCIRCUIT TYPE 74L:	0 T	T. 2	IN			11	PPP		١
55.	A		143			100	ا م	AIGROCIRCUIT TYPE 74L			IN	l		11	929		ı
5 J	A		143			233	Pù	ALCHOCIRCUIT TYPE 74L			IN				PPP		١
43	A		143			200	Pu	IL 74L54 ITL 4-WD AND			In				200	- 1	١
31	Á		143			+133	ت م	AIGROCIKOUIT TYPE 93L		THAKE	LN			1 1	PPP		ı
56	A		143			200	Pú	MIGROCIRCUIT TYPE 952		14 6	IN	1		1	PPP		١
48	Ã		144			200	ا کی	MICKGOIRCUIT TYPE 74L			IN			11	PPP		١
58	_		156			200	PU	10 74L55 J	,, 4	911	IN	l		H	PPP		ł
47			156	(		+00	ند	Iù 74699 J			IN	l		1 1	556		ł
30	À		158			100	Pû	I G 9300 74195			IN	368181		2276			١
51	A		161			200	-0	I.C. TYPE 7+05 TTL-HE	. T	(227	L	308181		227			١
57			163.			+00	نو	I 1489A RECEIVER RS2			IN	008246		0978			١
57	Ĺ		163			400	ند	IU 1489A RECEIVER RS2			JUI	000246		1379		٠.	
32	C		163			100	Pú	IL 9321 TIL BUAL BEGO			IN	308181		2276			١
42	Ă		184			+30	Pü	IS 74L85 4BIT MAGNITOR		ادروري	I	000101	" 4	۲4''	ددم		Ì
20	C		533			200	نج	RES FXO .25W 47J CHMS			ĪN				PPP		١
23	Ü		5 G at			433	Pú	RES FAU .25W 1333 CHM			IN			H .	444	- 1	١
19	Ü		504			200	ي م	RES FXD . 25W 51JJ CHM	_		IN	l		-	1000		
22	ũ		500			200	Pú	RES FXU . 25W 6200 CHM			IN				PPP		١
72	Û		519			200	PU	REGILFIER SILICON 750			IN				ووج		1
18	č		521			200	Ρů	NOT FOR NEW DESIGN (C.		TTOR	IN				PPP		١
54	A		100			400	ند	IC CHIF. TYPE 1486			In				بروم	1	1

7-3/7-4


wn	LEY	ENT	IAT	18	1/2	CC	ITAC	ROL D	ATA				<i>C,</i>	AL	92	E	A55)	/	reery/	DOCUMENT	NO.		REV
HKD HG	8	1	n!	1/3/	5:75	COP	MMU	NICATI OCTS D	ONS	•	A.	5)	//	Ç	HI	BO	NUUS 103A/11	£5232		74657	<b>7</b> 00/0	23	D
FG PPR				‡			ODE	IDENT		FIRS	T US	ED	OH				0-00			s	HEET /	OF	6
		SI	IEET	RE\	/1510	ON	STA	ATUS										REVISIO	N REC	ORD			
$\Box$		$\Box$			П	T	T	$\Box$		6	5	4	3	2	1	REV	ECO	DESCR	IPTION		DRFT	DATE	APP
		$\prod$		Γ	П	T		$\perp$	Π	-	-	-	00	OŨ	œ	00	-	PRELIM	RE	LEASE	ML	1031.4	
Ш		Ш		L	П	$\perp$	$\perp$		П	-	-	1	8	_	_	01	-	REV OTY FON			LA	1-3-75	
		Ш	$\perp$	L	Ш			┸		_	-						05360	CL'B" PRE	RELE	ASED	PAI	1-10-25	
Ш	$\perp$	Ш		L	Ц	$\dashv$	_		Ш	_	-	_	_	_	-	03	<del></del>	CL II COUN.	CONTA	CT CHG	Peng	1-11-77	alo
H	+	H	+	-	Н	+	$\dashv$	+	+	-	_	04	00	04	04	04	08139	FIND NO.5 0 ADDED: BL			ELG	1-19-78	200
П		П	$\top$	Ī	П	T	T	$\top$	$\sqcap$	-	-	Α	Δ	Α	Α	Α	08063	CLASS A	RELE	EASE	TP	1-27-78	90
П		П	Т	Γ	П				П	-	-	A	<i>Z</i> 3	8	3	B	08290	ADDED TA	1357	0 046	AV	5-10.78	
Н			-	L	H	4	$\dashv$	$\perp$	H	-	_	A	B	С	С	۰.	08744	CORRECT HOOD			178	7-12-79	V
_	_	1 1		_	+ +			<del> </del>	$\Box$	D	D	D	D	D	D	D	08622	CORRECTED ADDED : WIF			70	8-22-79	×
╢	Chang appro- per Cl	es to val ( DC-S1	of all	locu Usi	ment	Lec	ųvir sion:																
L_	AALO:	30																					
OTES	<b>S</b> :																						
																					PL 746	57700	olo
																						ED LIST	7-,
	246-01-0	15.002	DIETE	BICL			E A D.	DINT	1000				_	_							or inch	PRINTED	_

ලව	COMMUNICATIONS SYSTEMS DIV. Anaheim, Calif. 92803	34015	SHEET 2 OF 6	A	74657700/03	D D
	NOTES:					
	I. WORKMANSHIP PEI	R (DC-SPE	C 10120300.			
	ANGLE OF CABLE	EXITING C	ONNECTOR HOUSIN	<b>G</b> TO	BE 45°.	
	3 SHIELD IS TERMIN.	ATED TO T	HE CONNECTOR S	BHELL	# PIN 1.	
	FIND NUMBER 9 DIV OF MFG , REV (E.G. 12/78) PER	, CONNECT	TOR NUMBER PLA			
	Ø PI END TO BE CO	DLOR IDEN	TIFIED BLUE WITH	FIND	NUMBER 10 .	
	STRIP BACK INS	ulation a	T BOTH ENDS OF	WIRE	.25 (6.4mm).	
	A SLEEVE ALL BA	RE WIRE	USING FIND NO.	13.		
FORM 19245	02 015 092 10/78 DIETERICH-POST CLEARPRINT 1020				PRIN	TED IN U.S.



MDM COMMUNICATIONS DIV Sente Ane, Celif. 92704	SION CODE IDENT	SHEET A OF 6	74657700	2/03
		•		
CDC NO	LEÑ	VGTH	RTN NO.	
	<i>FEET</i> ±0.5 FT	METERS ±.15 METERS		
74657700	50.0	15.24	31770	
74657701	100.0	30.48	38097	
74657702	150.0	45.72	38098	
74657703	200.0	60.96	38099	
			<u></u>	
	T465 7700 7465 7700 7465 7702 7465 7702 7465 7703	### 34015  ### Ana, Call. 92704  ### CD.C NO.  ### 10.5 FT  ### 10.5 FT  ### 77.00  #### 77.01  #### 100.0  #### 77.02  #### 150.0  #### 77.03  #### 200.0	### CDC NO.    LENGTH   FEET   METERS     ±0.5 FT   ±15METERS     7465 7700   50.0   15.24     7465 7701   100.0   30.48     7465 7703   200.0   45.72     7465 7703   200.0   60.96	### CDC NO.    LENGTH   RTN NO.

• 7-6



FORM 19245-01-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.

CONTROL D		CI		NICATIONS Santa Ana, C			S DIV			E IDENT 34015		SHE	ΕT	60	)F 6	5	w	L	DOCUMENT NO. 74657700/03 P.EV.
CONDUCTOR IDENT,	FIND NO.	GA (RE	.UGE EF)			NGTH PROX)		OR	IGIN	PIN	ACC FIN	ESS D NO.		DEST	NATIO	PIN	ACC FINI	ESS D NO.	REMARKS
/	7	2	2	SHIELD		4	coi	VV.	PI	/	Γ.	5	co.	W	P2	1.	-	1	PROTECTIVE GNO (AA)
2				BLK					1	2		1	П		1	2		1	TRANSMITTED DATA (BA)
3				BRN		1				3		T				3			RECEIVED DATA (BB)
4				RED		35				4						4			REQUEST TO SEND (CA)
5				OEN		(p)				5						5			CLEAR TO SEND (CB)
6				YEL		7A.81				6						6			DATA SET READY (CC)
7				GRN		376				7						7			SIGNAL GND (AB)
8				BLU		7				8						8			RCVD LINE SIG DET (CF)
9				VIO		SHE				20					T	20			DATA TERM READY (CD)
10				GRY		13				22		1			7	22		1	RING INDICATOR (CE)
11				WHT	,	F				25		5				25	4	1	TERM BUSY (-)
12	1		1	NUHT/BLK		T		,	1				7		1				NOT USED
13	7	2,		WHT/BLK		1	CON	W.	PΙ				COL	W	P2				NOT USED

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.


G	Ξ	00	1C 1C	ŢΠ	ROL Ora	. D/	ATA ON			AS	S	El	M	В	L١	Y	P	AR	TS	LI	ST			s = \$	PARE PA	RTS
7465	77	ว่า		c	CLA	A	ÜEL	A١	A S	SYNC	H R	Sz.	32	Τυ	1 (	3A	11	ВM	2551	3 1	1/29/78	09	/1	1/7	9 1/	1
ASS NU	EMB MBE	LY A	^	Eν	CLASS	DW 5Z				ASSE	MBLY	DESC	RIPT	гон				DESIGN	FIRS	T E	RELEASE DATE	Ŀ	ROCI	SSIN	e PA	GE ABER
FIND	DW 5 Z	Γ	P.A	RT IDER			UANTIT	*	UNIT					PART	DES	CRIPT	ION			IN/OUT	CHANGE ORD.	Τ.,	DATE		MAKE/BUT	PN S
13 12 9 3 2 5 1 4 7 10 6	C A A A A	249516226627744	54 29 01 01 01 87 87	83 64 22 35 36 36 16	C1 00 02 02 06 32 31 33		3 2 2 1 11 11 0 J J	00	PG IN IN PC	HIR HOU SOU SOU SOU SON GAB	E,ÉL, EL, B, SE, N, SE,	LECULAR CONTROL OF THE TAIL TH	ABLOVE HONE OF HOME OF HOME OF HONE OF HONE OF HONE OF HONE OF HOME OF HOME OF HOME OF HOME OF	.24 (CTO) CTO) CTO) CONE CONE CONE COL	GAMAR MAR ENG LNG VI	1, P) RKII S100 S20 CTON	VC, LC, LC, VC, LC, LC, LC, LC, LC, LC, LC, LC, LC, L	OA S OTH	K	IN IN IN IN IN	J38622 J38500 J38503 J38622	18	22		PPP3 PPP3 PPP3 PPP4 PPP4 PPP4 PPP3 PPP4 PPP4	2
A 2709	RE	v, 7+1	5				PROJE	ET EN						TA					-	<u></u>		L			Printed in	U.S.A.


465	77	J 1	1	ا د	CL A	Α	CEL	A١	r AS	YN	, CI	LÂ	Tu	1 )	3 A	10	)FT	DM	2551	J 7	/23	178	09.	/1	1/7	9	1/	1
ASS	EMB	LY A	A	٠٠	CLAS:	ow 52				ASS	EMBLY	DES	CRIP	TION				DESIGN SOURCE	FIRS	T E	RELE	AS E	P	ROCE	551N	•	PAGE	A
IND MBER	DW 37	Г	PA	RT	7	_	UANTII		UNIT	Г				PAR	. 055	CRIPT	0×			IH/OUT STATUS	CHAN	GE ORD.	T	DATE		MAKE	/BUY p	, T
	_	24!			06			a o	+	81.	Full	I NG						LE B	ul Z	IN		290	37	-		MAKE PPF		١
		24						50										L,BL		IN		298	37			225	- 1	1,
9	8	39	291	64	80		2	00								RKI				IN	068	622	u 8.			PPF		1
-		51						þo			D (									IN	830	29 C	0.7	26	78	226	4	1
		621						þο					KŁ	Т,Н	1005	SINO	25	PIN		ĬN	600	290	0.7	26	78	PPF	4	N
		621							رم		KE									IN		290	07			PPF		h
		62.													INC	2 2 5	PI	N		IN		290	07			PPF		1
		741									TA(				our					In		290	07			226		ı
		741				1	233		IN	CAC								OA S Oth	HIEL	IN		290	07			PPF		1
		74						66			AI					CRE		UIH	910	In		622	37			926		10
٦	^	' '		,,,	••		-	1	r	~~ .	~ 11	4L.				OURE	. "			1.4	300	022	100		9	PPF	*	ľ
																	s = =		11									


• 7-8

<b>3D</b> CONTI	ROL DATA DRATION	ASSEMBLY PA	RTS I	LIST	S = SPARE C S = SPARE I N = NON SPART	PARTS
46577J2 D	CLA A LOL A	Y ASYNG GLA TO 1334 153FT D	M 2551	37/23/76	09/11/79 1	1/1
ASSEMBLY REV	CLASS DW 52	ASSEMBLY DESCRIPTION D	ESIGN FIRST OURCE USAGE	RELEASE DATE	PROCESSING DATE N	PAGE
IND DW PART MBER SI NUMBER	QUANTITY	UNIT PART DESCRIPTION	IN ST	OUT CHANGE OFF.	DATE MAKE/E	UY PH
12 [C 2*5*43* 9 B 39296* 3 A 518922 C 620135 5 A 620135 1 A 620137 7 A 7*8716 A 7*8716 A 7*8736	00   200 02   200 02   100 06   1103 07   1103 01   1103 01   1103 01   1400 07   1400	IN MIRE, ELECT, 24 GA, PVG, ULP  CLABEL, CABLE MARKING  PG HOGO JONN, ECKET, MOUSING 25  PG SJOKET  PC GONN PIN HOUSING 25 PIN  PC GONTACT PIN  IN SASLE 13 LUNDUGTOR M UIN  IN TAPE 374 HIDE VINYL GLO  PC RETAINER MALE SGREM	PIN A SHIEL TH BLU	IN 000622 IN 008296 IN 008296 IN 008296 IN 008296 IN 008296 IN 008296 IN 008296	072678 PPP- 072678 PPP- 072678 PPP- 072678 PPP- 072678 PPP- 072678 PPP- 072678 PPP- 072678 PPP- 072678 PPP- 072678 PPP- 072678 PPP- 072678 PPP-	3 1
	380.62° K		11			

46577	'n.	3	ũ	CLA	Α	ر څنه	A١	r AS	YNU	ÚL	н T	<b>ن</b> 1	J 3 A	23	JF 1	DW	2551	3	7/23/76	89	/1:	1/7	9 1	/ 1	
ASSEMB HUMBE	LY R		REV	CLASS	5 0 W				ASSE	MBLY	DESCR	PTIO	N .			DESIG			MELEASE DATE		PROCE	55!N	4 P	AGE MBER	
IND DW	Γ	N.	MBE			JANTIT	.,	MEAS	Ţ				ART D	ESCRIPT	ION			H/OUT	CHANGE ORI	,	DATE	VE	MAKE/BU PART TYPE	Y PN	i,
2 C 5 A 1 A 7 A 10 A	35660677	20: 20: 20: 20: 20: 20: 20: 48:	964 923 134 134 134 714	3 01 + 00 2 02 5 02 5 06 7 J2 5 3 3 5 7 4 5 11	2	2 1 11 11 4 JJ	00000000	P	LAB HOU CON CON CAB	EL, D C N,S KET N P TAC LE 3	CA UNN OGK IN T +	HOU IN WIO	HA TOR HOU JSIN JNOU JNOU	RKI ISIN IG 2	NG G 2 S F K W		SHIEL N	IN IN IN IN IN IN IN IN IN IN IN IN IN I	004293 368420 664296 064296 064296 134293 134293 134293 134293	08 07 07 07 07 07 07	200000000000000000000000000000000000000	78 78 78 78 78	PPP4 PPP4 PPP4 PPP4 PPP4 PPP4 PPP4 PPP		22222222
																		No. co. de la caracteria de la caracteri	Andread and the state of the st						







317/1-000 000 CODE IDENT DOCUMENT NO. ्यासिति जेसे COMMUNICATIONS PRODUCTS DIV. Santa Ana, Calif. 92704 SHEET 4 17 1 34015 FIND NO. 4 REF SOLDER WIRE TO CONNECTOR SHELL GND WIRE SOLDER WIRE TO GND CONN. HOOO OMITTED FOR CLARITY SCALE : NONE FORM 19245-01-015-092 DIETERICH-POST CLEARPRINT 1020 PRINTED IN U.S.A.

ě		(EV	EN	THE	Z	19/31/	74	CO	ITR(	ם וכ	ATA	TITLE			$\overline{Z}$	H	BL	E AS	SY		UMENT I	10.		06V
CHK ENG	_	D	R	m	/			COM	MUNI	CATIO	INS		F)	4	N	10	4R	ERMI	IS <i>R52<b>32</b></i>	DN 7	7465	79	00	جر
MFG								Santa	Ana,	TS DI Co. 92	V. 704			5 ON	_			<u> </u>			SH	EET /	OF	 
		<u> </u>					_]		340	15			4/3		<u>~</u>		3/	777-00	<del>9-070</del>					
			S	HEE	T	REVIS	10	N :	STAT	tus									REVISIO	N RECORD				
_	4	4	┺	L	Ш	$\perp$	1	$\perp$	$\perp$	$\perp$		$\sqcup$	$\perp$	$\perp$	-	1	REV	ECO		IPTION		DRFT	DATE	APP
_	_	$\perp$	┸	ļ	Ш	4	4	┵	4	$\perp$	L	Ц	_	_	-	-	00		PRELIM		E	ML	1031-74	
$\dashv$	-	$\perp$	$\bot$	↓_	Ш	_	4	4	1	1		$\Box$	_	_	-	-	01	<u> </u>	REV NOTES .			44	1-2-75	<u> </u>
$\dashv$	-	4	+-	⊢	Н	_	+	1	4	$\perp$	L	Н	_	$\perp$	+-	-			<del></del>	PELEASO	50	PAGE	1-10-25	
-	4	+	+	ـــ	$\sqcup$	_	4	$\perp$	╀	↓_	Щ	Ш	_	4	0	_			SEE ECO			4	5-5-7	ALL
$\dashv$	-	+	+	ـ	$\sqcup$	$\dashv$	+	4	╀	1	Ш	$\Box$	4	$\perp$	1	-		06707	CLIF COUNT. C	CONTACT	CHG,	OPM	1-41-77	
	$\perp$	+	$\perp$		Н		$\dagger$	$\pm$	+	+		$\forall$	+	+	F	F	F	08/39	FIND NO. 3 D ADDED: BLK			FLG	1-19-78	av
	$\perp$		L	L			Ι	$\mathbf{I}$	$\perp$						Γ	Π				· · · · · · · · · · · · · · · · · · ·				
							Ŀ										l	1			*		İ	
	$\perp$				Ш		$\perp$	L									l	l						
	_	$\perp$			Ш	$\perp$		$\perp$	$\perp$						Π		Ì		İ					
_	_	丄	$\perp$	L	Ш	$\perp$	$\perp$	$\perp$	丄				$\perp$	$\perp$	L		ı	İ					l	
_	$\perp$	$\perp$	┸	L		$\perp$	$\perp$	┸	上			Ш					l		1					
_	_	_	┺	L	Ц	$\perp$	1	$\perp$	L	$\perp$			$\perp$		L				· ·					
_	_	$\perp$	丄	L	Ц		Ţ	┸	┸	$\perp$			$\perp$		L									
_	_	4	╄	↓_	Ш	4	1	4	┸	丄		4	$\perp$	$\bot$	L	L								1
Ш			_	L		丄	L	┸			Ш			丄	L	L		<u> </u>						
NO	TES	:																						
																					0	ETACH	ED LIST	s
FORM	A 192	46-01-6	015-09	92 DI	ETER	ICH-P	ST	CLE	ARPR	INT 1	020												PRINTED I	N U.S.A.


3/771-009-070 CODE IDENT DOCUMENT NO. CONTROL DATA - MDM COMMUNICATIONS DIVISION SHEET 2 OF 2 34015 74657900 NOTES: WORKMANSHIP PER CDC-SPEC 1012 0300. ANGLE OF CABLE EXITING CONNECTOR HOUSING TO BE 450 SHIELD IS TERMINATED TO THE CONNECTOR SHELL AND PIN I FIND NUMBER (4) TO BE MARKED PER 10121508 WITH PART NUMBER 7465 7000, CONNECTOR NUMBER PI OR P2, AND SERIAL NUMBER. PI END TO BE COLOR IDENTIFIED BLUE WITH FIND NUMBER (7) STRIP BACK INSULATION AT BOTH ENDS OF WIRE .25(6.4mm). SLEEVE ALL BARE WIRE USING FIND NO. 13.


FORM 19245-00-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.

35	CONTRO	DŁ DATA RAŢION		ASSEMBLY F	ARTS	LIS	ST	N = NO	RE PARTS SPARE PARTS
74657	900 G	CLA A CBI	AY A	SYNC RS232 TO TERMIN	L DM 2551	0:	1/29/78	01/29/7	8 1/
ASSEMBL	Y REV C	LASS DW 52		ASSEMBLY DESCRIPTION	DESIGN FIRST SOURCE USAGE		RELEASE DATE	PROCESSING DATE	PAGE NUMBER
IND DW MBER SZ	PART NUMBER	QUANTITY	UNIT MEAS.	PART DESCRIPTION		IN/OUT	CHANGE ORD.	DATE M.	AKE/BUY PH PART HE
110 25 110	150034 245347 245483 518922 519047 620135 620136 748716 748716 748736 942880	06 01 02 01 02 06 06 10 00 REI 32 60 74	od Pd	WIRE LIST ASYNC RS2: CABLE 9 CONDUCTOR TAPE 3/4 WIDE VINYL RETAINER MALE SCHE	ABLE BULK  25 PIN  CABLES 2 TO TERM W OA SHIE CLOTH BLU  VICE	1	008500 008500		PPP2 PPP15 PP P 4 PPE44 PPPP4 PPPP4 PPPP4 PPPP4

• 7-14






ali- a cita con a a a como			<i>-3</i> 7	1773 - 009 - 070	7
Chille 1	MPM COMMUNICATIONS DIV Santa Ana, Calif. 92704	1510H CODE IDENT 34015	SHEET 3 OF 4	DOCUMENT NO. 74658300	REV.
	CDC NO	LEN	IN NGTH	RTN NO.	
		<b>FEET</b> ±0.5 FT	METERS ±.15 METERS		
-	7 <del>1</del> 658300	50.0	15.24	3/773	
-					
-		******			
L					

FORM 19245-00-015-092 DIETERICH-POST CLEARPRING 1020

PRINTED IN U.S.A.



WH.	$\underline{\mu}$	TVE	N	TH.	77	1%	4/74	Ĉ.	ONT	ROL	DA	Α	TITLE			4	<i>-</i>	9 <i>B</i>	72	E AS	55 Y		ď	effi X	<b>90</b> CU	MENT	NO.			mt v
HKD	L	_	_	_		L									5 Y					NOUS		22	1.	DN	フ	41	558	77	00	A
HG	1	1/2	1	<		1	5-73	CO	MMU	RIC/	ATIO	18	7	ŕŽ	<b>5</b>	10	77	بخز	1	MODE	Û		ľ	٠.,	1	-	_	_		1
#G	<u> </u>					╀		Ser	ta A	na, Ca	. 927		FIRST	US	₹D 0	N							+			7				_
PPR	H					╀		ľ		1015		1					3	//	7	23-04	D9-L	70	7			1	HEET	/	OF	2
			S	HEE	T	REV	1510	ЭН	ST	ATU	JS							Τ				REVISI	ON	REC	ORD					
П	I			_						٦	П	T			Т	Z	2 7	1	<b>v</b>	ECO		DES	CRIP	TION			DR	FT	DATE	APP
П							П				П	T	T		Т	6	O D	D	٥	_	PR	ELIM	R	ELET	95E		77	Z	10-30-	
$\sqcap$	٦						П			╛	╛	╛	7			b	do,	0	/	-	REV.	REV	151	av	STA	TU.	300	4	12-17-74	
$\sqcap$	٦						П				_	7	1	7		0	20	0	2	-	REV	NOTE	3				4	•	1-9-75	<u> </u>
$\sqcap$	┪				Г	Г	П	$\neg$	╗			┪	寸	7	$\top$	þ	20	10	3	05360	CL	BA	ÆK	EL	AS	E	20	4	1-10-2	
							П		┪	寸	$\neg$	1	T	1	$\top$	_	20	-		06707					_				1-11-77	AVI
П							П						I		コ	1	50	a	5	08139	4	NO. 3					EL	6	1-19-70	DH
$\perp \perp$							Ш									$\perp$					<i>400</i>	EO: B	UK	WIK	E 16	CND	יי		1778	au
$\perp \perp$																14	A	1	7	08063	CLAS	'S "A'	RI	ELE	ASE	CB	MI	J	1-27-78	8
$\perp$																	I	Ι												
Ш							Ш									$\perp$	$\perp$			1	ļ									l
$\Box$															$\Box$	$\perp$		]												
$\coprod$																Ι		]		İ	į									1
$\perp$																Τ	Τ	1												
													Т			Ι	T										1			l
$\perp$							П				П					Т	Т	1												
$\coprod$									I				T			Т		1	j	l										l
$\Box$									П	П	П	П	Т		П	Т	Т	1			l									ŧ
NOTES	<u>;</u>																													
																-														
																										-	DETA		D LIST	
ORM 193																											UEIA	_	PRINTED I	

				3,	773-009-070	
ONTROL DATA	MDM COMMUNICATIONS DIVISION Sents Ans, Calif. 92704	CODE IDENT 34015	SHEET 2 OF	2 DA	DOCUMENT NO. 74658300	) Rev.
NO	TES:			•		
<i>L</i>	WORKMANSHIP PER	CDC-SP	EC 1012030	0.		
	ANGLE OF CABLE	EXITING L	CONNEC TOR	HOUSING	TO BE 45.	
	SHIELD IS TERM					
A	FIND NUMBER (9) NUMBER 7965830 SERIAL NUMBE	O, CONNE	ARKED PER ECTOR NUI	10121508 1BER PI	WITH PART OR P2, AND	
A	PI END TO BE	COLOR ID	ENTIFIED	BLUE L	JITH FIND NUMBE	R (10).
$\stackrel{\triangle}{\nearrow}$	STRIP BACK INSUL					
À	SLEEVE ALL BARB	E WIRE US	ING FIND I	VO. 13.	•	
					•	
	DIETERICH-POST CLEARPRINT 1020					


**GD**CONTROL DATA CORPORATION

## **ASSEMBLY PARTS LIST**

SPARE CODE
S = SPARE PARTS
N = NON SPARE
PARTS

13 C 24534706	ASSI	EMBL MBER	300	RE	4	CLAS	1	-		.,		YNCH			-	103		DES	_	2551	+	1/29/78	O1/29	NG P	AGE MBER	1
13 C 24534706 12 C 24534706 13 IN SLEEVING ELEC SHRINKABLE BULK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE-ELECT-24 GA.PVC.UL.BLK IN WIRE LIST CONDUCTOR IN WIRE LIST CONDUCTOR WIRE LIST ASYNC. RS232 TO 103F IN WIRE LIST ASYNC. RS232 TO 103F IN WIRE LIST ASYNC. RS232 TO 103F IN WIRE LIST ASYNC. RS232 TO 103F IN WIRE LIST ASYNC. RS232 TO 103F IN WIRE LIST ASYNC. RS232 TO 103F IN WIRE LIST ASYNC. RS232 TO 103F IN WIRE LIST ASYNC. RS232 TO 103F IN WIRE LIST ASYNC. RS232 TO 103F IN WIRE LIST ASYNC. RS232 TO 103F IN TAPE 3/4 WIDE VINYL CLOTH BLU IN 008500 PPP4	F.W. 1	اسا		_			1			T	T													IMAKE/BU	<del></del> -	_ T
12 C 24548301		-					9	UANT	177												-	NUMBER	EFFECTIVE		NC.	1
	13 12 3 8 2 5 1 4 9 11 7	CCA CAAABAAA	24 51 51 62 62 62 73 74 74	53 54 89 90 01 01 01 65 87	47 83 22 47 35 36 37 38 55 84 16	01 02 01 02 06 02 01 00 00 33 74		1 1 PE	TOWN TOT OWE OF		220000000022	WIRE HOOD CAHL COON SOCKI CONT WIRE CABLI TAPE	FLE CON FLA FSOC ET N ACT IS T LIS E 3/4	ECT NNE ABLI KE HI PII T (	LEC •24 CTOR E T • HO DUSI N BLNK ASYN COND IDE	SHR GA, USI NG LA CR UCT	INK PVC NG 25 KGE S23 UR	PIN CAE	PIN BLE 1 1 1 1	S 03F HIEL	11 11 11 11 11 11 11 11 11 11 11 11 11	008500		PPP1 PPP5 PPP4 PPP4 PPP4 PPP4 PPP4		

74700900 D





3	9	8	NT RP	ROL Ora	D/ TIC	NTA ON		ASSEMBLY PA	AR	TS	LIS	ST			PARE PA ON SPAR PARTS	
7 4 87	771	123	A	CLA	Ü	rnn-4.	S Y.45	. JLH K5232 VAK	ÜA	2351	-2 39	/20/79	09	/20/	79 1	/
ASSI	MBE	Y	REV	CLASS	ow sz			ASSEMBLY DESCRIPTION	DESIGN SOURCE	FIRST		RELEASE DATE		OCESSIN DATE		AGE MBEI
FIND	DW 9 Z	»ť	MRE	.	•	UANTITY	UNIT MEAS.	PART DESCRIPTION			IM/OUT	CHANGE ORD.	E P P	ATE	MAKE/BUY PART TYPE	T:
62	Α	191	Jo.	135		200	ى د	SOR MAUH FLAT THE H NO	i. 2		I.s			$\top$	PPP 4	H
65	A	1)1	251	132		233	نم	HEXAGON MACHINE SCREW			1.1		. 1	- 1	PPP 3	l
63	А	131	256	اعدة		233	ت ا	realm masHaks			IN		. 1	- 1	2223	1
6+	4	1J1	258	333		zla a	نَم	SPRING LOUK WASHERS (1	1= ())		iv		. 1	- 1	PPP 3	1
52	A	151	11.	+06		300	Pů.	INTEGRATED CIRCUIT 741			1.4		. 1	-	2224	ı
39	A	151	123	3 G û		000	ي م	INT LKT 74LJJ			1.4			1	PPP 4	1
27	ė	151	127	760		- o o	ا ۱۹	INT CKT 74LU4			IN		. 1	1	PPP4	i
29	A	151	10(	000		100	ا مو	INTEGRATED CIRCUIT 741	.02		1.1		- 1	1	2224	ŀ
41	A	151				400	Pu	IC-SYNG + BIT COUNTER	7 +1		IN	1			PPP4	ı
59	A	151	257	7 4 6		200	ں تا	I.J. TRIEGZA UNIV. ASY	(Ito His		In			1	4449	ı
+5	A	151				100	Pù	IJ WUAL EXUL URNOR	4	J3ú	IN]		. 1		PPP4	l
2+	4	151				900	ں ہ	IJ 74251			La			1	2224	ı
28	A	151				+00	اند	MICKOCIRCUIT TYPE 74L1			IN	- 1		1	PPP4	ı
55	A	151				100	ں ت	AIGROUIKUUIT TYPE 74L2			Įπ	- 1		1	2224	ľ
53	A	151				200	Pu	MICKOULRUIT TYPE 74L3			ī.t		ı	1 .	PPP4	
43		151				200	Pu	IC 74L54 TTL 4-WE AND		V RT	1.4	1	- 1		494	ı
31		151				400	برر	HIUROULKUUIT TYPE 93L1			134		- 1		PPP4	
56		151				400	Pu	MIGROCIRCUIT TYPE 9124			Lei		- 1		4 نوسونو	l
58	A	1514				000	نوم	MICRULIRUUIT TYPE 7469	34 4	311	L	1	- 1		PPP+	
47		1519				400	Pu	Iù 74155 J			IN		- 1	i i	PPP4	
	A	151				100	יטק Pu	Io 74674 J I J 9300 74195			In	- 1	- 1		4499	
51		151				200	اند	,			IN	1	- 1		PPP4	
		1516				100	Pu	I TYPE 7405 TTL-HEX		= K1 .	1.4		- 1		2224	
		171					20	13 74Las will hagnithe		3 3 T A	I.s	i	- [		PPP 4	
		1911				2 3 8 8	PU	JAPALITOK, FIXED, LERANI			IN	1	- 1	1 1	PPP4	
1		1911				288	ان	JAR. FIXEL LEKAMIL SON			I.	- 1	- 1	1 1	2224	
		2+5				200	PC	RES FXU . 2>W 470 OHMS		1.11 0	1.1	ł	- 1		PPP4	
		245				Jaa	ایر	RES FAU . 25M 1010 CHMS			1.4	- 1	- 1	1 1	2224	
		245	ij	8.1		200	اند	RES FXU . 224 2111 CHMS			I.A.		- 1		PPP+	
22	cl	2450	111	82		200	PC	RES FXU . 25 W 0233 LHAS			Id		ı		2224	
72	c	2451	91	00		200	20	RECTIFIER SILICON 753			IN		- 1	11	PPP.	i
54	A	3618	3 ó 4	a u		-00	PC	IL CHIP, TYPE 1488	- 1		ĬN				PPP4	1
57	Α	3618	65	C1		400	PU	10 UHIF TYPE 1489			IN				2224	
		3850				100	Pü	TERMINAL HOLLOW SINGLE	= NÚ	. 135	IN				PPP3	1
33	8	3 93 6	97	0.0		500	PU	INT CKT 7404		1	La				PPP4	
				_		PROJECT EN		· · · · · · · · · · · · · · · · · · ·		i		1				

→877	129	A	CLA	Ü	PMA-A	SYNI	. ULA KSZŠZ VAR	ин	2551	-2 J	9/20/79	194	26/	79 2	/
ASSEME	LY R	REV	CLASS	ow sz			ASSEMBLY DESCRIPTION	DESIGN	FIRS. USAS	:	MELEARE DATE	-	DATE	·	MBER
IND DW	1	PART			UANTITY	UNIT				T	I			MAKE/DU	<del></del>
- 100	-					-	PART DESCRIPTION			STATUS		crit	CTIVE	TYPE	PE
71 A		858 873			200 200	Pu	SOUKET, IC, PL TYPE 40 1			IN	1		1	PPP4	j
- 0 A		335			300	PÜ	JUNN			I.v				2224	1
70 C		629			500	IN	AIRE 26ANG KYNAK GREE		7 430	IN	1			PPP 4	
-4 4		299			200	ρċ	MICKOLIKUUIT TYPE 7400			I.a IN		1	1	PPP4	
15 A		JJ3			100	٥,	CAPACITOR 10 VF 15V TA			I	1		1	P224	
2 0		618			133	PÜ	HANDLE SEKSURNU ASYNCH			liv	i i		1	ATV4	
7 0	74	632	733		100	Pu	INSULTRURG STIFFENER			i.				2004	
53 A	74	870	525		400	٥٠	JAP ARRAY 223 FF			IN				PPP 4	
8 A	74	87 u	5 8 6		300	Pu	INDIUNTOR LED			·ÍN			1	1004	
10		870			≥00	زم	ZJECTUR UKT LAND WHT I	Y_01		IN				2224	Į
57 A		872			200	PC	SWILH LOUKNG TOGGLE 1	THRU	) . P	1×1			1	PPP4	
1 0		876			100	Pú	PHE ASTRU LLA ES232 VA	RIA	غاذ	I.v	1		1	2224	ı
11 A		878			100	Pu.	SWITCH THUMBWHLEL HEX	OMF	'-I	IN				PPP4	Н
0 A		009			200	م	RES PKG 10 OK UHMS			Let	1 1			4449	П
L7 A		612			200	Pù	CAPACITOR 100PF 50V 5F			IN	1 1		1	l	ı
ob A		612			400	20	SAPAUITUR CERAPIC AXIA			1.4		- 1	1	FPP4	
9 A		612			400	Pu	CAPACITUR OBUPF 50 V 5F			IN					
25 A		661			100	انم	IU 6214 ITL DUAL 4/1			1.4		- 1		656#	
. 9 A		882			230	Pu	IS 7417+ TTL HEX D F/F			1.4	l i		1	PPP4	
38 A		485			300	ان ن۹	IL 74175 TTL QUAL E F/ IC 9324 TTL JUAL FLIP/			I.4	i i	- 1	1	PPP 4	1
+6 A		885			ا د داد	PC	In 1406 TIE BONE FEIN			Ĭ.	1 1	- 1	1	PPP4	H
37 A		886			330	50	IS 74157 TTL GUAD 2-IN			I.		- 1	1	PPP4	ı
35 A		897			300		IC 7430 TTL GOAD 2-INF			IN		- 1	1	2224	H
12 4		030			200	انم	EYELET	J. A		In	-	- 1		PPF4	П
13 A		534				PU	cYalcI			IN		- 1			
ا ا 1		288			+00	PU	JUNNECTUR LOUKING DEVI	u.c.		Ī.	]	- 1	1	2224	
26 A	96	744	154		100	PC	IC 7403 TTL QUAL 2-IN		MANO	IN	1 1			PPP4	
							4JMbeR OF LINE ITEMS = HIGHEST Flad NUMBER =	72	دَ ه						


74700900 E


7-21/7-22 •





<b>3D</b> CONTRO	L D/ ATIC	ATA ON	ASSEMBLY PA	\R	TS	LIS	ST	F	S = SPA	E COD	RTS
74875756 A CI	ΑΑ	CARLE AS	SY ASYNC RS232-103A	Dм	2551	0	A/30/78	04/	0/7	9 1.	/ 1
ASSEMBLY REV CLA	55 DW 52		ASSEMBLY DESCRIPTION	DESIGN	FIRST USAGE		RELEASE DATE	PROCI D	ESSING ATE	PAC NUM	
FIND DW PART UMBER SZ NUMBER		DUANTITY UNIT	PART DESCRIPTION		•	IM/QUT STATUS	CHARGE ORD.	EFFECT	IVE M	AKE/BUY PART TYPE	PN C
A 1012380 A 1012383 1516536 C 3618320 5190470 1 C 6201350 2 A 6201370 4 A 6201380 10 A 7487361 12 A 7487479		00000000000000000000000000000000000000	CLAMP CARLE 2.10 GOLI CARIF LARLE CONN. SOCKET-HOUSING 25 SOCKET CONN PIN HOUSING 25 P CONTACT PIN PETAINER MALE SCREW		₩A IDITE	1222 1222 1222 1222 1222 1222 1222 122			79 79	0.44 0.0000 0.000 000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.	





**GD**CONTROL DATA CORPORATION

## **ASSEMBLY PARTS LIST**

SPARE CODE

S = SPARE PARTS
N = NON SPARE
PARTS

1491	158	146	Λ	CL	A A	CARIF	ASS	SY ASYNC RS232 TO TER	M DM	2551	0.	P/30/78	04/	10/	79 1/	1
ASSE NUM	MBL	Y	REV	CLAS	s SZ			ASSEMBLY DESCRIPTION	DESIGN	USAG		RELEASE DATE		DATE	PAG NUMB	
IND	DW S Z		PART		٥	UANTITY	UNIT MEAS.	PART DESCRIPTION			IM/OUT STATUS	CHANGE ORD.	EFFE	TE TIVE	MAKE/BUY PART TYPE	PM NC
4	۸	10	123	Pn1		200		LAREL + CARLE MARKING			IN	008648	040	979		T
6	Δ	10	123	R35		700		LAREL CARLE MAR COC			TN	008648				- 1
4	٨	15	165	360		60000		CAPLE SHIFLDED 9 COM			IN	008648	040	970		- 1
13		24	54 A	310		200		WIPF ELEC STRD THE.			IN	•		1	PPD4	- [
2	۲			207		200		CLAMP CARLE 2-109 GO	U IB	IDITE				1	PPP4	- 1
5				7 n }		700	PC	CARLE LARLE			IN			}	PPP4	- 1
1				502		200			95 PI	N	ĮΝ				PPP4	- 1
٦	۸		-	606		1800	PC				IN	l		1	PPP4	- 1
я	٨					700					ŢN	ŀ		1	PPP4	- 1
10	Δ			794		400					IN				POP4	- 1
11	^			795		ano					TN			1	PPP4	- 1
9	기	44;	288	024		700	b.	CONNECTOR LUCKING DE	AICE		ĪΝ	008648	040	970	PPP4	- [
	-											•				
											l					
- 1								·								
	- 1							,								-
ı	-										1	1		1	[ ]	
	- 1										1	1				1
- 1	- 1										}					
											i	l		1		1
ı	- 1										1	i		1		
- 1	-										1	1		1		- 1
- 1											1	I		1		- 1
	- 1										1			1		- 1
ł	- 1												1	1		- 1
											1	l		1	1	
- 1	- 1										1		1 1		1 1	1


AA 2709 REV. 7-7


SANTA ANA

NUMBER OF LINE ITEMS = 12 HIGHEST FIND NUMBER = 13

Printed in U.S.A.

	•		
			•






**GD**CONTROL DATA CORPORATION


## **ASSEMBLY PARTS LIST**

SPARE CODE
S = SPARE PARTS
N = NON SPARE
PARTS


74475760	Α	רנ 4	Α	CARLE ASSYASYNC PS232-103F	I)M	2551	08/30/78	04/10/79	1/1
ASSEMBLY NUMBER	REV		52		DESIGN SOURCE	FIRST USAGE	RELEASE DATE	PROCESSING DATE	PAGE NUMBER


FIND DI	ž	PART HUMBER	QUANTITY	UNIT MEAS.	PART DESCRIPTION	IN/OUT STATUS	CHANGE ORD.	EFFECTIVE	MAKE/BUY PART TYPE	PN NC	5 0 M
A I	^ ^ ^	10123801 10123835 15165360 36183207	4000 4000 4000 4000		LAHEL + CARLE MARKING LAHEL CARLE MAR CDC 12 STAOPS CARLE SHIFLDED 9 COND 24AWG CLAMP CARLE 2-109 GOLD IPIDITE	12 12 12	008648 008648 008648	040470			
1 (	٦	51904701 62013502 62013606 62013702	200 100 100 100	Pr Pr	CARIF LARLE CONN.SOCKET.HOUSING 25 PIN SOCKET CONN PIN HOUSING 25 PIN	IN IN IN IN		001678	PPP4 PPP4 PPP4 PPP4		
10 /	A A	62013801 74873611 74874794 74874795	1 000 400 700 700	Pr	CONTACT PIN FERBILE OUTER FERBILE TNYER FFFRILE OUTER	IN IN IN	008457	n9147¤	PPP4 PPP4 PPP4 PPP4		
	-										
		,			SE = CHANTI BULL TO RECEIVE						





74376	ì	94	A	CLA	С	CBL A	5 <b>5</b> Y	ASYNC	CLA-2025	MOU PC	DМ	2551	10	0/30/78	04	/11/	79	1/	l
ASSEM	ER		REV	CLASS	DW SZ			ASSEMBLY D	ESCRIPTION		DESIGN	FIRST		RELEASE DATE	PR	DATE	**	PAGE	
FIND DI	¥		PART		•	UANTITY	UNIT MEAS		PART DES	CRIPTION			IN/OUT STATUS	CHARGE ORD. HUMBER	erf	ATE	MAKE PA TY	/BUY PE	1
5 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	40 00444	151 361 519 520 520 520 520 520 748	65. 83. 13. 13. 13. 13. 13. 74.	361 207 701 502 506 702 501 511 794		200 60000 200 200 100 1100 1100 400 200	14444444	CABLE CLAMP CABLE CONN SOCKET CONN PCONTACT RETAINS	OCKET+HOU IN HOUSIN T PIN E INNEH E INNEH	13CONU 09 GOLE SING 25 G 25 PI	) JA. 5 PI:	DITE	IN	008648	04	1079	60 60 60 60 60 60 60 60 60	P4 P4 P4 P4 P4 P4	
	The second secon								OF LINE T FIND NU		13	11							





CDC Nº.	LE	NGTH	RTN Nº
	FEET ±0.5 FT	METERS ±.15 METERS	
74874002	50.0	15.24	35689
			, , , , , , , , , , , , , , , , , , , ,

FORM 19245-01-015-092 DIETERICH-POST CLEARPRINT 1020

COMMUNICATIONS PRODUCTS DIV.
Synham, Call, 92704

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTES:

NOTE

• 7-40

PRINTED IN U.S.A.

<b>3D</b> CONTRO	L DATA ATION	ASSEMBLY	PARTS	LIST	N = NON	E PARTS
74874002 B CL	A A ASYNC CLA	TO 2025 MODEM	DM 2551	01/29/78	01/29/78	1/ 1
ASSEMBLY REV CLA	ss bw sz .	ASSEMBLY DESCRIPTION	DESIGN FIRST SOURCE USAGE	RELEASE DATE	PROCESSING DATE	PAGE NUMBER
FIND DW PART	QUANTITY UNIT	PART DESCRIP	TION	IN/OUT CHANGE ORD.	DATE MAN	CE/BUY PN C
3 A 51892202 8 51904701 1 C 62013502 5 A 62013702 5 A 62013702 7 A 74871633 6 A 74873611 20 A 74874003	200 PC 100 PC 1200 PC 100 PC 1200 PC 200 PC 40000 IN	HOOD CUNNECTOR CABLE LABLE CONN.SOCKET: HOUSIN CONTACT SOCKET CONN PIN HOUSING 2 CONTACT PIN NMPLT KIT HLMK LAM CABLE 13 CONDETE RETAINER MALE SCM WIRE LIST ASYNC TO	GE CABLES OF WOA SHIEL	1	64 64 64 64	PP4 N N N N N N N N N N N N N N N N N N
		NUMBER OF LINE ITE HIGHEST FIND NUMBE				
	PROJECT ENGINEE	ARDEN HILL	5			

DWN	7,	CR4	w	200	D	2-21-7	5	CON	URIO	L.D	ATA	TITL	•	C	N	VF	~	OP	ASSY-				PREFIX	DOCUME	NT N	10.	····	REV
CHKD	1								- : - •			İ							LOOP				1 /	71	71	560	00	00
ENG	Ţ	RH	E			221-7	5			CATI		ŀ							EST COI	NNE	070	DR.	/	1 /4	′′			
MFG	4					<u> </u>	_	Santa	Ana,	Ca. 92	2704	FIRS		SED (									1		7			
APPR	4					ļ	4		DE 1	IDENT 15		ĺ						3	32161-00	09-1	122	•	1 /		SH	EET /	0F 2	
<del> </del>	_1					L						L											<u> </u>		ــــــــــــــــــــــــــــــــــــــ			
			S	HEE	T 1	REVIS	10	N S	TAI	rus											RE	visio	N REC	ORD				
	I	$oxed{\mathbb{L}}$					I	$\perp$		L						2	1	REV	ECO			DESC	RIPTION			DRFT	DATE	APP
Ш	L		L	L			L	$\perp$		$\perp$	L		Ĺ			00	00	00	05515	CL	B	REL	EHSE	-		<u> </u>	2-24-25	Me
	L													Ш						l						1	1	
LL	L	L		L			L			L	L							İ		1						ļ	1	1
	L	$\perp$	L	L			L	$\perp$								_ :				İ						1		ł
Ш	L	$\perp$	L	L			L	$\perp$	L	L	L															1		
	L		<u> </u>				L										. ]			1						ł		1
		Τ.																									ļ	
	Γ						Τ		Τ	Τ																ł	ļ.	1
	Γ			Г			Τ		Г	Т	Γ															i i	1	1
	Τ	Т		Π			T			Τ									,								ļ	
	Г	T		Γ			T		Τ	Т	Г							l									1	
П	Т	T		Г			T	$\top$	Т									l	}	1					,	1	1	1
П	T						Ţ	Т	T	Т	Ī			П													ł	
	T	T	1				Τ	1	T	Т	T							i	į									İ
П	T	T	T			$\top$	T	T	Т	T	T								}								ļ	1
	T	Τ					1	T	T	T						Г		l							* -	]		
	T	T					T	T	T	Т								1									Ì	1
пот	S		16	100	· · · ·	HNS	···	1/2	DE	-2	-	DC.	5	ر مرحرت		//	2/2	2031	00	+							•	
																					-/4/2		, 2					
		1/																	KSIDE C TYPEV				ر.					
			21																	WE!								
		Δ			/CZ	12 2	57	6/- 	7)	, c	. XZ	set no	7 A		) D	' e''. E'' D	7	CO1	in. 21508.		W	7	47/5	700	PL	74	71560	0
1		4	F 1.	NO		10.4	7	70	' .c	<i>-</i>	10/	UKI	てた	D	/- 4	/<		012	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		PS.	50C	ATED	U57		DETACH	ED LIS	rs
FORM	926	6 01 C	15.09	2 D!	ETS	CHPU	e i	CLE/	\APB	INT	1020										ا						PRINTED	IN 13.5.4

74700900 E

DWN		CC.	12	1FC	Ri	>	27	3/-7	<u>_</u>	(1)	15:(1)	1, 1)	170	TITE	E	CO.	NN	1E	<i>C7</i>	OE	ASSY-		PREFIX	DOCUMEN	T NO			REV
CHKD	┙						L								/	95.	w	~	C	A.	LOOP		PL	747	715	600	2	00
ENG	_	17	K				2-2	2/-7:	10	OMM	UNIC	CATI	ONS		£	EX:	TE	RI	VA	L 7.	EST COM	INECTOR	1'~	/ / /	, ,			
MFG							_		s.	anta A	Ana, G	Ca. 92	2704	FIR:	ST US	SED (	ON.					<del></del>	<del>}</del>					
APPR	_						L		╛		3401									3	2161-00	9-122	ر ا		SHEE	ET /	OF 2	
<u></u>							L		_	-	340			<u> </u>														
				SF	1E E	7	REV	151	01	1 5	TAT	υS										REVISIO	N REC	ORD				
	Ι	Ι	I										L					2	1	REV	ECO	DESCR	IPTION			DRFT	DATE	APP
	L																	00	CC	00	05515	CL B RELL	ERSE				2-31-75	7/
	Г	Т	Τ	T				Г	Π	Т	T	П	Γ	Π														
	T	T	Т	T						T	Т	Г	Т															
	T		T	1		_		T	Г	1	1	1			_					i					ļ			
	1	$\top$	+	7	_		-	T		†	1	1	t	$\vdash$		H	Н			Ì		l			- 1			
$\vdash$	+	+	+	+	_	-	-	$\vdash$	$\vdash$	+-	+	╁╌	╁╴	-			Н	_	-	l					- 1			
$\vdash$	+		+	+	$\dashv$		-	-	-	╁	+-	┼-	+	$\vdash$		Н	Н		-						- 1			
$\vdash$	╀	+	+	+	-		-	$\vdash$	├	╀	╀	⊢	+-	-	-	-	-		_	l					ŀ			
	+		+	+	-		ļ	$\vdash$	-	╂	┼	ـ	↓_			Ш			_	Ì								
<u> </u>	1	4	4	4	_		_	L	<u> </u>	┺	1_	<u> </u>	↓_	<u> </u>	L.	Ш			L						- 1			
$\sqcup \bot$	Ļ.	_	_	$\downarrow$				L	L	1_	L	上	L	L														
		L		$\perp$					L	L										i	'	ļ					1	
	L	1	4							L	l .											İ			- 1		i	
	ı			-						Γ	Ī	Π	Ī							İ								1
	Τ	-	1	7	T			П	Г	Т	1	1	1					-							- 1		i	
	T	1	$\top$	7	$\neg$		$\vdash$		Τ	1	1	T	1		T													
	T	╅	+	7	_	_	<u> </u>		<u> </u>	†	t		$\vdash$	1		H		_										
	†	$\top$	十	+	┪		-	$\vdash$	-	+-	t	╁	1-	<del>                                     </del>		Н		-	-						- 1			
NOTI	٠,	_ <del></del> _					L		<u> </u>	-	—	L	Ь		L	ш				L	L	<u> </u>					L	Ц.
''	٠٠	•																										1
																								F		TACH	ED LIST	
																								- 1	DE	IACH	נט נו\$ו	٥

104M 19246 01:015:092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A

ři, i	RO-TOATA	COMMUNICATIONS PRODUCTS DIV. Senta Ana, Calif. 92704								E 1DE 4015	NT	SH	EET	2 or 2	PL	DOCUME	61-009-12 nt no 715600	REV. OO
02	PART IDENTIFICATION			MAUG	1114	REQ	JIREC					UNIT OF MEAS		NOMENCE OR DESCR			SPECIFICATI NOTES , OR M	
/		/										FT		WIRE, 224	4		01435-002	?
2	7397700	/										PC		CONTACT, S		7	14198-002	2
3	73919803	/										EC		HOOD, CONI	VECTO	OR	26046-002	2
4	7395430C	/										R		LABEL			15486-002	?
5		/		<u>L</u>								PC		LHBEL, SELF	ADH	ESIVE	01223-002	?
6	74394500	/		_	_	_						PC		CONNECTOR L	8LOCK-	SCCKET	14196-002	2
			_	_	$\vdash$	<b> </b>	-		_		-							
						-			-	$\vdash$	-		-					
			-	-	_			_		_	_	_					***	
_			_	-	$\vdash$	-	-	-	-		_	-					<del></del>	
																	· · · · · · · · · · · · · · · · · · ·	
_						_	_											
_				<u> </u>	-	_	-		-		_	_					·	
$\dashv$			-	-	-	-												
													-			<del></del>		<del>-</del>

ORM 19247-01-015-092 DIETERICH POST CLEARPRINT 1020

PRINTED IN U.S.A.

Wire lists for the cable assemblies used with the asynchronous communications line adapter are provided in this section.

Actual pin connections from ACLA to modem or terminal are listed in section 3 and connections to the loop multiplexer are listed in section 6.

DWH	Ų.E	VEN	TH.	91	79	1/2	<b>,</b>	CON	TRO	)L D/	ATA	TITLE			1	91	?/·/	E AS	5 <b>y</b> -		PREFIX	DOCUMENT	NO.		REV
CHKD		_	_	_	1							,	F.	5 <b>y</b> ,	Ñί	H	RD.	NOUS	P5232		WL	744	578	(ענץ	A
EMG	14	1.6	20	<u>_</u>	r	ريئ	4			CATIO		•			7	-//	,	NOUS 103A/11	3						,
MFG	₩.				4		ļ:	ente	Ana,	Ca. 92	704	FIRST			<u>_</u> _				<u> </u>		<del>                                     </del>				
APPE	╀				╀		4		340							7/	77	0-028	9-070		l /	<u> </u>	SHEET /	OF Z	
	L			-	L			_									_								
			SHI	ET	RE	/IS!	101	4 S	TAT	rus									REVI	SIO	N RECO	ORD			
$\perp$		_	┸	$\perp$	L	L	L	L	L	L	Ш		$\perp$	$\perp$	2	/	REV	ECO	0	ESCR	IPTION		DRFT	DATE	APP
$\Box$	┙	$\perp$	$\perp$	┸	L	┖	L	L	L	$\perp$	Ц		ľ	$\bot$	$\alpha$	W	טט		PRELI	//	RELE	ASE	ML	W:31-74	
-H	$\dashv$	4	+	-	L	H	╀	╀	$\vdash$	╀	Н		$\perp$	$\bot$	01	0/	01	-	DELETED BERED CO.	COI NO.;	VD 9 8 REV C	10; RENUI 18LE FON	M- LA	1-3-75	
$\dashv$	$\dashv$	$\dashv$	+	+	t	t	t	+	$^{+}$	t	Н	$\dashv$	$\dashv$	+	a	02	02	05360	CLBA	RE	RELE	ASED	Pay	140-25	
		T	T	T	Ī	T	Г	Τ	T	T	П		T	1	A	Α	Α	08063	CLASS	"A"	REL	EASE	TP	1-27-78	1
			Т		Γ	Τ	Г	Т	T	1	П		T	T	T	П							<u> </u>		
		Т	Т	Т	Γ	Τ	Г	Т	Τ	T		П	T		Τ	П		1							
		T	T	T	Т	Т	Г	Т	T	T	П		T	T		П	l								
	ヿ	T		Т	Γ	T	Т	Т	T	T	П	П			1	П									
					_		_	_	_		_	$\neg$	T	T	Т	П			j				ì		1
	_	1	NTE	R-DIV	/IS#	ON.	L C	oc	UMI	ENT		$\neg$	T	T	Τ	П			<b>1</b> '					1	
										quire		$\neg$	T		Т			1					ļ		
	_									sions		$\neg$	┪	T	Т				1				- 1		
		Pol	r CD	C-ST	<b>D</b> 1	.01.	024					$\Box$	T	Т	Т	П					-		1		i
	- 1	AA	<b>L</b> 03	0						<u></u>	ย		$\neg$	T	Т	П		]					1		
	_	Ĭ	Ī	Ī	Ī	1	ı	l	1	ı	1		T	T	Τ	П									
			Τ	Τ	Γ	Τ	Γ	T	Τ	Т	П	$\Box$	T	T	T	П			1						
NOTE	<b>S</b> :														_				•						
																						<b>_</b>			
																							DETACH	ED LIST	s
FORM 19	246-0	1-015-	092	DIETE	RIC	H-PO	8T (	CLEA	RPR	INT	1020													PRINTED I	N U.S.A.

CONTROL D		CC		NICATIONS Senta Ana, C	PRODUCTS alif. 92704	S DIV			34015		ET	20	F Z	?	WL	DOCUMENT NO. 74657800	REV.
ONDUCTOR DENT.	FIND NO.	GAI (RE		(REF)	LENGTH (APPROX)		OR	IGIN	PIN	ACCESS FIND NO.		DEST	NATIO	PIN	ACCESS FIND NO.	REMARKS	
/	7	Ñ	2	SHIELD WIRE		co	W.	PI	/	5	0	WW	PZ	1	4	PROTECTIVE GND (AR	4)
2				BLK				T	2			1	1	2	l.	TRANSMITTED DATA	(BA)
3				BRN					3					3		RECEIVED DATA (BB)	
4				RED					4					4		REQUEST TO SEND (CA	,
5				OEN					5		Π			5		CLEAR TO SEND (CB)	
6				YEL					6					6		DATA SET READY (CC)	
7				GRN					7				T	7		SIGNAL GND (AB)	
8				BLU					8					8		RCVO LINE SIG DET (CI	E)
9				VIO					20					20		DATA TERM READY (CD	"
10	1			GRY				1	22	1		1	1	22	1	RING INDICATOR (CE)	
//	7	2.	2	WHT		201	W	ום	25	5	0.	NN	P 2	25	4	TERM BUSY (-)	
															-		
											L						
						L											
			_			L.											
						L					L						
			_														
						L					L						
									L		L						
			_														
			_								L						
			$\perp$			L_					L						
									L		L						
			_			L					_						
			- 1			l					l						

MG ,	D.	K.	THI W	92	10/31,		COMMI COMMI	UNIC	ATIC	NS	TITLE		25	Y/V	CI	4R t	E FIS ONOUS FRMIN	R5232 W	1		00	Æ
AFG APPR							COD	Ana, C	ENT				9 ON				77/-026		s	HEET /	OF 2	
		s	HEE	T R	EVIS	101	N SI	TAT	US									REVISION R	ECORD			
П	$\perp$	L			$\Box$	Ι	I					I		2	/	REV	ECO	DESCRIPTIO	N .	DRFT	DATE	API
	$\perp$						$\perp$							00	$\omega$	$\alpha$		PRELIM R	ELEASE	ML	10:31:74	
+	+	$\vdash$		$\exists$	-	1	+		F	H	-	+	+	01	01	01	-	DELETE COND 10, COND 10 WAS 14. CONTACT FD NOS.	REV CABLE		1-2-75	
TT	T	T	П		T	T	T		Г	П	.	T	7	0	02	02	05360	CL "8" PRECE		PAN	1-10-75	
	T						Ι							0	0	0	06248	SEE ECO		LA	3.5.76	1
		Τ			$\Box$								Ι	E	E	Ē	06707	CLII CONN. CO	NTACT CHG	PPM	1-11-77	$\mathcal{A}$
$\Pi\Pi$					$\perp$		$\perp$				П	Т	Τ	E	F	E	08063	CLASS A RELE	ASE COM	TP	1-20-78	
	-	-			#	+							‡	<u> </u>								
	† † †		bang ppro	jes i val	of d	is do	AL DO ocume Using .024.	ent D	requ	ire			+					·				
	T	, A	٧FÖ								1	T	丁	Т				İ		1	l	

31771-028-070

CONTROL D		COMMU	Santa Ana, C		S DIV			34015		ΕT	2 OF	2	WL	74658000 E
CONDUCTOR IDENT.	FIND NO.	GAUGE (REF)	COLOR (REF)	LENGTH (APPROX)		OR	IGIN	PIN	ACCESS FIND NO.		DESTINATIO	N PIN	ACCESS FIND NO.	REMARKS
/	4	2,2	SHIELD		CON	W	PI	1	3	20.	NN PZ	1	3	PROTECTIVE GND (AA)
2	4		BLK				1	2	3		P2	3	3	TRANS/RCVD DATA
3	4		BEN					3	3		PZ	2	3	RCVD/TRANS DATA
4	10		WHT					4	3		PI	5	3	REQICLEAR TO SEND
5	4		RED					5	-		PZ	8	3	RCVD LINE SIG DET
6	4		ORN				T	6	3			20	3	DATA SET/TERM READY
7	4		YEL				•	7	3			7	5	SIGNAL GND (AB)
8	4		GRN				ÞΙ	8	3			4	3	RCVD LINE SIG DET
9	10	1	WHT				PZ	4	-			5	3	REGICLEAR TO SEND
10	4	22	BLU		CON	N	PI	20	5	201	VN PZ	6	3	DATA TERM   SET READY

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A

DWN	L.E	VE	V7/	IAL		L		_ (	ON	TRO	L D	ATA					0	9	BL	E AS	5 <i>Y</i>		PREFIX	DOCUMENT	10.		REV
HKD NG	4	0,	Z)	24	_	ķ	<i>57</i>				CATI		1	15	y/V	4	14	P	وَا	VOUS I	ės232 u	?	WL	746	589	100	A
PPR	L	_				L	_	s	COL	Ana,	Ca. 92 DENT	2704	FIR	ST U	SED C	H		_		-028			+	SI	EET /	 0F 2	
	_	_	SH	IEE	т ,	REV	151	ON T		_	_	;	_			_			_				ON REC	ORD			_
П	T		Т	٦			Γ	Г	Γ	Т	Т	Г		Г	П	<u> </u>	2 ],	7	REV	ECO		DESC	RIPTION		DRFT	DATE	AP
$\Box$		T	T	1		_	Г			Τ	1	<u> </u>		Г		_	0	_	OD	-	PREL		RELE	ASE	171	DATE	-
$\Box$	$\Box$	$\Box$							Ι						П	k	7¢	7	01	-				FIO REMAR	1	12-12-26	-
$\downarrow$	_		_	·				L	L								2	2	oz	_	REV COLO				LA	1-8-75	
+	4	4	4	_	$\dashv$		L	L	L	L	↓_	辶	L		Ц	-	22	3	03	05360				EASE	DPM	1-10-25	$\vdash$
+-	-	4	4	4	4	_	L	_	L	L	┖	<b>!</b>	L	L	Ц	4	n	٩	A	08063	CLASS	A	RELE	ASE COM	770	1- 20-78	-
+	$\dashv$	+	+	4	$\dashv$	_	L	<u> </u>	├-	1	╙	-	L	L	Ц	4	4	4									
+-+	$\dashv$	+	+	-	$\dashv$	_	L	Ļ.	┞	-	┡	Ш	L		Н	+	4	4									
+	+	+	+	+	-	_	Н	-	⊢	╀	╀	<b>├</b>	Н	Ы	$\vdash$	+	+	4									
+	$\dashv$	+	+	+	$\dashv$	-	$\vdash$	┝	⊢	⊢	╀	Н	_	H	$\vdash$	+	+	4							1		
+	$\dashv$	+	+	+	-	-	$\vdash$	⊢	╁	╁	⊢	┤	Н	Н	$\vdash$	+	+	-									
+ +		Г		-	_						_	_		Н	$\dashv$	+	+	4							ļ		ŀ
	╛	L									ENT		1	-	$\vdash$	+	+	٦			ł					l l	
11	$\neg$										equi			Н	+	+	+	7									
$\Box$	$\neg$				aı ( C-S1					Div	isio	RS		П	$\dashv$	+	$^{\dagger}$	1									
		L	_			_		.02	•.		_ (	A	1		$\Box$	$\top$	1	1									
$\perp$			lАЬ	031	0								. 1		_	_	-	-			1					1 1	

CONTROL D	_	co			PRODUCT: alif. 92704	S DIV	<i>i</i> .		E IDENT 34015		ET	2	oF	2	WL	74658400 REV
CONDUCTOR DENT.	FIND NO.	GAL (RE	F)	COLOR (REF)	LENGTH (APPROX)		OR	IGIN	PIN	ACCESS FIND NO		DEST	NATIC	PIN	ACCESS FIND NO.	REMARKS
	7	20	2 3	NIELD		CO.	W.	PI	/	5	0	NN ,	02	/	4	PROTECTIVE GNO (AA)
2				BLK				1	2		Г	1	1	2	1	TRANSMITTED DATA (BA)
3				BRN					3		Γ		T	3		RCVD DATA (BB)
4				RED					4				Т	4		REQUEST TO SEND (CA)
5				ORN		Ш			5		Γ			5		CLEAR TO SEND (CB)
6	$\perp$			YEL					6					6		DATA SET READY (CC)
7	$\perp$			GRN					7					7		SIGNAL GND (AB)
8				BLU		L			8					8		PCVD LINE SIGNAL DET (CF
9	_!			VIO.			1	1	11	1		1	1	11	1	ORIGINATE MODE
10	7	22	-	GRY		601	W/	0/	20	5	00	w	02	20	4	DATA TERM. LEADY (CD)
			#													
			$\downarrow$													
			$\pm$								L					
			$\perp$								-					
		-	+								F					
			+			_					F					
			#			_										
			$\pm$								<u> </u>					
ł			1													

• 8-4

DWN	4	V	eq	W	7	(2)	4	2-2/-	バ					TA	TITL							HSSY	-						DOCUM				REV
ENG	⇉	Χ.	يد/	e''	_		1			COM	MU	NIC/	AT10	NS /								LODP EST C	-ou	NEC	7 <i>7.</i> *		1	4	74	715	5700	)	00
MFG APPR									_	PR Sant	ODE	10 15	ENT		FIR	ST U	SED	ON			.3	2/6/-	021	8 - 1.	22			_	_	SH	IEET /	or 2	
				S	HE	ΕT	RI	EVIS	ic	N	ST	ATL	ıs												REV	ISIO	N RE	ECO	RD				
	I				L	L	1		1	$\perp$	$\perp$								2	/	RE∨						RIPTIO				DRFT	DATE	
$\bot$	Ļ	4	_	L	L	$\downarrow$	4	4	4	4	4	4			L	L	↓_	L	00	00	00	0551	5	CLE	e x	ELE	USE				↓	2-24	75 f M
+	ł	+	-		$\vdash$	+	+	+	+	+	+	$\dashv$	$\dashv$		-	-	-	-	-	-													
-	I	4			F	F	Ŧ	Ŧ	Ŧ	7	4	$\dashv$					F																
$\pm$	t				L	İ	1	$\perp$	İ	$\perp$	1						$\vdash$																
+	╀	$\dashv$	4	L	-	H	+	+	+	+	$\downarrow$	$\dashv$			_	L	┝	L	_	_	٠												
1	ļ	1			L	T	1	1	1	1	1																				1.	'	
╁	ł	$\dashv$	-	_	┞	t	╁	+	+	+	+	$\dashv$	-	_		-	H	L	-	Н											ľ		
	1	4			Ŀ	T	Ţ	1	1	7	7	$\Box$					L														ŀ		
	t	+	-	_	$\vdash$	+	+	+	+	+	+	-	$\dashv$			$\vdash$	$\vdash$	-	_	$\vdash$													
	Į	$\dashv$			L	L	Ŧ	7	Ţ	1	7	$\dashv$	$\dashv$											,				•					
+	t	+	$\dashv$	-	╁	╁	+	+	+	Ť	+	+	-	-	_	$\vdash$	Н	$\vdash$	$\vdash$	Н		l										1	1
NOTE	ES	:		<b>L</b>			1			_1_	. 1		1					I	<u> </u>				,					·				1	1
		-																													DETACH	IED LIS	STS
ORM 19	924	46.0	1-01	5-09	12 [	IFTE	BU	CH-PC	OST	CLE	ARE	PRIN	7 1	120																		PRINTE	- (N) 11 S


FORM 19246-01-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A.

			ONTROL DATA COMMUNICATIONS PRODUCTS DIV. Santa Ana, Calif. 92704				SHEE	1 2 or 2		WL	32161 - 028 - 122 DOCUMENT NO. 74715700	REV.
CONDUCTOR IDENT.	FIND NO.	GAUGE (REF)	COLOR (REF)	LENGTH (APPROX)	ORIGIN		ACCESS FIND NO.	DESTINATIO	N	ACCESS FIND NO.	REMARKS	
/	\	22	WHT		PI	2	2	PI	3	2	SD/RD	
2	1	1	4		PI	4		PI	5	1	RTS/CTS	
3					PI	6		PI	20		DSR / DTR	
4		7	1		PI	12	1	Pl	19	1	SDCD/SRTS	
5	/	22	WHT		PI	22	2	PI	25	2	RI/TB	
							ļ					
						ļ				ļ	<u> </u>	
						ļ				ļ		
							<b> </b>		ļ	<u> </u>		
						ļ				ļ		
							ļ			}		·
					***************************************	-	<b>├</b> ── <b>i</b>					
				-		<del> </del>				<b></b>		
				<b></b>		<del> </del>			ļ			
									<u> </u>	<del> </del>		
			<b></b> -				<del>                                     </del>			<del></del>		
						<del></del>	╁──╅		-			
				<b> </b> -								
				<del>                                     </del>		<u> </u>				<b></b>		
-						ļ —						
										· · · · · ·		
								-		<b></b>		
					V /							
				· · · · · · · · · · · · · · · · · · ·		·						

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.A




CONTROL D		COM	JUNICATIONS Santa Ana, C		S DIV.		34015	SHE	<b>E</b> T 2	0/	- 2	2	WL	74875756 A
CONDUCTOR	FIND NO.	GAUGI (REF)	(REF)	LENGTH (APPROX)		DRIGIN	PIN	ACCESS FIND NO.	ı	DESTIN	ATIO	PIN	ACCESS FIND NO.	REMARKS
/	8	24	SHIELD		CONA	PI	1	3	CON	IN I	P2	1	4	PROTECTIVE GND (AA)
2			BLK				2				Г	2		TRANSMITTED DATA (BA)
ε			BRN			1	3	1	•		1	3		RECEIVED DATA (BB)
4			RED				4				T	4		REQUEST TO SEND (CA)
5			ORN				5				Τ	5		CLEAR TO SEND (CB)
6			YEL				6					6		DATA SET READY (CC)
7			GRN				7				Τ	7		SIGNAL GND (AB)
ω			BLU				8				1	8		RCVD LINE SIG DET (CF)
9			V10				20					20		DATA TERM READY (CD)
10			GRY				22				T	22	T	RING INDICATOR (CE)
//	8	24	WHT		CONA	PI	25	3	CON	IN A	2	25	4	TERM BUSY (-)
12	8	24	W/BLK				<u> </u>	I	<b> </b> —		_	_	_	$\triangle$
/3	8	24	W/BRN			_	_	_	_		_			Δ
14	8	24	W/RED				<u> </u>		_					$\triangle$
									L					
			_											
					<u> </u>		<u> </u>							
							<u> </u>		L					
			<b>_</b>				<u> </u>		L					
1							1		ı					

PRINTED IN U.S.A.

DWN CHKD ENG MFG	1	ECK ECK	<u>y</u>			3/1 9/	6/28	CO	CONTROL DATA THEE CABLE ASSY— COMMUNICATIONS PRODUCTS DIV. TO TERMINAL FIRST USED ON					-232		WL				46	A							
APPR	-	1.1					78		COD	€ 10 401	ENT	704			30		A		·	·					SHE	ET /	OF 2	2
<u> </u>			s	HE	ET	REV	151	ОИ	Si	ΙΑΤ	US										REVI	SION	REC	ORD				
$\sqcup \sqcup$		_	L		L		Ц								Ц		2	/	REV				PTION		_	DRFT	DATE	APP
$\vdash$		╄	_	L			Н	Ц	L		L	L	Ш		Ц		-	01	01		CLASS				E		8.18	14
$\vdash \vdash \vdash$		╄	╀	⊢		_	Н	_	Щ	_	<u> </u>	Н	ш		Ш	_	<u>A</u>	A.	Α.	8648	REMOVE	CL	«c»	PARTS	_	100	4-79	<b>//</b>
$\vdash$		+	⊢	⊢	├-	_	Н	_	_	-	Н	Н	Н	_	Н	_	<u> </u>	H							- 1			
HH		$\vdash$	┢	$\vdash$	-		Н	-	-	$\vdash$	H	Н	Н	_	Н		┝	-										
		✝	┢	<u> </u>	H		Н	-		$\vdash$	-	Н	Н	_	Н		$\vdash$	H										
		1			T		H	$\neg$				Н	Н	_	Н		-	$\vdash$										
		T					Н					П	Н		H		Н	H			İ							
							П						П		П		Т	Г										
																				İ								
$\sqcup \sqcup$		┖	L	L	Ш		Ц																	,	1		l	۱
$\Box$		$\perp$	L	L	Ш		Ц	_					Ц							1								۱ ا
$\sqcup \sqcup$		1	L	ļ_	Ш		Ш	_				Ц	Ц	_	Ц			Ц						TER-DIVIS				
H		╀	-	-	Н		Н	4	_	Ш	Ц	Н	Н	_	Ц			_						iges to the			-	
$\vdash$		+-	$\vdash$	-	Н		Н		-	_	Н	Н	$\dashv$		$\vdash$	_		Ц						CDC-STD 1		_		1 1
H +	_	╁	$\vdash$	$\vdash$	Н		Н	-		-	Н	Н	-	_	Н		L	L					AAL				11/2	J
NOTES	<b>.</b> .	<u> </u>	_	L	ш		Ш			ш	ш	Ш			Ш	_		ш		<u> </u>	<u> </u>		AAb	U 3U				•
	-																											j
																								<b>-</b>				
FORM 192	_			_																				1_	DE		D LIST	

CONTROL D	COMMUNICATIONS PRODUCTS DIV. Santa Ana, Calif. 92704					34015				ET :	2 OF	2	WL	74875846 REV. A	
CONDUCTOR IDENT.	FIND NO.	GAU(		(REF)	LENGTH (APPROX)		OR	igin	PIN	ACCESS FIND NO.		DESTINATI	on PIN	ACCESS FIND NO.	REMARKS
/	4	24		SHIELD		CON	W	PI	1	3	501	VN PZ	1	3	PROTECTIVE GND (AA)
2	4			BLK			L		2	3		PZ	? 3		TRANS/RCVD DATA
3	4			BRN		1		Ī	3	3		P	2 2		RCVD/TRANS DATA
4	13			WHT	1.0 25.4 MM				4	3		PI			REQ CLEAR TO SEND
5	4			RED					5	_		P	2 8		RCVD LINE SIG DET
9	4			ORN					6	3		T	20		DATA SET/TERM READY
7	4			YEL					7	3		1	7		SIGNAL GND (AB)
8	4			G-RN			,	PI	8	3			4		RCVD LINE SIG DET
9	13			WHT	1-0 25.4 MM			P2	4	-			5		REQ/CLEAR TO SEND
10	4	24 BLU CONN			W	PI	20	3	COP	IN Pa	26	3	DATA TERM / SET READY		
			I												
			$\Box$												
													1		
			T												
													1		
			T												

74700900 E



Silgenii, bi	.ir.i	cc		NICATIONS Santa Ana, C		S DIV.			E IDENT 34015	SH	EET	2	OF	z		WL	コノのコアフィハ	v. A
CONDUCTOR IDENT.	FIND NO.	GAI (RE	UGE (f)	COLOR (REF)	LENGTH (APPROX)		OR	GIN	PIN	ACCESS FIND NO		D	ESTINA	TION	PIN	ACCESS FIND NO.	REMARKS	
/	ප	24	4	SHIELD WIRE		COL	VN ,	PΙ	1	3	7	CON	N P	2	1	4	PROTECTIVE GND (	44
2				BLK				I	2		T	Т			2		TRANSMITTED DATA (	BA
(U	Ī			BRN		_		1	3		T				3		RECEIVED DATA (BB)	
4				RED				T	4		T				4		REQUEST TO SEND (	
5				ORN				T	5		T				5		CLEAR TO SEND (CB	
0				YEL					6		T	T			6		DATA SET READY (	
フ				GRN					7		Τ				7		SIGNAL GND (AB)	
8				BLU					8		T	I		,	8		RCVD LINE SIGNAL DET	C
9	$\perp$			V/0				T	//		T	1			11		ORIGINATE MODE	
10	8	24	4	GRY		CO	NN	PI	20	3	7	CON	IN P	2	20	4	DATA TERM READY (CL	5)
											L							
											L							
											L							
						L					L							
										L	L							
						L_					L							
											L							
			_]								L							
											1							

FORM 23562-00-015-092 DIETERICH-POST CLEARPRINT 1020

PRINTED IN U.S.

DW		A. VOLPE 8-7-76 GD							TITI	E		CA	BL	E	ΑS	SEMBLY	·	PREFIX	DOCUME				REV				
EM	,	P ^	.CR.	0-//	- A 2 T	مراد	171	2 C(	DMM SYS1	UNIC	ATIO	DNS /.			1	10				DNOUS DEM (RE		WL	74	876	519·	4	A
AF		JK		<i></i>	×105		- 78		COD	401	TM3C				seo 42		1-,	4						SHEET	1	0F 2	
L			s	HE	ET	REV	/ISI	ON	S	TAT	us										REVISION	N RECO	ORD				
Н	$\perp$	_	L	L	L	ļ.,	L	L	_	L		L		L	L	L	2	1	REV	ECO	DESCR	IPTION		D	RFT	DATE	APP
Н	$\dashv$	+	↓_	L	<u> </u>	<u> </u>	<u> </u>	L	L	_	Ц	L		L.	L	L	_	01	01	08507	CL B RELE			/	AV	8-78	JK
Н	$\dashv$	+	╀	⊢	-	_	-	_	L	L	Н	<u> </u>	L	L	ŀ	L	A	Α	<u>A</u>	8648	CHANGED PIN	U/ RE.	F.	5	700	4-79	火
Н	+	╁	╁	⊢	-	-	H	$\vdash$	H	┝	Н	_	H	-	┞	-	⊢	L							l		
H	+	+	╁	-	Н	_	Н	-	┝	⊢	Н	H	H	H	-		-	H									
H	$\top$	+	┢	<u> </u>	Н					$\vdash$	Н	-	Н	_	$\vdash$	┢	┝	$\vdash$									
П	$\top$	+	T		П	-			H		Н			H		H		Н									1
	T								Г	Г	П				Т			Н							- 1		
	$\perp$																	П									
	$\perp$																										
Ш	_	4_	Ш		Ш		Ц				Ц										1		,		1		
Н	+	-	-	L	Н		Щ	Ш		_				_				Ц			l'				- 1		
Н	-	+-	$\vdash$	_	$\vdash$		Н				$\dashv$	_	Ц		Ц	L		Ц	l					ŀ			
Н	+	+	H		Н	-	Н	$\dashv$	Н		Н		-	_	Щ	Ш	Н										
Н	+	+	-	_	$\vdash$	-	Н	Н	Н	Н	$\dashv$	$\dashv$	$\dashv$	-		H	Н										
H	$\top$	+	Н		Н	_	$\vdash$	$\dashv$	Н	Н	1	$\dashv$			Н	-	Н	Н				AA	P030				,
NC	)TES	:									<u></u> 1	!								L		Ch	NTER-DIV anges to proval e r CDC-STI	this do f all D 1.01.	ocume Using .024.	nt requir Division	re IS
E05:			E 05									_					_							DET		D LISTS	
FURN	1924	6-02-01	5-092	DIE	TER	CH-F	OST	CLE	ARP	RINT	102	0													P	RINTED IN	N U.S.A.

ONTROL D		сомм	UNICATIONS Santa Ana, C		S DIV.	CODE IDEN 34015	SHE	ET	2 OF	2	WL	00cument no. 74876194	REV.
ONDUCTOR DENT.	FIND NO.	GAUGE (REF)	(REF)	LENGTH (APPROX)	OF	ligin	ACCESS FIND NO.	D	ESTINATIO	ON	ACCESS FIND NO.	REMARKS	
1	8	22	SHIELD	50.0	PI	1	3		P2	1	4	GND (FRAME)	
2	1	1	BLK	1	<b>\</b>	2	<b>A</b>		4	2	<b>A</b>	SEND DATA	
3			BRN			3				3		REC DATA	
4			RED			4				4		RTS	
5			ORN			5				5		CTS	
6			YEL			6				6		DSR	
7			GRN			7				7		GND (FRAME)	
8			BLU			8				8		DC D	
9			VIO			19				19		SRTS	
10			GRY			12				12		SDCD	
	<b>Y</b>		WHT	_ ∳	+	20	4		Y	20	Y	DTR	
12	8	22	WHT/BLK	50.0	PI	22	3		P2	22	4	A1	
												·	

This appo	endix consists of an alphabetical of all terms and abbreviations,	IAV	Input available
including	g acronyms and mnemonics, used manual. In the text many signal	IBF	Input buffer full
names lis	sted herein only exist in their  or reverse level (xx*) state	IC	Input control
but are p	presented here only in their true	IEN	Input end
ACLA	Asynchronous communications	IER	Input error
HODA	line adapter	IF	Information format
ADD	Address	II	Information input
A-O-I	AND-OR-Invert (circuit or function)	ILE	Input loop error
CLA	Communications line adapter	ILES	Input loop error status
CLE	Communications line expansion	IO	Information output
CO	Code bit	IODD	Output data demand
COM	Command word	ION	Input on
CRC	Cyclic redundancy check	IS	Input select
CTS	Clear to send	ISON	Input status on
CTSS	Clear to send status	ISR	Input status request
DAST	Data associated status	IST	Input strobe
DAT	Data receive register	ISUP	Input supervision
DAV	Data available	LED	Light-emitting diode
DCD	Data carrier detect	LIT	Loop internal test
DCDS	Data carrier detect status	LM	Loop multiplexer
DLM	Data line monitor	LSI	Large-scale integration
DSR	Data set ready	MCL	Master clear
DSRS	Data set ready status	MLIA	Multiplex loop interface adapter
DTO	Data transfer overrun	Modem	Modulator-demodulator
DTOS		NAND	Not and (circuit or function)
	Data transfer overrun status	NOR	Not or (circuit or function)
DTR	Data terminal ready	NPU	Network processor unit
ЕСНО	Echoplex mode	ODATA	Output data
END	End of input frame	ODD	Output data demand
FDX	Full duplex	OER	Output error
FES	Framing error status	OF	Output format
HDX	Half duplex	OLE	Output loop error
IADD	Input address	OM	Originate mode

74700900 C

OON	Output on	SCL	Status clear
osc	Output select clear	SCLA	Synchronous communications line
OSL	Output select		adapter
OST	Output strobe	SD	Send data
OSUP	Output supervision	SDCD	Secondary data carrier detector
PES	Parity error status	SDCD <b>S</b>	Secondary data carrier detector status
PI	Parity inhibit	SELI	Select input
PSET	Parity set	SELO	Select output
RCK	Receive clock	SODD	Set output data demand
RD	Receive data	SRLSD	Secondary receive line signal
RF	Reference frequency		detector
RHR	Receive holding register	SRTS	Secondary request to send
RI	Ring indicator	TB	Terminal busy
RIBF	Reset input buffer full	TCK	Transmit clock
RIS	Ring indicator status	TD	Transmit data
RLSD	Receive line signal detector	THR	Transmitter holding register
RODD	Reset output data demand	THRE	Transmitter holding register empty
RSD	Restraint detector	THRL	Transmitter holding register
RSR	Receive shift register		load
RTS	Request to send	TSR	Transmitter shift register
R/W	Read/write	TTL	Transistor-transistor logic
SAV	Status available	UART	Universal asynchronous receiver- transmitter
SB	Stop bit		

# TO CONVERT DECIMAL TO HEXADECIMAL

- Find decimal number in body of table (Example: 157).
- Scan horizontally to the left to find the first hexadecimal digit (in this case, 9).
- Scan vertically up (from 157 in table) to find second hexadecimal digit (in this case, D).
- Thus decimal number 157 = hexadecimal number 9D.

## TO CONVERT HEXADECIMAL TO DECIMAL

- Find first hexadecimal digit in lefthand column (Example: D).
- Find second hexadecimal digit in top row (Example: 9).
- Simultaneously scan horizontally to right (from D) and scan vertically downward (from 9) to find point of intersection in body of table (in this case, 217).
- Thus hexadecimal number D9 = decimal number 217.

-Second Hexadecimal Digit -С F В D E Α 4.1 Digit First Hexadecimal Α В C D E F 

TABLE B-1. HEXADECIMAL/DECIMAL CONVERSION

•

#### **COMMENT SHEET**

Asynchronous Communications Line Adapter DU137-A,

MANUAL TITLE: DU189-A/B, DU190-A/B, and DU191-A/B,

Hardware Maintenance Manual

PUBLICATION NO.: 74700900 REVISION: E

NAME:		· · · · · · · · · · · · · · · · · · ·	
COMPANY:			
STREET ADDRESS:			
CITY:	STATE:	ZIP CODE:	

This form is not intended to be used as an order blank. Control Data Corporation welcomes your evaluation of this manual. Please indicate any errors, suggested additions or deletions, or general comments below (please include page number references).

OLD

FOLD



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

### **BUSINESS REPLY MAIL**

FIRST CLASS

**PERMIT NO. 8241** 

MINNEAPOLIS, MINN.

POSTAGE WILL BE PAID BY

## **CONTROL DATA CORPORATION**

Publications and Graphics Division P. O. Box 4380-P Anaheim, California 92803



CUT ALONG LINE