

INSTANT SMM REFERENCE MANUAL

CDC® COMPUTER SYSTEMS: 6000 SERIES CYBER 70 CYBER 170



CONTROL DATA® 6000 CYBER 70 CYBER 170 COMPUTER SYSTEMS

INSTANT SMM
REFERENCE MANUAL

	RECORD of REVISIONS
REVISION	NOTES
A	Manual released; edition 3.1.
(11-1-69)	
В	Manual revised; edition 3.3.
(9-30-70)	
С	Manual revised; edition 3.4.
(11-15-71)	
Ð	Manual revised; edition 3.5.
(11-21-72)	
Е	Manual revised; edition 4.0.
(8-1-75)	
F	Manual revised; edition 4.0-3. This edition obsoletes
(5-2-77)	all previous editions.
G	Manual revised; edition 4.0-4.
(1-3-78)	
	, , , , , , , , , , , , , , , , , , ,
1.0	
	A A A A A A A A A A A A A A A A A A A

Publication No. 60299500

ii

© 1969, 1970, 1971, 1972, 1975, 1977, 1978 by Control Data Corporation Printed in the United States of America Address comments concerning this manual to:

Control Data Corporation Publications and Graphics Division 4201 North Lexington Avenue St. Paul, Minnesota 55112

LIST OF EFFECTIVE PAGES

New features, as well as changes, deletions, and additions to information in this manual, are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.

PAGE	REV
Front Cover	
Title Page	-
ii	G
iii	G
iv iv-a	G
iv-a iv-b	G G
v/vi	F
vii	F
viii	F
1-1	F
1-2	F
1-3	F
1-4	G
1-5 1-6	G
1-6	G
1-6.1 1-6.2	G
1-6.3	G G
1-6.4	G
1-7	F
1-8	F
1-9	F
1-10	F
1-11	F
1-12	F
1-13 1-14	G
1-14	G
1-15	G F
1-16 1-17	F
1-18	F
2-1	F
2-1 2-2	F
2-3	F
2-4	F
2-5	F
2-6	F

2-7 2-8 2-9 E 2-10 E 2-11 G 2-12 G 2-13 G 2-14 F 2-15 F 2-16 E 2-17 E 2-18 F 2-19 E 2-21 E 2-22 E 2-23 E 2-24 E 2-25 E 2-24 E 2-25 E 2-26 E 2-27 E 2-28 E 2-29 E 2-29 E 2-30 G G G 2-31 F 2-32 F 2-33 F 2-35 F 2-36 F 2-37 F 2-38 F 2-37 F 2-38 F 3-1 F 3-2 F 3-3 F F 3-3 F F 5 F F	PAGE		REV
2-9			F
2-10			
2-11 G C-113 G G C-114 F C-115 C-116 E C-117 E C-117 E C-119 E C-19 C-1			
2-12 G 2-13 G 2-14 F 2-15 F 2-16 E 2-17 E 2-18 F 2-19 E 2-21 E 2-22 E 2-22 E 2-22 E 2-24 E 2-25 E 2-26 E 2-27 E 2-28 E 2-29 E 2-28 E 2-29 E 2-30 G 2-31 F 2-32 F 2-33 F 2-34 F 2-35 F 2-36 F 2-37 F 2-38 F 3-1 F 3-2 F 3-3 F 3-3 F 3-3 F 3-3 F 3-3 F 3-3 F 5-3 F 5			
2-13 G 2-14 F 2-15 F 2-16 E 2-17 E 2-18 F 2-19 E 2-20 E 2-21 E 2-22 E 2-23 E 2-24 E 2-25 E 2-26 E 2-27 E 2-28 E 2-27 E 2-28 E 2-28 E 2-29 E 2-30 G 2-31 F 2-32 F 2-33 F 2-34 F 2-35 F 2-36 F 2-37 F 2-38 F 3-1 F 3-2 F 3-3 F 3			
2-14 F 2-15 E 2-16 E 2-17 E 2-18 E 2-19 E 2-20 E 2-21 E 2-22 E 2-23 E 2-24 E 2-25 E 2-26 E 2-27 E 2-26 E 2-27 E 2-29 E 2-30 G 2-31 F 2-32 F 2-33 F 2-34 F 2-35 F 2-36 F 2-37 F 2-38 F 3-3 F 3-1 F 3-2 F 3-3 F 3-3 F 3-3 F 3-4 F 5			
2-15	2-13		
2-16	2-15		
2-17			
2-18			E
2-20			F
2-21			
2-22			
2-23		- No. 1	
2-24 E 2-25 E 2-26 E 2-27 E 2-28 E 2-29 E 2-30 G 2-31 F 2-32 F 2-32 F 2-34 F 2-35 F 2-36 F 2-37 F 2-38 F 3-1 F 3-2 F 3-3 F 5-3			
2-25			
2-26 E 2-27 E 2-28 E 2-29 E 2-30 G 2-31 F 2-32 F 2-33 F 2-34 F 2-35 F 2-36 F 2-37 F 2-38 F 3-1 F 3-2 F 3-1 F 3-3 F 3-1 F 3-1 F 3-1 F 3-1 F 3-2 F 3-3 F 5-3 F 5-4 F 5-5 F 5-5 F 5-7			
2-28 E 2-29 E 2-30 G F 2-31 F 2-32 F 2-33 F 2-35 F 2-36 F 2-37 F 2-38 F 3-1 F 3-2 F 3-3 F 5-3 F 5-4 F 5-5 F 5-6 F 5-7		A 1. S. 15	
2-29 E 2-30 G G F 2-31 F 2-32 F F 2-35 F 2-36 F 2-37 F 2-38 3-1 F 3-2 F 3-3 3-4 F F F 3-3 3-4 F F 5-4			\mathbf{E}
2-30 G 2-31 F 2-32 F 2-33 F 2-34 F 2-35 F 2-36 F 2-37 F 2-37 F 3-1 F 3-2 F 3-3 F 3-3 F 3-3 F 5-3			
2-31 F 2-32 F 2-33 F 2-34 F 2-35 F 2-36 F 2-37 F 2-38 F 3-1 F 3-2 F 3-3 F			
2-32 F 2-33 F 2-34 F 2-35 F 2-36 F 2-37 F 2-38 F 3-1 F 3-2 F 3-3 F			
2-33 F 2-34 F 2-35 F 2-36 F 2-37 F 2-37 F 3-1 F 3-2 F 3-3 F 3-3 F 3-4 F			
2-34 F 2-35 F 2-36 F 2-37 F 2-38 F 3-1 F 3-2 F 3-3 F 3-4 F			
2-35 F 2-36 F 2-37 F 2-38 F 3-1 F 3-2 F 3-3 F 3-4 F	2-34		F
2-36 F 2-37 F 2-38 F 3-1 F 3-2 F 3-3 F 3-4 F			F
2-37 F 2-38 F 3-1 F 3-2 F 3-3 F 3-4 F	2-36		
3-1 F 3-2 F 3-3 F 3-4 F			F
3-2 F 3-3 F 3-4 F			
3-3 F 3-4 F			
3-4 F			
	,		

PAGE	REV
3-6 3-7 3-8 3-9 3-10 3-11 3-12 3-13 3-15 3-15 3-16 3-17 3-18 3-19 3-20 3-21 4-2 4-4 4-5 4-4 4-6 4-7 4-8 4-10 4-11 4-12 4-14 4-15 4-16 4-17 4-18 4-17 4-19 4-20 4-21 4-22 4-24 4-25 5-3 5-5 5-5 5-5 5-5 5-7 5-8	ងច្បង្សង្សង្សង្សង្សង្សង្សង្សង្សង្សង្សង្សង្សង

PAGE	REV
5-9 5-10	F
5-11	F
5-12	F
5-13	F
5-14	F
5-15 5-16	F F
5-17	F
5-18	F
5-19	F
5-20	F
6-1 6-2	F E
6-3	E
6-4	E
6-5	E
6-6 6-7	E
6-7 6-8	E
6-9	F
6-9 6-10	F
6-11	G
6-12 6-13	F
6-13	F
6-15	F
6-16	F
6-17	F
6-18 6-19	F
6-20	F
6-20 6-21	F
6-22	F
6-23 6-24	F
6-24	F
6-26	F
6-27	F
6-28	F
6-29	F
6-30 6-31	F
6-32	F
7-1	E
7-2 7-3	F
7-3	F
7-4 7-5	E
7-6	F

iv 60299500 G

PAGE	REV
7-8 7-9 7-10	E E E
7-10 7-11 8-1 8-2	EFF
8-3 8-4 8-5	F F F
8-6 8-7 8-8	F F
8-9 8-10 8-11	F F F
8-12 8-13 8-14 8-15	G G G
8-16 8-16.1 8-16.2	GGG
8-16.3 8-16.4 8-17	G G F
8-18 8-19 8-20 9-1	F F F
9-2 9-3 9-4	F E E
9-5 9-6 9-7	F F
9-8 9-9 9-10 9-11	F F F
9-12 10-1 10-2	F G G
10-3 10-4 10-5	G F F
10-6 11-1 11-2	FFF
11-3 11-4 11-5	F F F

PAGE	REV
11-6	F
12-1	E
12-2 12-3	F
13-1	E
13-1 13-2	F
13-3	F
13-4	F
13-5	F
13-6 13-7	F F
13-8	F
13-9 13-10	F
13-10	F
13-11	F
13-12	F
13-13 14-1	F F
14-2	F
14-3	F
14-4	F
14-5	F
14-6 14-7	F
14-8	G
14-9	F
14-9 14-10	·F
14-11	F
14-12 14-13	F F
14-13	F
14-15	F
14-16	F
14-17	F
14-18 14-19	G
14-19	F F
14-21	G
14-22	F
14-23	F
14-24	F F
14-25 14-26	G
15-1	E
16-1	F
16-2	Ε
16-3	F
16-4 16-5	F
16-6	F
16-7	Ē

PAGE	REV
16-8 16-9 16-10 16-11 16-12 Back Cover	- 4444
	-
*. *	
. 2 7	

PAGE	REV
1	1
	1 1
	1
	100
	1
1 4	100
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	100
1 K 1	
	100
	ľ
	2 1000
	-1
	4.15
	100
	100

PREFACE

This manual is a condensed version of CONTROL DATA® 6000/CYBER 70/CYBER 170 Reference Manual (publication no. 60160600) and 6000/CYBER 70/CYBER 170 Supplemental Reference Manual (publication no. 60409500). It does not replace either of these publications; it is to be used in conjunction with them.

This manual is intended for use by maintenance personnel performing preventive and emergency maintenance.

CONTENTS

DEADSTART OPTIONS

Deadstart Panel Settings Deadstart Card Loader (DSCL)	1-1 1-6
Peripheral Processor Deadstart Command Test (CED) Preload Control Program (CEL)	1-7 1-11
Memory Dump Routine (DDD) Tape to Disk (TD1)	1-14
SYSTEM OPERATION	
SMM Initialization Central Memory	2-1 2-2
Real-Time Display and Timing Clock for 6000 SMM (CLK)	2-8
Central Memory Conflict Program (CMC)	2-11
Central Processor Control (CPC)	2-14
Central Processor Monitor (CPMTR) Maintenance Bits Control Routine (DLY)	2-23
Dayfile and Memory Dump (DMP)	2-28
6400/6000 Multiprogramming Routine (EXC)	2-30
Loader/Monitor (LDR)	2-32
SERVICE ROUTINES	
Full Addressing for Central Memory Utility Program (FAD)	3-1
Peripheral Service Multiprogramming	3-1
Routine (PSM)	3-3
Peripheral Service Routine (PSP/PSQ)	3-11
Peripheral Service Routine (PST)	3-15
Peripheral Services (PSX)	3-17
CPU Test Mode Utility Program (TST)	3-21
CPU COMMAND TESTS	4-1
CENTRAL MEMORY TESTS	5-1
PPU TESTS	6-1

60299500 F vii

ECS TESTS	7-1
MAGNETIC TAPE TESTS	8-1
PRINTER TESTS	9-1
CARD EQUIPMENT TESTS	10-1
DISK FILE TESTS	11-1
DISPLAY TESTS	12-1
REMOTE TERMINAL TESTS	13-1
CYBER 170 STM TESTS	14-1
PPU NUMBERING CHART	15-1
REFERENCE GRID	16-1

DEADSTART PANEL SETTINGS

80-COLUMN ABSOLUTE BINARY CARDS

Address	Setting	
0001	75cc	Deactivate channel cc.
0002 0003	77cc e000	Connect card reader
0003 0004 0005	77cc 0001	Select binary read.
0006 0007	77cc 1500	Select DCC to read.
0010 0011	2000 7760	Load word count.
0012	74cc	Activate channel cc.
0013 0014	71cc 0000 or 7773	Input address.
0015 †	XXXX	
0016 †	XXXX	
0017 † 0020 †	XXXX XXXX	
cc Ca	rd reader chai	onel number (12 or 13)

Card reader equipment number (4,5,6, or 7)

Inconsequential

COMPASS BINARY DEADSTART CARDS

Address	Setting	
0001	75cc	Activate channel cc.
0002	77cc	Connect card reader.
0003	e000	Connect card reader.
0004	77cc	0.1
0005	0001	Select binary read.
0006	77cc	
0007	1400	Read one card.
0010	74cc	Activate channel.
0011	71ec	
0012	7666	Input address.
0013	XXXX	
0014	XXXX	
0015 †	XXXX	
0016 †	XXXX	
0017 †	XXXX	
0020 †	XXXX	

Card reader channel number (12 or 13)

Card reader equipment number (4, 5, 6, or 7)

X Inconsequential

[†] CYBER 170 only.

60X/65X TAPE LOAD ON UNASSIGNED CHANNELS

The following panel setting is used for 60X/65X tape load on channel 12, 13, 32, or 33.

Address	Setting	
0001 0002 0003 0004 0005 0006 0007 0010 0011 0012 0013 0014 0015 †	75cc 77cc eruu 77cc 0010 77cc 1400 74cc 71cc 0013 XXXX XXXX XXXX XXXX XXXX	Deactivate channel c. Connect tape drive. Rewind tape. Read physical record. Activate channel c. Input to address 0013.
0020	2222222	

- Tape channel number (12, 13, 32, or 33) Tape controller number (4, 5, 6, or 7) CC
- е
- Tape unit number uu
- Bypass CM if equal to 7 octal
- Inconsequential Х

60X/65X TAPE LOAD ON ASSIGNED CHANNELS

The following deadstart panel setting is used for $60\mathrm{X}/65\mathrm{X}$ tape load on channels 1 through 7 and 11 or 20 through 31.

Address	Setting	
0001	75ec	Deactivate channel c.
0002	77cc	Connect card reader e.
0003	e000	connect dara realer to
0004	77cc	Set binary.
0005	0001	Set binary.
0006	77cc	Read physical record.
0007	1400	Read physical record.
0010	74cc	Activate channel cc.
0011	71cc	Input to address 7666.
0012	7666	input to address 1000.
0013	XXXX	

- Tape channel number (12, 13, 32, or 33) cc
- Tape controller number (4, 5, 6, or 7) e
- Inconsequential X

[†] CYBER 170 only.

Address	Setting
0014	XXXX
0015 †	XXXX
0016 †	XXXX
0017 †	XXXX
0020 †	XXXX

This setting loads a card into PPU 0 at address 7666. The card is obtained by assembling and punching program PTL on the SMM program library.

66X WARMSTART ON UNASSIGNED CHANNELS

The following panel setting is used for warmstart of 66X on channel 12, 13, 32, or 33.

Address	Setting	
0001 0002 0003	75cc 1701 0576	Deactivate channel cc. Delay.
0004 0005 0006 0007 0010	2400 †† 24r0 †† 77cc ed6u 74cc	Pass. Pass. Connect and read tape unit u
0011 0012 0013 0014	71cc 0013 XXXX XXXX	Input to address 0013.
0015 † 0016 † 0017 † 0020 †	XXXX XXXX XXXX	

- cc Tape channel number (12, 13, 32, or 33) e Tape controller number (4, 5, 6, or 7)
- u Tape unit number
- r Bypass CM if equal to 7 octal
 - d 7-track tape density (0=556, 1=800)
- X Inconsequential

†† If a Data Channel Converter (DCC), a 6681, or a 6684 is on the channel, these instructions should be:

0004 7766 Deselect DCC.

[†] CYBER 170 only.

66X WARMSTART ON ASSIGNED CHANNELS

The following deadstart panel setting is used for warmstart of 66X on channels 1 through 7, 11, and 20 through 31.

SMM is initialized by deadstarting a binary card deck obtained by assembling PT6 on the UPDATE I OLDPL tape.

Address	Setting	
0001 0002 0003 0004 0005 0006 0007 0010 0011 0012 0013 0014 0015† 0016†	75cc 1701 0576 77cc ertt 77cc 14dl 74cc 71cc 7664 00uu XXXX XXXX	Deactivate channel cc. Delay. Connect card reader e. Read physical record. Activate channel cc. Input to address 7664.
0017† 0020†	$\begin{array}{c} XXXX \\ XXXX \end{array}$	

- cc Card reader channel number (12 or 13)
- e Card reader equipment number (4,5,6, or 7)
- uu Tape unit number
- r CM bypass (7 octal)
- d 7-track tape density (0=556, 1=800)
- tt Magnetic tape system channel number
- X Inconsequential

66X COLDSTART

The following deadstart panel setting is used for coldstart of a 66X/7021 Magnetic Tape System (MTS) on various channels. Coldstart accomplishes the load of the controlware into the MTS. Once the MTS has been coldstarted, the warmstart procedure (deadstart procedure that assumes the controlware has been loaded and is intact) should be followed.

[†]CYBER 170 only.

Card Reader on Channel 12 or 13 Card Reader on Channels 1 through 7 and 11

Address	Setting	Address	Setting
0001	75cc	0001	73cc
0002	2400	0002	0013
0003	2400	0003	75cc
0004	77cc	0004	77cc
0005	ertt	0005	ertt
0006	77cc	0006	77cc
0007	14ds	0007	14ds
0010	74cc	0010	74cc
0011	71cc	0011	71cc
0012	7664	0012	7664
0013	00uu	0013	0000
0014	XXXX	0014	7112 †
0015 ††	XXXX	0015 † †	XXXX
0016 ††	XXXX	0016 ††	XXXX
0017 † †	XXXX	0017 ††	XXXX
0020 ††	XXXX	0020 † †	XXXX

- cc Card reader channel number
- e Card reader equipment number (4, 5, 6, or 7)
- u Tape unit number (if card reader on channel 12 or 13)
- s PPU0 save switch (1 if PPU0 will not be saved)
- r CM bypass if 7 octal
- d 7-track tape density (0=556, 1=800)
- tt Magnetic tape system channel number
- X Inconsequential

A deadstart SMM from MTS (66X) tape subsystem controlware deck must be available.

669/7152 MAGNETIC TAPE CONTROLLER COLDSTART ON UNASSIGNED CHANNELS

The following deadstart panel setting loads the 7152 Magnetic Tape Controller controlware from a 669 tape drive to the controller and starts the controlware executing. The controller must be on channel 0, 12, 13, 32, or 33. After coldstart has been accomplished, a warmstart can be used to deadstart the SMM system from an SMM tape.

60299500 G 1-5

[†] If MTS is on channel 12, change word 0014 to 7113.

^{††} CYBER 170 only.

Address	Setting	
0001	75cc†	Deactivate channel cc.
0002 0003	1701) 0576	Delay loop.
0004	2400††	Pass.
0005	2400††	Pass.
0006	77cc	Coldstart function; initi-
0007	007u†††	ates the execution of the PROM program to load the controlware from the tape mounted on unit 1u.†††
0010	0300	Halt; hangs the PP.
0011	XXXX	
0012	XXXX	
0013	XXXX	
0014	XXXX	
0015	XXXX	
0016	XXXX	
0017	XXXX	
0020	XXXX	

cc 7152 Magnetic Tape Controller channel (0, 12, 13, 32, or 33).

u Second octal digit of tape drive unit number.

X Inconsequential.

669/7152 MAGNETIC TAPE CONTROLLER COLDSTART ON ASSIGNED CHANNELS

The following deadstart panel setting loads the 7152 Magnetic Tape Controller controlware from a 669 tape drive to the controller and starts the controller ware executing. The controller must be on channel 1 through 7, 11, or 20 through 31. After coldstart has been accomplished, a warmstart can be used to deadstart the SMM system from an SMM tape.

1-6 60299500 G

[†] If the channel cc, equals zero, this instruction must be 7540.

^{††} If a 6681, 6684, or CDC CYBER 170 data channel converter is on the channel, the instructions should be;

^{0004 77}cc Deselect data channel converter.

^{†††} Tape unit number must be in the range 10-17 octal. u is the second octal digit of the unit number.

Address	Setting	
0001	1402	Output halt program to
0002	73cc	the PP assigned to chan-
0003	0013	nel cc.
0004	75cc	Deactivate channel cc.
0005	1701)	Delay loop.
0006	05761	Delay 100p.
0007	2400†	Pass.
0010	2400†	Pass.
0011	77cc	Coldstart function, initi-
0012	007u	ates the execution of the
		PROM program to load
		the controlware from the
		tape mounted on unit 1u. ††
0013	0000	Halt program for PP as-
0014	0300	signed to channel cc.
0015	XXXX	
0016	XXXX	
0017	XXXX	
0020	XXXX	

cc 7152 Magnetic Tape Controller channel (1-7, 11, or 20-31).

u Second octal digit of tape drive unit number.

X Inconsequential.

844/7152 DISK CONTROLLER COLDSTART ON UNASSIGNED CHANNELS

The following deadstart panel setting loads the 7152/844 Disk Controller controlware from a prerecorded 844 disk pack mounted on unit uu and starts the controlware executing. The controller must be on channel 0, 12, 13, 32, or 33. After coldstart has been accomplished, a warmstart can be used to deadstart the SMM system from the disk.†††

0004 77cc Deselect data channel 0005 2100 converter.

[†]If a 6681, 6684, or CDC CYBER 170 data channel converter is on the channel, the instructions should be:

^{††}Tape unit number must be in the range 10-17 octal. u is the second octal digit of the unit number.

^{†††}Refer to LDC utility for a discussion of how the controlware is written onto an 844 disk pack. For a discussion of how the deadstart sector program and the SMM systems are loaded to an 844 disk pack, refer to TD1 utility in publication number 60160600.

Address	Setting	
0001	75cc†	Deactivate channel cc.
0002	77cc	Function controller to
0003	0 1 uu	coldstart using disk unit
0000		uu.
0004	0300	Halt; hangs the PP.
0005	XXXX	
0006	XXXX	
0007	XXXX	
0010	XXXX	
0011	XXXX	
0012	XXXX	
0013	XXXX	
0014	XXXX	
0015	XXXX	
0016	XXXX	
0017	XXXX	
0020	XXXX	
	== 1011 D: 1	Gt 11-m - hammal (0 12

cc 7152/844 Disk Controller channel (0, 12, 13, 32, or 33).

uu 844 disk drive unit number (00-03) with prerecorded controlware disk pack.

X Inconsequential.

844/7152 DISK CONTROLLER COLDSTART ON ASSIGNED CHANNELS

The following deadstart panel setting loads the 7152/844 Disk Controller controlware from a prerecorded 844 disk pack mounted on unit uu and starts the controlware executing. The controller must be on channel 1 through 7, 11, or 20 through 31. After coldstart has been accomplished, a warmstart can be used to deadstart the SMM system from the disk. † †

• 1-6.2 60299500 G

[†] If the channel cc equals zero, this instruction must be 7540.

^{††} Refer to LDC utility for a discussion of how the controlware is written onto an 844 disk pack. For a discussion of how the deadstart sector program and the SMM system are loaded to an 844 disk pack, refer to TD1 utility in publication number 60160600.

Addres	ss <u>Setting</u>	
0001	1402	Output halt program to
0002	73cc	the PP assigned to chan-
0003	0007	nel cc.
0004	75cc	Deactivate channel cc.
0005	77cc	Send function to control-
0006	01uu	ler to coldstart using
		disk unit uu.
0007	0000	Halt program for PP
0010	0300	assigned to channel cc.
0011	XXXX	
0012	XXXX	
0013	XXXX	
0014	XXXX	
0015	XXXX	
0016	XXXX	
0017	XXXX	
0020	XXXX	
cc	7152/844 Disk or 20-31).	Controller channel (1-7, 11,
uu		unit number (00-03) with

prerecorded controlware disk pack.

CEJ/MEJ SWITCH SETTINGS


Inconsequential.

X

The following tests require the CEJ/MEJ switch settings to run properly. All other tests can run with the CEJ/MEJ switch in either position without affecting the operation of the test.

CEJ/MEJ ENABLED	CEJ/MEJ DISABLED
CNF	CPM
CPX	CT1
IAS	EJ1
MAN	ERX
MX.T	EJT

DEADSTART CARD LOADER (DSCL)



PERIPHERAL PROCESSOR DEADSTART COMMAND TEST (CED)

CED is an in-line, fixed-operand, sequential command and memory retention test that executes in PPU of following deadstart. It verifies basic operands and instructions in PPU obefore the execution of the preload display program CEL. A two-PRU version is used in the field, and a one-PRU version is used for manufacturing.

CED executes on any 6000/CYBER 70/CYBER 170 configuration, PPU 0, channel 0, magnetic tape equipment (60X/65X/66X), and channel.

CED DEADSTART PANEL SETTINGS

CED is loaded by the standard deadstart panel setting or by an alternate panel setting for the one-PRU version. This program is reentered at address 6 to load the second segment (or PRU 2 of the two-PRU version only) and the preloader display CEL.

Abbreviations for the following table are as follows:

- C = Magnetic tape channel number
- U = Magnetic tape unit number
- E = Magnetic tape equipment number
- Y = Disk channel number
- V = Disk unit number
- F = Disk equipment number
- W = Starting address to load SMM from disk
- A = 0 for CYBER 17X, 1 for 6X00, and 2 for
- CYBER 7X
 B = 6 for CYBER 17X and N for 6X00/CYBER 7X
 (refer to publication no. 60160600 for N)
- X = Not used
- * = CYBER 17X only
- + = 24CC and 24RS if no DCC/6681 is on channel C
- D = Density, 0=556 and 2=800 [refer to MTS (66X) ERS]
- R Refer to publication no. 60160600, CED
- Z) description


_	_	ı	
6			
02			
9			
9			
5			
0			
0	>	c	4
н	4	_	ì

01 75CC 75CC 75CC 75CC 75CC 75CC 75CC 75C	В		60X/ 65X	66X	66X after CED Executes	60X/ 65X One- PRU CED	60X/65X after One- PRU CED Executes	66X One- PRU CED	66X after One- PRU CED Executes	Display Contents of Memory at H33
	99500	02 03 04 05 06 07 10 11 12 13 14 15 † 16 † 17 †	77CC ERUU 77CC ZZ10 77CC 1408 74CC 71CC 0013 XXXX XXXX XXXX XXXX XXXX XXXX	1701 0576 77CC 21RS 77CC ED6U 74CC 71CC 0013 XXXX XXXX XXXX XXXX XXXX	77CC 21RS 77CC E02U 77CC E04U 74CC 71CC 0013 XXXX XXXX XXXX XXXX	77CC ERUU 77CC ZZ10 77CC 140S 74CC 71CC 0021 03AB YYVF WWWN XXXX XXXX	77CC ERUU 77CC ZZ10 77CC 140S 74CC 71CC 0021 WWWN YYVF WWWN 03AB XXXX	1701 0576 77CC+ 21RS+ 77CC ED6U 74CC 71CC 0021 03AB YYVF WWWN XXXX	77CC+ 21RS+ 77CC E02U 77CC E04U 74CC 71CC 0021 WWWN YYVF WWWN 03AB XXXX	3507 2000 0300 4407 0100 ADDR XXXX XXXX XXXX XXXX XXXX XXXX XXXX

PPS CHASSIS BIT LIGHTS (CYBER 17X ONLY)

No messages are displayed. Detection of an error executes a 0300, 0400, 0500, 0600, or 0700 instruction to stop the PPU. The address of the failing instruction sequence may be read from the SCR P register lights at H33 on CYBER 170 or by scoping the PPU 0 address register at C01 and C02 on the 6000/CYBER 70.

Location	Bit No. (Decimal)	Bit No. (Octal)	Description
F39-A F39-B F39-C F39-D F39-E F39-F F39-H F39-I F39-K F39-K F39-M F39-N F39-O	084 085 086 087 088 089 090 091 092 093 094 095 192 193	124 125 126 127 130 131 132 133 134 135 136 137 300 301 302	2X speed Inhibit CMC required Not used Not used CEL loaded Memory test OK Compare test OK Second PRU loaded Instruction test OK Not used Stop on PP memory PE CP-0 stopped CP-1 stopped ECS in progress flag
F39-P F39-Q F39-R	195 196 197	303 304 305	Monitor flag CP-0 Monitor flag CP-1 Not used
H33-A H33-B H33-C H33-D H33-E H33-F H33-H H33-I H33-I H33-K H33-N H33-N H33-N H33-O H33-P H33-P	060 061 062 063 064 065 066 067 068 069 070 071 072 073 074 075 076	074 075 076 077 100 101 102 103 104 105 106 107 110 111 112 113 114 115	PPS P register bit 0 PPS P register bit 1 PPS P register bit 2 PPS P register bit 3 PPS P register bit 4 PPS P register bit 5 PPS P register bit 6 PPS P register bit 6 PPS P register bit 7 PPS P register bit 8 PPS P register bit 9 PPS P register bit 10 PPS P register bit 11 PP code bit 0 PP code bit 1 PP code bit 2 PP code bit 3 PPS breakpoint bit CMC breakpoint bit



PRELOAD CONTROL PROGRAM (CEL)

Following the successful execution of the deadstart diagnostic CEQ, CEL is loaded and initiated. The function of CEL is to interpret keyboard input directives describing a parameter change or requesting the loading and initiating of a PPU 0 program, a system utility program, or the SMM system. The following is a list of these directives.

G = 1 =	G1 11 01 11 0
†SYbb,IIII (cr)	Change the configuration for
	6000 and CYBER 70 descrip-
	tion, where bb = number of
	banks and IIII = CPU type.
	Example: SY40,7428.
Sybbb. III. c. np (cr)	Change of configuration

description for CYBER 170. or SYbb, III, c, pp (cr)

bbb = Number of banks III = CPU type = Number CPU (1 or 2)

> pp = Number of PPUs Example: SY100, 175, 1, 20

or SY40, 175 2, 10.

xxWyyyy(cr) Change the contents of address xx of the deadstart area (1 through 14B0) to yyyy (for 6000/CYBER 70).

xxWvvvv (cr) Change the contents of address (xx) of the deadstart area (1 through 20B) to yyyy

on CYBER 170 machines only.

xx+yyyy (cr) Similar to the previous entry. except 1 is added to xx allow-

ing sequential entry.

yyyy (cr) Status/control register functions. (Refer to CYBER 17X Reference Manual.) This command will execute the

status/control register function, where yyyy is the octal function code.

⁺ The configuration and mass storage device parameters are saved in CM addresses 1 and 242, respectively, when SMM is initiated so successive deadstarts will not require defining these parameters. If this feature is not desired, set 03 = E7UU to eliminate this use of CM.

•	CD	
1	$c_{\rm n}$	

Loads and initiates the program selected by the contents of addresses 13 and 14. This is typically used on successive deadstarts following a preload of mass storage (PX).

MNE (cr)

Direct loads and initiates PPU 0 program MNE without using CM.

T (cr)

Loads and initiates the SMM system using the deadstart tape as the library media.

+ PX (cr)

Loads and initiates the utility tape to mass storage program TD1 using device type X. (The starting position, device channel, and equipment are assumed to be contained in addresses 13 and 14 on the right screen display.) X=1-808, 2-6603/844, 3-81X/821, 4-85X/841, 5-86X. If X is absent, the device type described in address 13 is used. Refer to TD1 writeup for 13 and 14 parameters.

D (cr)

Loads and initiates the utility dump program DDD.

R (cr)

Redeadstart by returning PPUs to deadstart condition and execute the deadstart program displayed beginning with address 2. (A use of this feature is to deadstart from a different tape unit without changing the deadstart panel. Set 03W EOUU and then R cr.)

CP (cr)

Clears all PPU memories to zero, except PPO.

[†] The configuration and mass storage device parameters are saved in CM addresses 1 and 242, respectively, when SMM is initiated so successive deadstarts will not require redefining these parameters. If this feature is not desired, set 03 = E7UU to eliminate this use of CM.

CC (cr)	Clears all central memory to zero.
* (cr)	Sets all PPUs to 2X speed (CYBER 170 only).
= (cr)	Toggle right screen display selection (deadstart area or status control words).

Site parameters describing system configuration (SYbb, IIII) and mass storage starting position, channel, unit, and equipment (DS13 and DS14) may be permanently edited onto the deadstart tape using edit routines EDT (SMM) or EDIT (SCOPE).

MEMORY DUMP ROUTINE (DDD)

DDD is called by using the CEL loader and typing D. DDD will be loaded and display the following messages.

P. C. X. I. F. T. A

P	This selection allows the operator to
	dump any PP to the printer.

LP CH LP NO	(Type in	channel number) equipment num-
	her)	

C This selection allows the operator to dump central memory to the printer.

CM from	(Type in starting CM ad-
	dress to be dumped)
CM to	(Type in last CM address
	to be dumped)

X This selection allows the operator to exchange out CPO or CP1 and dump the exchange package to the printer.

I This selection is used only to fill the 512 image.

F This selection is used only to fill the 580 image.

T This selection allows the operator to dump central memory to tape 1 or load one file from tape 1 into central memory. (Number of banks selected must be in octal.)

A This selection is used only to fill the 580 PFC memory.

All information required for any of these options is displayed on the 6000 console.

DDD resides in PPU-0 in low core starting at location 22B. If PPU-0 is dumped, low core has been clobbered by DDD. If low core must be saved, transfer PPU-0 memory to another PPU before loading DDD.

Example: To dump PPU-0 to PPU-1, set deadstart panel to:

0001	2001
0002	0000
0003	7301
0004	0000
0005	0300

Then deadstart to transfer PPU-0 to PPU-1.

Reset the deadstart panel to load DDD and dump PPU-1.

DDD contains the option to add multiple access controllers if site configuration requires. The following example activates this option when assembled during a correct or update run of DDD.

```
*IDENT XXXX
*I DDD.15
DF.1015 EQU 1
*C DDD
```

TAPE TO DISK (TD1)

TD1 is a utility routine that loads the SMM library from the SMM tape to a disk. An option permits TD1 to load an 844 disk with a deadstart sector program that permits a direct deadstart from the disk.

OPERATIONAL PROCEDURE

RESTRICTIONS-

- The disk cannot be connected to the same channel as the tape controller.
- 2. Central memory must contain a disk directory.
- 3. Controlware MA710-A09 or above must be installed to write a disk deadstart sector program to an 844 disk.

LOADING PROCEDURE

The following steps load the SMM library onto the disk. This procedure is used to run SMM for maintenance.

- Deadstart using panel settings for tape load of SMM.
- Load TD1 by typing:

Px (cr)

- x = equipment type (refer to Parameters). CEL option word 13 indicates the beginning address where SMM will be written to the disk.
- Press any key except X to dump SMM tape to disk. When dump is complete, a message appears indicating where SMM resides (refer to Normal Messages).

To load the disk deadstart sector program to an 844 disk, continue to step 4.

- Deadstart again using same panel settings as step 1.
- Type P2 (cr) to load TD1.

NOTE

CEL option word 13 must be identical for steps 2 and 5 so that the deadstart sector program can locate the SMM library.

- 6. Press X key to load deadstart sector program to 844 disk. A deadstart panel display appears on screen.
- 7. Set deadstart panel to conform to display appearing in step 6.
- To deadstart from disk, press the DEADSTART switch. CPC display appears. Successive deadstarts do not require reloading the sector.

PARAMETERS

Word 13 = ZZZX

ZZZ = Starting disk address to load SMM (cyl + pos)

X = 1 for 808

2 for 6603/844

3 for 813/814/824

4 for 853/854/841

5 for 861/863/865

Word 14 = YYUE

YY = Channel number of the disk

U = Unit number of the disk

E = Equipment number of the disk

NORMAL MESSAGES

The following deadstart panel setting messages appear on the left screen after the deadstart sector program has been written to the disk.

DEAD START PANEL SETTINGS FOR 844 DISK DEAD START

FOR CHANNELS 0, 12, 13, 32, 33	ALL OTHER CHANNELS
1 = 75CC 2 = 77CC 3 = 03UU 4 = 74CC 5 = 71CC 6 = 0010 7 = 0303	1 = 1403 2 = 73 CC 3 = 0012 4 = 75 CC 5 = 77 CC 6 = 03 UU 7 = 74 CC 10 = 71 CC 11 = 0010 12 = 0000 13 = 7112 14 = 0000

NOTE

If CC=0 set location 1 to 7540.

CC = Channel number

UU = Unit number

SMM INITIALIZATION

SMM consists of a loader/monitor program (LDR), a central processor control program (CPC), a central memory resident, and a collection of programs. This section considers the SMM elements LDR, CPC, central memory, and DDD.

- 1. LDR loads and enters its initialization routine.
 - a. Tape channel, equipment, and unit numbers are read from deadstart settings and plugged into I/O instructions.
 - b. The test list is written in the upper 200 CM words.
 - c. CM addresses 0 through 400 are cleared.
 - d. Tape parameters are written to CM address 241 and the loading device parameters are inserted in address 242.
 - e. Number of PPUs are determined. Drop is written to PPU input registers that are not available.
 - f. Computer type number of memory banks, number of CPUs, and number of PPUs are written into CM address 1.
 - g. CPMTR is read from the SMM library to central memory, starting at address 250.
 - h. CPC is read from SMM device and loaded into PPU 8.
 - i. LDR exits to its monitor loop.
- 2. CPC enters its initialization routine.
 - Computer type and number of memory banks are set in the left screen display.
 - b. Field length and relative address are determined and set in exchange areas. Error mode is set for 7000 if the system is a CYBER 17X. Error exit selected on parity errors is a normal mode of operation for 17X systems.
 - c. If two CPUs were indicated by LDR in CM address 1, a flag is set, which controls CPU P register display, CPU control, and memory display.
 - d. Upon recognizing a stand alone, cr will go to multiprogramming mode of operation. For CYBER 170, a status control register monitor (MTR) will be loaded to PPU 1.
 - e. CPC exits to its main loop.

CENTRAL MEMORY

SMM uses the following central memory locations.

Address			Con	tents			
0	Zero						
1	59	47	35	23	11	0	
	BKS	SYS	TYPE	CPU	PP	U	
		BKS SYS TY	/ PE	(OCT) Type	of sys		M banks n dis-
		CPU PPU		play c Numb Numb	er of		
2	53		35 2	9	11	0	
	F	L'		RA	CP	U	
	ļ	This is used by	s set by	y CPC when	/EXC loadir	/MAN	l/etc. and grams.
3	02000	0000	3 ///				
]	Loop C	PU ins	structi	on.		
4	Name	e of la	st CPU	0 pro	gram	loade	ed.
5	59	47	35	23	11	0	
	PP Num	Ac- cept	Ad- dress	Bits			
	J	displ	ay poir	nter.			
6	Name	of las	st CPU	1 pro	gram	loade	ed.
7	EXC	EXC	RA		DMF		
			unning o whe		is ru	ınning	

DMP running flag.

Nonzero when DMP is running.

EXC loading flag.

Nonzero when EXC is loading a CPU test.

EXCRA = RA of CPU 0 EXC.

Address	Contents
10	N M E X 71C Z PARMS
	PP1 IR, Zero if PP is idle. NME = Test name CZ = Loading channel, cleared after test is loaded, then: Z = Go/stop flag (1=go, 2=stop) X = Abort flag (1=abort) PARMS, if # 0, are stored in MCP+2
11	FTN PARMS
	PP1 output register used to send functions to LDR and MTR
12 through 17	PP1's message buffer
20 through 27	PP2's area
30 through 77	PP3 through PP7's area
100	CP C AUTO EXC
101	FTN PARMS
102	Program name when FTN=1
	PP8/10 (CPC) IR
	Output register (byte 2=PP* if X.LP1, etc.)
	AUTO=0 when auto mode EXC \neq 0 when EXC, MAN, or BD1 is running
103 through 106	Message buffer

Address	Contents
107	0
	00 XX ADR of MSG
	DMP/CPU communication word
	XX = 2 = CPU message $XX = 10 = dump dayfile to LP$
110 through 237	PP9/11 through PP19/31 area
240	00 PP
	Display control word
	PP = PP that has the display
241	00CC E0UU MT P
	Magnetic tape parms, set by LDR
242	000Z 00CC E0UU 0PPP 0000
	SMM device parms, set by LDR
	Z = Device code / First sector
	First position/cylinder
243	Counter for number of times CPMTR is entered
244	FFFF MMMM MMMM MMMM MMMM
245	MMMM MMMM MMMM MMMM
	E - Function code to MTP.

F = Function code to MTR M = Message buffer to MTR

Address	Contents		
246	00KK KKKK 00LL LLLL 00PP		
	 K = Starting address of K display L = Starting address of L display P = PPU in which MTR is loaded 		
250 through 274	Location of CPMTR program		
275	XXXX		
	XXX # 0 error CEJ occurred Bit 4 = 1 signifies CPU 1 = 0 signifies CPU 0		
276	Location of CPMTR program		
277	00BB BBBB 00EE EEEE CCCC		
	B = Breakpoint for SIM E = Input exchange package address C = SIM/CPC control word		
300 through	00PP		
313	Channel status table for channels 0 through 13 PP = PPU number using channel, zero if not used		
315	Error CEJ occurred flag		
316	CPMTR control word for CPU 0		
317	CPMTR control word for CPU 1		
320 through 333	Same as 300 through 313 for second set of PPUs		

$\underline{\text{Address}}$	Contents
334	2XAA BKSP
	AA = Quantity added to exchange address to locate output ex- change package after error CEJ BKSP = No loop CEJ error if zero Loop CEJ error if one
335	2000 EEEE EEEE
	2000 = SMM did not exchange if 0 SMM exchanged in E = CPU 0 exchange package address
336	2XAA BKSP
	Same as 334, except for CPU 1
337	2000 EEEE EEEE
	Same as 335, except for CPU 1
340	Address of CPU 0 monitor exchange address
360	Address of CPU 1 monitor exchange address
400 through 577	CPU 0 exchange package area
600 through 777	CPU 1 exchange package area
1000 through 10777	Overlay area for PPU 1
11000 through 20777	Overlay area for PPU 2
21000 through 101777	Other PPU overlay areas in order
2-6	60299500 F

Address	Contents
61000	Beginning address of CPC overlay
†XX5777	DMP recovery pointers
† XX6000 through XX6777	DMP I display buffer
†XX7200 through XX7237	40-word buffer for ECS reads
†XX7270 through XX7275	6-word message buffer CPC to DMP
† XX7300 through XX7347	Buffer area for J display
†XX7400 through XX7600	Buffer area for H display
†XX7601 through XX7776	Message instructions for H display

⁺ XX is determined from memory size to put information in uppermost core.

REAL-TIME DISPLAY AND TIMING CLOCK FOR 6000 SMM (CLK)

PURPOSE

The intent of this routine is to provide a digital clock that may be sampled in order to compute run times of diagnostic software and related hardware operations. It can also be used as a source for a console display of the current real time.

REQUIREMENTS

HARDWARE

- 1. One 6000 PPU.
- One 6000 real-time channel clock with a 4.096millisecond period.
- Equipment required by 6000 SMM to load any diagnostic.

SOFTWARE

This program will execute under SMM 6000's multiprocessing scheme (that is, MLP or auto).

OPERATIONAL PROCEDURE

LOADING PROCEDURE

The program is called as CLK under the 6000 SMM system called auto. (Refer to SMM systems.)

PARAMETERS

There are no parameters. If a T is typed under the PPU display, the following message is displayed.

TIME. 00.00.00.

The desired time can then be entered. A backspace will cause the last digit entered to be zeroed out. A carriage return enters the desired value into the clock.

SECTION DESCRIPTION INDEX

Not applicable.

OPERATOR COMMUNICATION

MESSAGE FORMATS

Under the auto G display the message format is:

- 11 CLK *00.00.00.
 - 11 PPU number that CLK is running in-
 - *. Blank if the time has been set by the operator or * to indicate the time since CLK was loaded.

In the PPU registers in central memory (PPIR = PPU number *100B) under the E display:

CM Location 1	2	3 4	5	Display Code Values
PPIR+0 03 PPIR+1 000 PPIR+2 47 PPIR+3 ZH PPIR+4 CI PPIR+5 00 PPIR+6 00	14 1300 0 00 0000 0 33 3357 3 ERO SCND I LPH MSC1 I 00 0000 0		0000 3357 C CHCK 0000 0000	CLK *00.00.00. ABCDEFGH IJKLMN
PPIR ZERC SCND MLSC MCSC	Data zer play clo by SMM A 12-bi which is 1750B (= 1000 r A 12-bi which is seconds sample	t octal-sect t octal-mil s reset to z that is, 175	ond coundisecond dero when disecond sero when the sero second et ime in eclock with the second ecloc	s the dis- isplayed ter (SEC). counter it reaches seconds cond) (MSC). I counter micro- as last
CLPH MSC1 MSC2	real-tin The cur clock th that 1 m Upper 1 counter	me clock. Trent phase nat CLK is nillisecond 12 bits of a 12 bits of a	of the rewriting thas pass 24-bit m	eal-time o indicate sed. nillisecond

2-9

The previous information should be helpful to a programmer wishing to time an operation without requiring a PPU to go into a timing loop. Such loops can cause a communication gap that may be undesirable under system operations.

DESCRIPTION

This routine samples the clock about once every 45 microseconds. At each sample, a check is made to see if the clock's phase has changed (that is, the upper two bits of the real-time clock). When the clock phase changes, a millisecond has elapsed and all millisecond counters are updated. After 1000 milliseconds have elapsed, the second counter is incremented. This same procedure is used for minutes and hours. After 24 hours the clock returns to zero. A more detailed description may be obtained by studying the listing.

CENTRAL MEMORY CONFLICT PROGRAM (CMC)

OPERATIONAL PROCEDURE

RESTRICTIONS

- This program should be run under the SMM auto mode of operation, along with EXC or individual CPU or CM tests or the SCOPE system.
- No RA value is added to the CM address specified in the keyboard entry (under SMM). Refer to parameters for RA under SCOPE operation.

LOADING PROCEDURE

- Called as X.CMC. or X.CMC, WWWZ. When called X.CMC., the program stops so that parameters may be entered. When called X.CMC, WWWZ., WWW x 10g is the delay count. If WWW is zero, a delay count of five is assumed. Z values have the following significance.
 - Z = 0 Stop for parameters
 - = 1 Read only = 2 Stop on error (always selected)
 - = 3 Write only
 - = 4 Read/write
 - = 5 Write/read/compare

CMC runs in central memory at an address equal to the PP number times 10000B. Refer to SCOPE Operation for on-line loading parameters.

May be called into as many PPUs as the system allows (under auto).

PARAMETERS AND/OR ENTRIES

Location 1500 = 0 - Do not stop on compare errors

= 2 - Stop on compare errors

= Sense switch 1 for SCOPE operation

Entries

The left screen displays entries (under SMM).

D	Release display to SMM system.
S	Stop read/write.

SPACE Continue read/write.

Restart and display entries. (CR)

Set delay between reads/writes = X т, х. (1-7777). Preset to 1.

Read X(1-1000) words from central R. X. Y. memory location Y into PP buffer at

location 3000.

Write X(1-1000) words to central W. X. Y. memory location Y from PP buffer at location 3000.

Read X (1 through 1000) words from RW. X. Y. central memory location into PP at location 3000 and write X words to central memory location Y from PP location 3000.

Write X (1 through 400) words from WR, X, Y. PP location 5400 to central memory location Y and read X words to PP location 3000 from central memory location Y, then compare data read to data written and display any compare errors.

SCOPE Operation

(00tal)

Load call = X.CMC, ABNNNN, FFFFFF.

(hinany)

Parameters for A, B, N, and F.

A = 1 through 7 to set time between reads and writes

	(OCIAI)	(DIII J)
в =	: 0	(X00) - Read only
=	: 1	(X01) - Write only
=	: 2	(X10) - Read/write no compare
=	: 3	(X11) - Write/read with compare
=	: 4	(1XX) - Add RA to F and request

FL from system N = Number of words to read or write

F = Central memory address to read or write (refer to B for RA parameters)

MESSAGES

NORMAL

READING CM

Read CM only.

WRITING CM

Write CM only.

READ/WRITE CM

Read, write, and no compare.

WRITE/READ/COM-PARE CM Write, read, and compare data for errors.

MAKE ENTRY TO READ/WRITE CM

Assign display and make desired entries.

ERROR

EXP - VVVVWWWWXXXXYYYYZZZZ REC - VVVVWWWWXXXXYYYYZZZZ COMPARE ERR ADDR CCCCC

C = CM address where compare error occurred.
 V-Z = The data expected (EXP) and the data received (REC-failing data).

NOTE

Data is compared one 12-bit word at a time until five (12-bit) words have been checked. Only those 12-bit words that actually do not compare are displayed as numbers. The 12-bit words that do compare are displayed as V, W, X, Y, or Z, depending upon the byte.

Under SMM, locations 0 through 1000 are protected on a write central memory. Illegal entries are ignored.

CENTRAL PROCESSOR CONTROL (CPC)†

CPC provides displays of CPU P register(s), CPU breakpoint address, channel status, CPU and PPU program names, and exchange package and central memory displays. CPC controls starting and stopping of CPU(s) and provides test mode for troubleshooting.

CPC calls one overlay to CM address 61000 absolute and upon going into auto down-loads it into part of PP10 memory. This gives CPC the following modes of operation.

MODES

NOT AUTO The mode that CPC originally

comes up in with the PPUs waiting with their channels ac-

tive and empty.

AUTO The mode that CPC goes into

after a CR. All PPUs are idled and the G and J displays

are brought up.

MESSAGES

WRONG Illegal entry.

NO OVL Notifies user that the CPC overlay 1CP was not loaded from

CM when going to auto. Program loading and execution will continue normally, but any command that is contained within the overlayed area will not

execute.

LOC 0 NOT 0 Notifies user that absolute location zero (0) of CM is nonzero. The notation DS stands

for deadstart because the condition is irrevocable from CPC.

ERROR CEJ XY

CPMTR has been entered with an exchange with CEJ/MEJ enabled. XY will be 0 if the exchanged-out program was from CPU 0 and 1 if the exchangedout program was from CPU 1.

ERROR EXIT An error exit occurred in notauto mode with CEJ/MEJ dis-

auto mode with CEJ/MEJ disabled. Relative address 0 contains the error mode and address where the error mode

occurred.

2-14 60299500 F

[†] Refer to auto.

CPU X STOPPED ERROR EXIT BIT YY SET

An error exit has occurred in auto mode with CEJ/MEJ disabled. X is the number of the stopped CPU, and YY is the error exit mode bit position.

KEYBOARD ENTRIES

1. Setting Optional Displays

Enter: XY. (cr)

(CPC) sets X display on left screen Y display on right screen

Choices for X, Y = A, B, C, D, E, F, G, H,

2. Setting Memory Display Areas

Enter: XN.A. (cr)

CPC sets field n of display X to display 10 words of memory from address A.

X may be C, D, or E (refer to section 2) n may be 0, 1, 2, 3, 4 n = four sets all fields

3. Enter Memory

Enter: A, V. (cr)

CPC stores value V in address A.

Enter: LA, V. (cr) to left-justify entry

Enter: A+V. for sequential storing of data

NOTE

The relative address RA is first added to A.

4. Enter CPU Register

Enter: Rn, V. (cr)

CPC stops CPU if running and enters value V into register Rn. (sets exchange package). R may be A, B, X, RA, FL, RE, FE, or MA, and n may be 0 through 7 for A, B, or X, while others do not require n. When RA is used, the FL value is automatically updated.

5. Enter Breakpoint Address

Enter: BK, V. (cr)

CPC sets breakpoint address to value V. That is, instructions at address V are saved and replaced with program stop.

6. Set CPU Control Mode

Enter: Test. (cr)

CPC sets up test mode where the P register is continually monitored for breakpoint address. When breakpoint address is reached, the CPU is exchanged out and exchanged back in with the following.

- a. If A display is selected, exchange-in is done with input package.
- b. If B display is selected, exchange-in is done with last output package.

Enter: RUN. (cr)

CPC sets up RUN mode where the CPU runs until breakpoint is reached. If breakpoint is reached, the CPU is exchanged out and breakpoint address is restored.

7. Set New Exchange Address

Enter: EX, V. (cr)

CPC sets exchange address to value V. RA and FL control in CPC are read from the new area.

NOTE

The relative address RA is not added to V.

8. Start Central Processor (Refer to CPMTR)

Enter: Spacebar

CPC exchanges central processor with the following.

- a. If B display is not selected, exchange is done with input package.
- If B display is selected, exchange-in is done with last output package.
- 9. Stop Central Processor (Refer to CPMTR)

Enter: Backspace key

CPC exchanges central processor with the following.

- a. If B display is not selected, exchange is done with input package with P and RA cleared.
- b. If B display is selected, exchange is done with last output package with P and RA cleared.

 Clear Pause Bit and Start all PPUs Running Enter: Go. (cr)

CPC clears the lower byte in CM address 100 and sets all PPUs running (under auto).

11. Change CPU Control (Dual CPUs only)

Enter: Equal Key

CPC sets displays and keyboard controls (RCP, DCP, TEST, RUN) for CPU-n.

Enter: Equal key (=) to toggle back and forth between CPU-0 and CPU-1 control.

12. Load Program

Enter: X.MNE. (cr) or X.MNE, CCUE. Enter channel and equipment to loaded PP or X.MNE, Z, X=PP to load under auto.

CPC issues functions 0001 to LDR to load program MNE. Also, pause bit is cleared.

13. Transfer Central Memory to PPU

Enter: MTP.X. (cr)

CPC issues function 0002 to (LDR) to transfer program at CM address (RA+X+1) to the next available PPU. Address X upper byte must be nonzero.

Drop All PPUs under auto.

Enter: DROP. (cr) (All PPUs that are running will be idled.)

15. Drop PPU under auto.

Enter: X. DROP. (cr) Idles PPU X.

 Memory Byte Entry (Dependent upon which memory display is selected)

Example: E display up.

CM. 100 = 7777 6666 5555 4444 3333

Entry: 100,5,1234. will change the last byte (3333) to 1234.

Example: C or D display up.

 $CM\ 100 = 77777\ 66666\ 55555\ 44444$

Entry: 100,4,12345. will change the last byte (44444) to 12345.

- 17. X Register Byte Entry
 - Example: X1 = 7777 6666 5555 4444 3333

Entry: X1,5,1234. will change the last byte (3333) to 1234.

18. Set Memory

Entry: SET, 100, 200, XXXX. will set all bytes to XXXX from location 100 up to and including location 200. If X is five characters long, four bytes will be set instead of five.

- Cm. Cr clears central memory from 400 protecting ra, fl, and ma for CPU 0 (in nonauto mode only).
- 20. Scan Memory

Example: + entry moves all display 40 locations forward and - entry moves all displays 40 locations backwards.

- 21. (cr) initial (cr) will bring in auto multiprogramming.
- 22. Key as the first entry will abort the loading of a program from tape.
- 23. X.* will assign display to PPU X. Any later * command in auto mode will perform DIS function to assigned PPU.
- 24. (/) Slash entry will cause dayfile program (DMP) if running to dump accumulated buffer to the printer.
- Right blank key will do a repeat entry.
- 26. CBPX (cr) clears the CPMTR capability to loop on error CEJ conditions, X = CPU number. †
- 27. SBPX (cr) enables CPMTR to loop on an error CEJ condition, X = CPU number. A use program, monitor flag clear, exiting with any MODE error will be restarted using its INPUT exchange package. †
- IR, xx (cr) enters the interlock register maintenance bits on CYBER 70. †

Bit 0 = phase 1, bit 1 = phase 2, bit 2 = phase 3, bit 3 = phase 4

To advance a phase, delay all others.

EX. IR, 15 (cr) advances phase 2 EX. IR, 4 (cr) delays phase 3

[†] These commands are valid only in stand-alone mode; they are not available in auto mode.

NOTE

This command is valid in standalone mode only. Use DLY in auto mode.

- 29. Right parenthesis key ()) enables and disables.
 - A two-octal byte interlock register maintenance bit display to the right of the channel display (on CYBER 70 only).
 - b. The CPMTR idle instruction at central memory location 3.

NOTE

The maintenance bit display must be off when running the test IRT in auto mode.

- A series of commands to CYBER 170 interface MTR can be found in the CYBER 170 Supplement. publication number 60409500.
- 31. X.YYY, ZZZZ CR enters PP memory address YYYY with data ZZZZ. The comma can be replaced with a plus for sequence storing. This is used mainly to change parameters in a super P interface program.

NOTE

This can be used for normal PS-interfaced SMM programs as long as ZZZZ # to 0.

- 32. X. RUYYY CR is used to start a super P-interfaced program (which can be identified by a / following the program name after loading) at PPU location YYY.
- 33. M, ZZZZ CR or X. M. ZZZZ CR will send the CPC keyboard buffer to DMP which will enter it in the I display and its central buffer to be printed with any test message.

NOTE

This is an excellant way to head error messages with date/time, special conditions, margins or delay probes, or parameter settings.

34. J=X, ZZZZ CR assigns the J display to PPU X. If the PPU responds, a PPU memory display will appear (if the J display is displayed upon either screen). ZZZZ is the memory address to be displayed (ZZZZ optional).

NOTE

At this time, only D44 is available to the J display.

35. JY, ZZ00 CR sets the areas of PPU memory to be displayed for the I display:

Y = 0	Upper memory block
Y=1	Middle memory block
Y=2	Lower memory block
Y=3	Or
Y=4	All memory blocks with a
	100B increment
ZZ	PP memory address to be
	displayed

DISPLAYS

NORMAL DISPLAYS

CPC displays title line, LDR message line, status of I/O channels, and keyboard buffer on left screen at all times. On the right screen, CPU P register and mode and breakpoint address of selected CPU are displayed at all times. Also, on each screen is one of the following optional displays.

A Display Both input and output exchange packages are displayed when CPU is stopped. Only input package is displayed when CPU is running.

B Display Input exchange package.

E Display Four fields of 10 CM words each are displayed. Words are displayed in five groups of 12-bit bytes. Displayed code conversions appear opposite octals.

D Display Same format as C display, except locations displayed are incremented by 40_8 .

2-20 60299500 E

C Display Four fields of 10 CM words each are displayed. Words are arranged in

four groups of 15-bit bytes.

F Display Fake display, only lines described under normal displays appear on

screen selected to display F.

G Display Auto system display for multiprogramming.

H Display Test list display. H display selected

will display TL1-TL100

I Display CPU message display. CPU RE-QUESTS I DISPLAY will be displayed.

J Display J=0 displays CPC commands.

J=X allows a PPU memory display for D44-type programs or a PPU driven CPC display such as the command

display provided with J=0.

K Display


The K display is used on CYBER 170 in conjunction with MTR to display PPU memory, channel parity, transmission parity, and CSU SECDED

errors.

L Display The L display is used on CYBER 170 in conjunction with MTR to display

CPU status, status control register,

and SECDED error history.



CENTRAL PROCESSOR MONITOR (CPMTR)

PURPOSE

Provides a program to do the following.

- Get the CPU out of monitor mode after execution of CPU -XJ instruction or PP MXN or MAN (if P is not 0 or 1 on entry to CPMTR).
- 2. Handle error CEJ:
 - Move exchanged-out program to output exchange package area.
 - Set up either an idle exchange package or A.
 - c. Means of reinitiating a program that error CEJ exists (that is, exchange to rerun the program setting up a loop on error CEJ condition).
 - d. Clear the monitor flag by an XJ to BJ.
 - e. Signal CPC that an error CEJ has occurred.

In addition, provides a means of starting and stopping a CPU, using an MXN/MAN exchange as an installation parameter as opposed to EXN exchange control from CPC. This simulates operating system operation more easily as all CYBER systems and many 6000 systems use MNX/MAN operating systems. The 742X CYBER systems have a defined hardware problem where an EXN to one CPU, interrupting the other CPU executing a CEJ or ECS instruction, will hang chassis 5/9 requiring a deadstart to clear.

NOTE

CPMTR will remain the same for all three options; only the code in CPC will change.

Also, provides CPC with an ECS display capability.

ENTRY

CPMTR can be entered by an MXN, MAN, XJ, or error CEJ CPU MA=340, CPU1 MA=360.

A CPU program may change MA by setting up a call to CPMTR in its RA+1, and exchanging into monitor state with B1 = its RA. The following format for RA+1 is used.

Upper 24 bits = new MA Lower 18 bits = CMA

Upon reentry to program, A6, B6 will be destroyed.

COMMUNICATION

SIGNAL	Signals	${\tt error}$	CEJ	to	CPC.

COUNTER Counter that tells how many times CPMTR has been entered.

BKP Should be set to nonzero to cause a program that exited CPU0 with an

error CEJ to be reinitiated.

EXCHADRA CPU0 input exchange package address.

EXCHADRB CPU1 input exchange package address.

USAGE

HANDLE ERROR CEJ

If a program should encounter any of a number of error conditions on a CYBER 70 mainframe with the CEJ switch enabled (and no disabling ground caps or wires), an error sequence is started. First, the error mode and address at which it occurred are stored in RA, then a CEJ is performed. This CEJ, which is a result of any error exit condition, will be designed as an error CEJ. This error CEJ uses MA for the exchange address and will set the monitor The monitor exchange package resides at the address specified by MA when the monitor flag is clear. In CPMTR, the P register from the exiting user program is tested for 0 or 1 (0 = 74XX exit, 1 = 73XX). If either of these conditions is true, CPMTR will move the user program output exchange package (which replaced the monitor package in memory at MA when we exchanged) to the user output exchange package area, (exchange address + 20, normally 420 for CPU0). CPMTR then creates an

60299500 E

idle exchange package in the monitor exchange area and CEJs (BJ+K) to it. This puts the CPU into user mode (monitor flag clear) and executes an idle program. Coincidently, the monitor package is moved from the CPU back to its monitor exchange package area in central memory. At this point, CPMTR signals CPC of the error CEJ that it has processed. CPC then clears the CPU running flag in the PP and issues the message ERR CEJ XY, where x = 0 indicates CPU0 and Y=1 indicates CPU1 (both could possibly be up concurrently).

NOTE

MA is preset to 340 for CPU0 and 360 for CPU1.

HANDLE CONFLICT CEJ, MXN, AND MAN

If a CE wishes to add conflicts to an executing CPU program in the form of a CEJ, simply insert the CEJ anywhere in the main line of the program. The CE or user program on encountering the CEJ will exchange to MA and follow much the same path as stated in error CEJ, except the user P register will not be equal to 0 or 1. To clear the monitor flag and restart the user program, CPMTR executes a CEJ to BJ+K. This initiates the user program at the execution address +1 of the conflict CEJ.

MAINTENANCE BITS CONTROL ROUTINE (DLY)

INTRODUCTION

This routine controls the maintenance bits of the interlock register. It is a maintenance aid which allows control of the various clock phases. It runs under SMM 6000/CYBER.

OPERATIONAL PROCEDURE

RESTRICTIONS

- Runs under auto only.
- Runs only on CYBER machines (72, 73, 74) 2. and 6000 types with QSE for the interlock register. Routine will exit if channel 15 is nonexistent.

PARAMETERS AND/OR ENTRIES

- 1. All entries are displayed on the left screen after DLY has been loaded.
- Location 70 = delay time (that is, the time be-2. fore a clock phase change is made). This time is in milliseconds per count.

Entries

- P1 = Phase I test point 6 delayed
- P2 = Phase II test point 1 delayed
- P3 = Phase III test point 2 delayed
- P4 = Phase IV test point 4 delayed
- A1 = Phase I test point 6 advanced
- A2 = Phase II test point 1 advanced
- A3 = Phase III test point 2 advanced A4 = Phase IV test point 4 advanced
- ON = Display PPU memory on both screens
- OF = Do not display PPU memory
- RR = Change clock phases randomly at a rate determined by (70)
- TM = Toggle mode, toggle between phase selected and no advanced or delayed phase
- AC = Clear all bits of the interlock register
- AA = Set all maintenance bits

MESSAGES

The messages displayed coincide with the following typeins.

Typein	Message
P1	PH 1 DELAYED
P2	PH 2 DELAYED
P3	PH 3 DELAYED
P4	PH 4 DELAYED
A1	PH 1 ADVANCED
A2	PH 2 ADVANCED
A3	PH 3 ADVANCED
A4	PH 4 ADVANCED
AC	ALL MAINT BITS CLEAR
AA	ALL MAINT BITS SET

DAYFILE AND MEMORY DUMP (DMP)

INTRODUCTION

This is a line printer dump routine used to dump PPs and central memory without the need to deadstart DDD. Also, dumps the SMM (auto) dayfile.

Runs under SMM (auto) mode.

OPERATIONAL PROCEDURE

RESTRICTIONS

- Runs under SMM (auto) mode only. 1.
- The PPU that is to be dumped must not be in 2. a hung state; may be idle.
- PP0 and PP8 cannot be dumped. 3.
- Cannot dump PP if printer channel = communi-4. cation channel.
- Illegal to run two copies of DUMP. Dropping 5. one copy will clear interface flag with PS package which disables remaining copy.

LOADING PROCEDURE

Called into a PP by X. DMP. Must be called into a PP number less than EXCs PP number.

PARAMETERS

All parameters are displayed on the console. Type X. DIS. to look at parameters.

MESSAGES

DUMPING CENTRAL MEMORY

DUMPING PPX

PPX CANNOT BE

DUMPED

While dumping CM

While dumping PPX

The PP is not communicating with the SMM system. Restart DMP. Type R or try and free the PPU through channel entries from CPC.

LP NOT READY

The line printer is not ready. Check paper-out condition.

SET LOC 1502 = LP(CCFF)

Displayed at beginning of dump routine. Parameters may be changed at completion of any dump.

DUMPING DAYFILE TO CM

Displayed during monitor of the dayfile.

TYPE CF--F, L--L, R--R. TO DMP F TO L RELATIVE TO R

Dump CM from address (F--F) to address (L--L) relative to address (R--R).

SET LOC 1500 = 2000 -DO NOT DUMP DAYFILE TO I DISP.

SET LOC 1500 = 4000 -DO NOT DUMP DAYFILE TO CM

DAYFILE RQ I DISPLAY

NOTE

Type GO- if any hangups occur because of paper out, not ready, etc.

I DISPLAY RESTRICTIONS

The I display, under auto (generated by DMP) can be destroyed by any test call which loads to central memory locations 20000₈ through 20777₈.

Examples: PP1 DMP (W/I display)
PP2 EXC

or

PP1 DMP (W/I display) PP2 MM4

or

Loading a CPU test (CU3, CM6, etc.) with an RA $< 21000_8$

6000/CYBER 70/CYBER 170 MULTIPROCESSING ROUTINE (EXC)

OPERATIONAL PROCEDURE

LOADING

This routine loads under the multiprogramming mode (auto) of the $6000/\mathrm{CYBER}$ 70/170 SMM using the mnemonic EXC or EXC,XXYY, where XX is unused and YY is the starting RA under EXC in units of $10,000_8$ words.

PARAMETERS

Entry	Description
EX, WWWW.	Change exchange rate to WWWW. Defaulted to 20 which is 58 microseconds.
CFL, X, YYY.	Change field length of program X (X=A through T on the left display) to YYY/1008.
TL, T1, T2, T3, T4.	Load tests T1, T2, T3, and T4 (must be at least two tests). Some tests may be selected more than once.

Single-Character Entries

The following entries may be entered anytime.

Entry	Description	Default
+	Add ECM to random test	Off
-	Delete CT3 from random test list	Off
*	Toggle stop on error	On
(Toggle automatic rate	
•	change	On
)	Toggle DDP with ECM	Off
=	Toggle random select	Off
†7	Select EM=7000	On
t0 (zero)	Select EM=0000	Off
D	Return display to CPC	
S	Stop	
Space	Start	
F	Toggles display on and off	

[†] CYBER 17X only.

MESSAGES

CPU X RA XXXXXX, FL= YYYYYY

This initial messages gives the central memory relative address (RA) and field length (FL) available for programs that will run in CPU X. Under CPC, an N.GO (N=PPU number) may be entered, and the default parameters given previously will be used. The parameters may be changed before or during execution by assigning the display to EXC (N. *).

MNE=WWWWWW MNE=XXXXXX MNE=YYYYYY MNE=WWWWWW

This message displays the current P addresses of the running programs.

PROG x MSG YYYY

An error message, YYYY, is being reported by program number X if stop error is selected.

PROG x MSG MODE 0 AT ZZZZZZ

Program X has taken an error exit at address ZZZZZZ. This error message usually indicates that on a CYBER mainframe the program halted by executing a program stop (PS) instruction and has executed a central exchange jump (CEJ) to the monitor address (MA).

LOADER/MONITOR (LDR)

LDR monitors PPU output registers for call codes for LDR action. LDR performs the following operations in response to the call codes.

Call Code	LDR Action
0001	Load program.
0002	Transfer central memory to PPU.
0003	Not used
0004	Load overlay to CM library.
0005	Deadstart LDR and CPC PPUs.
0006 through	Refer to auto.
0011	

1. Load Program - Code 0001

This call causes a program to be loaded from tape. Tape will be searched, if necessary.

a. Keyboard Entry
X.MNE. (cr)


b. Call Format

CM Address 101 = 0001 0000 0000 0000 0000 (Output register) 102 = MMNN EE00 0000 0000 0000 (Message buffer)

c. LDR Action


LDR rewinds and searches the SMM tape for the program whose mnemonic is leftjustified in the calling PPUs message buffer, CM address 102 for PPU8. If the end of file is reached, the message NOT IN DIRECTORY is written into CM address 103 to be picked up by CPC. If the program is found, its 77 table is stripped (usually 113 PPU words) and control word determines disposition of the record. CPU programs are identified by a fiveword 50 table (refer to SCOPE Reference Manual, loader operation) which follows the 77 table. PPU program disposition is determined by the value of the programs first-word address which immediately follows the 77 table.

CPU PROGRAM LOGICAL RECORD



NOTE

A logical record does not necessarily contain one 5000₈ word record. The idea is that it ends on a record length less than 5000₈ words.



Control Word	Program Type	(LDR) Action	
0001	PPU-1	The program is shipped to the next available PPU, initially PPU-1. The program executes at address 2.	
5000	CPU	Program is loaded into central memory at a relative address specified by CPC, initially 100008.	
0000	PPU-0	CPC is requested to drop and to deadstart PPU-8. The pro- gram overlays LDR in PPU-0 and starts execution at address 1.	
0001	PPU1-7, 9-19	Refer to auto.	

- Transfer Central Memory to PPU Code 0002
 This call provides a method to enter an octal PPU program in central and then transfer it to a PPU.
 - a. Keyboard Entry

MTP, XX, (CR) XX is CM address.

b. Call Format

CM Address 101 = 0002 0000 0000 0000 0000

CM Address XX = MMNN EE00 0000 0000 0000

MMNNEE is the program mnemonic; must be nonzero.

c. LDR Action

LDR transfers 1462₈ CM words from CM address XX+1 biased by RA as set by CPC to the next available PPU-1. The program starts at the value +1 of the upper byte of CM address XX+1.

- 3. Unused Function
- 4. Load Overlay to CM Library Code 0004

This call facilitates loading of overlay segments into a central memory library when a PPU overlay program is loaded. The call is normally used by the PS interface.

a. Keyboard Entry None

60299500 F

b. Call Format

CM Address

101 = 0004 0000 0000 0000

0000

102 = MMNN EE00 0000 0000 0000

MNE is overlay segment mnemonic.

c. LDR Action

NOTE

If the calling PP is greater than the PP in which EXC resides, then the call is replaced by a drop function.

LDR searches the SMM tape for segment MNE and loads it into the overlay library which starts at CM address 1000₀. Each segment loaded is prefaced with an entry control word. The following format is used.

Entry	Word	MMNN EE00 FFFF EEEE LLLL
Where	MNE	Segment mnemonic
	\mathbf{F}	Entry first-word address in library
	E	Ending address in library
	L	Length of segment in CM words

Drop LDR and CPC - Code 0005

This call gives PPU programs the ability to drop SMM control.

- a. Keyboard Entry
 - None.
- b. Call Format

CM Address

101 = 0005 0000 0000 0000

c. LDR Action

LDR requests CPC to drop; PPU-8 will go to deadstart conditions. LDR sets PPU-0 to deadstart conditions. This operation is completed when the call register is cleared by LDR.

ADDITIONAL FEATURES

- SMM can be initialized by loading LDR from the card reader when SMM is on a disk or drum. The disk/drum parameters are in words 13 and 14 of the deadstart panel. Requires PCL loader card to load LDR. (Refer to writeup.)
- 2. Deadstart exchange in CPU.

In the case of CPU hangups, do a deadstart exchange of CPU0, CPU1, or both.

- a. Do a normal deadstart to get CPC display.
- b. Set up the CPU program you want to execute under the CPC A display.
- Change the deadstart panel to the following.
 - 1 0100
 - 2 0100 LJM 100 D.S. EXCH CPU0
 - 3 0300 HANG PP0 (LDR)

To deadstart exchange CPU1, change location 2 to 0120.

- d. Put the deadstart switch in the D.S. position (ON); every deadstart will exchange the CPU.
- e. To start both CPUs, use the following deadstart settings.
 - 1 0100
 - 2 0100 GO EXCH CPH 0
 - 3 0100
 - 4 0120 GO EXCH CPU 1
 - 5 0300 4awg PPU 0

NOTE

LDR transfers the input PKG to the output EXCH PKG area (400 to 420 for CPU0, 600 to 620 for CPU1), then exchanges the CPU with the output EXCH PKG. A normal exchange jump (2600/2601) instruction is used for the exchange. LDR exits to location 3 of the deadstart panel.

 Before calling CPC to PP10, LDR loads CPMTR to CM addresses 247-377.

 $60299500 \; \mathrm{F}$

 LDR now loads the exchange package associated with a CP test being loaded to the exchange address set for the appropriate CPU.

Example: EX, 200000

or

FST

or

SPACEBAR Allows a CPU program to be started by an exchange to the upper banks on a CYBER mainframe.

- MA is preset in the input exchange package to 340 for CPU0 and 360 for CPU1.
- 6. FE is preset to run ECM.
- 7. PSM can now be loaded to PP12-23 while in NOT AUTO.
- SMM can now reside on one 844 pack for several mainframes to access concurrently (DUAL ACCESS).

FULL ADDRESSING FOR CENTRAL MEMORY UTILITY PROGRAM (FAD)

DESCRIPTION

FAD is an auto mode multiprocessing utility program. When FAD is called, it enters a PPU and writes all of central memory with an address pattern (that is, each location contains its address as data) in one of three modes. Central memory is written from a low address to the last address in memory. The last address is obtained by FAD from word 1 of central memory which can be altered under CEL/ENS using an SYxx, yyyy command. Once it has completed addressing memory, it releases the PPU back to SMM in the idle state.

USAGE

The various modes of FAD are called by typing one of the following under the auto mode display.

FAD cr or FAD. 0 cr

This command causes FAD to load and write addresses in central memory from absolute address 360B to the end of central memory.

Example: location 1001=0000

0000 0000 0000 1001

FAD. 1 cr

This command causes FAD to load and write addresses in central memory from the RA given in the exchange package at location 400B to the end of central memory. not use if RA .LT. 1000B.

Example: location RA+74576 = 0000 0000 0000 0007

4576

FAD, 2 cr

This command causes FAD to load and write jump instructions to the current address in central memory from the RA given in the exchange package at location 400B to the end of memory. Do not use if RA .LT. 1000B.

Example: location RA+36574 =

0200 0365 7400 0000

0000

FAD, 3.cr

This command causes FAD to load and halt at the parameter stop message. Unless the parameter at location 1502 remains unchanged, the go command causes FAD to do nothing but loop back to the parameter stop message.

FAD, 4 cr through FAD, 7 cr

These commands cause FAD to load and execute in the same manner as FAD, 0 through FAD, 3 respectively, except that a parameter stop occurs first.

MESSAGES

SET PARAMS - mm/dd/yy

This message is displayed at parameter stop only. This message must be displayed if the user desires to use an n-DIS command. The mm/dd/yy represents the month, day, and year of the latest assembly of FAD.

SETTING FULL ADDRESS

This message is displayed to indicate that FAD is currently running (that is, executing) commands FAD, 0 through FAD, 2.

PERIPHERIAL SERVICE MULTIPROGRAMMING ROUTINE (PSM)

SMM CALL

PSM, ABCD. CR where 1502=ABCD after loading.

NOTE

Location 0045=3000 after loading.

PURPOSE

PSMS creation was influenced by the following items.

- Encourage CEs in the field to write peripheral programs, since this leads to a more thorough understanding of the equipment and gives the CE a better feel for operating system problems.
- Retain as many PS interface package features as possible; the CE should already be familiar with its operation and use.
- Incorporate as many service routines as
 possible from PSP for use under auto, because
 they have already proven their usefulness in
 the field.
- Enable a peripheral program to run simultaneously with a central program under SMM control.

OPERATIONAL PROCEDURE

DISPLAY

- The PPU memory display can be changed the same as the PS interface (that is, 0200W20AA, 0204W20AA, 0210W20AA,0214W20AA, where AA X 100 is the location to be displayed).
- A programmer can create his own messages on the left screen by calling one of the three standard PS message displaying routines. (Refer to use of message options.)
- 3. Selectable CPC G display for monitoring other PPs while programming a PPU.

KEYBOARD ENTRIES

The following entries do not require carriage return.

- F Clears and returns the PP memory display from the right screen (used to speed up program execution).
- G Starts program execution at the address specified by the contents of location 0045 (same as PSP).
- S Stops program execution by returning the program to the display loop.

NOTE

If a programmer has been displaying a message, this message is cleared from the screen and a normal PSM display will replace it. Therefore, if a programmer is displaying his own messages, an RJM-PS. MSGS should be used to stop program execution. If this is done, a SPACE or GO from SMM will continue the program following the PS. MSGS call.

-) Ends PSM and idles the PPU.
- Enables sequence storing when used anytime after a valid octal input (need not be the fifth entry).

Example: 20=XX CR or 3000=XXX CR

- + Increments by 100 the locations displayed by the first three PP memory displays (anytime).
 - Decrements by 100 the locations displayed by the first three PP memory displays (anytime).
- D Drop; returns the display to CPC (anytime).
 - Allows the programmer to insert data or code at any address while shifting all codes above that location up one location.

NOTE

No attempt is made to correct any code that references an address within the shifted area.

RIGHT BLANK KEY Toggles the left display between the instruction and CPC G displays (use to monitor how other peripheral tests are progressing while writing a program).

BACK-SPACE Clears the last keyboard entry.

SPACE-

If it is the first entry:

- 1. And no message call to PS, MSGS has been made by the programmer, then 3000B is stored in location 0045 and program execution is started at location 3000.
 - If a message call to PS. MSGS has been made, then program execution continues at the next instruction after the RJM-PS. MSGS.

If other than the first entry, it is a delimiter.

LEFT BLANK KEY Clears keyboard entry pointer, clears sequence storing flag, and clears keyboard message flag.

CR

As the first entry, sets repeat entry flag. Otherwise, executes the command entered.


SERVICE ROUTINES

RBCCXE, YYYY, ZZZZ CR

Reads absolute binary cards from channel CC, equipment E to PPU location YYYY, where ZZZZ is the number of cards (octal count).

LOCCXE CR

Loads octal cards routine. Loads Hollerith keypunched octal numbers to locations specified.



Immediately following an octal number. reset the address to which the numbers following the = sign are sequence-stored.

SPACES

Acceptable delimiters. Any number can be used between entries.

Signifies end of information and routine will continue reading until one is encountered.

NOTE

Data is sequenced-stored if a new address is not specified each time. There is no limit on the number of cards that can be input.

PBCCXE, YYYY, 7.7.7.7 CB

Punches absolute binary cards. (Refer to RB ROUT.)

NOTE

A MAC will be assumed by the previous three routines on the channel specified by CC if DF. 1015 (MAC code) has been enabled in PSM and then X is defined as the MAC numher.

CM CR

Clears PP memory from 20 through 67, 3000 through 7777, and resets location 0045=3000.

CCCC or CCC or RCAAAA. вввввессс

RCAAAA, BBBBB, Reads central memory to PPU address AAAA from central ad-RCAAAA, BBBBB, dress BBBBBB, where CCCC is number of central words (octal count).

NOTE

Any central address can be referenced by this routine and delimiters are not needed. PP address is four numbers, central address is six numbers, and word count is one through four numbers.

WCAAAA,BBBB, CCCC or ETC.

Writes central memory, Refer to RC routine for format and use.

CHDDDD, EEEE. FF CB

Changes channel routine, which will change the channel number of

any channel instruction from location DDDD for EEE number of locations, where FF = channel

number.

WPGGGG. HHHH, IIII CR Writes pattern in PPU memory from address GGGG for HHHH number of words, where IIII is the pattern.

RWJ, CCOE CR

Rewinds tape unit J on channel CC. equipment E.

NOTE

This routine can also be used as a connect routine.

ULK, CCOE CR

Unloads tape unit K on channel CC, equipment K.

NOTE

If code is not specified in the previous two routines, then the deadstart channel and equipment are substituted.

If DF. 1015 (MAC code) is defined to PSM, then the previous two routines do not exist.

PROGRAMMING CONSIDERATIONS

(Use 20 through 67, 1500 through 1510, 3000 through 7777.)

PSM communication with CPC/LDR, ending a program with:

- 1. An LJM-232 executes the program once and then returns to the display loop.
- An LJM-236 will loop through a program while 2. retaining system communication.
- 3. An LJM-100 is illegal at anytime because system communication will be lost.

Once a program has been started, either by a SPACE, G, or X.Go., the point at which the program will be entered can be changed by storing the new starting address in location 0221.

The request and release channel routines should be incorporated in your program if there is any chance that another PPU may become active on a channel you are using. Previous to making use of these routines, store 1502-CCXX, where CC is channel number and XX can be anything. To request a channel, do an RJM-1161.

If a 6681 or 6684 is present on the channel you wish to drive equipment on, issue a (77CC-2000) connect before trying to connect the equipment. Although the 81 and 84 are connected on deadstart, SMM diagnostic program DF selects them after use.

If a programmer should wish to completely take over the display console and associated keyboard input, then a REQUEST DISPLAY (RJM-325) must be done before any instruction can be executed on the display channel.

Use of the message option. If a programmer wishes to replace the RUNNING message with an informative or error message both in the PPU and in the CPC G display, then use one of the following routines.

PS. MSG Displays message on the left-hand screen and PPU memory on the

right screen. RJM-1030.

right screen. RJM-1030.

PS. MSGS Same operation as PS. MSG, except PSM will stay in the display loop until the SPACEBAR is hit

or a GO is received for CPC.

RJM-1061.

PS. CPMSG Same as PS. MSG, except no PPU memory display. RJM-1046.

To make use of any of these routines, simply load A with the address of the first location of the message you wish to display (which must end with a word of zeros) and do a return jump to one of the message routines.

NOTE

Besides displaying a message, the message routines carry on normal communication with LDR/CPC. Also, if 10000 is added to the message address, then DMP will pick up message.

Example 1:

3000-2000	Load A register with address
3001-3100	of the information to be dis-
3002-0200	played, and then do a return
3003-XXXX	jump to one of the display
3004-0100	routines. Either loop on your
3005-3000	program or jump to 232 or 235
3005-3000	program or jump to 232 or 236.

Example 2:

3000-2001 3001-3100	Adding 10000 to message FWA
3001-3100 3002-0200 3003-XXXX	enables DMP to pick up the message; jump to message routine.

If the RB, LO, PB routine halts without clearing the keyboard display buffer and returning the PPU display to the right screen, one of the following conditions may exist.

- LO routine has not found a period on a card read, and card reader is not ready.
- RB routine has not yet read the number of cards specified, and the reader is not ready.
- 3. PB routine has not yet punched the number of cards specified, and the punch is not ready.
- Any of the three routines have found the channel active after a function 2000, peripheral equipment rejected the connect attempt, 6681 rejected or had transmission parity set during transfer.

To correct any of the above conditions, type S to stop the program, F to return the PP memory display, and then drop back to CPC. If PSM still has the channel reserved and the channel is full, then condition 4A. If the channel is reserved and appears to be running, then conditions 1, 2, or 3. If the channel has been released, then conditions 4B or 4C.

KEY LOCATION CALLS

PS. PAUSE

Checks for system abort, stop, go, and parameter entry flags. Does not call RCH or DCH.

Example: RJM PS. PAUSE+1
RJM-1262

PS. RCH

Requests the channel number contained in MCP+2 (1502) from the SMM system. If the program has not separated a call to RCH by a call to DCH, no operation will be done.

RJM-1141

PS. DCH

Operates the same as a call to PS. RCH, except it releases the channel to the SMM system.

RJM-1161

PS. CPMSG

Displays a message on the left screen only. If DF. MLP has been defined, the message will be sent to PPS message buffer in central memory. Call PS. PAUSE and control is given back to the program. The message to be displayed may be any length, as long as each new message contains its own coordinates. The entire message must terminate with a 12-bit word of zeros.

EX.1

LDC DIS1 RJM PS.CPMSG+1

RJM-1046

NOTE

If you wish the initial message to be sent to the SMM dayfile, add 10000B to the display FWA.

Example:

LDC DIS1+10000B

DIS1 DATA H*RUNNING SEC1*
DATA 6000B, 7200B
DATA H*STATUS=XXXX*
DATA 6000B, 7300B
DATA H*TEST ALL UNITS*
DATA 0

EX.2 LDC DIS2

RJM PS.CPMSG+1

DIS2 DIS ,*RUNNING SEC2* 60299500 F

PERIPHERAL SERVICE ROUTINE (PSP/PSQ)†

DISPLAYS

RIGHT SCREEN

A, B, C, D, is displayed from top to bottom.

To change:

A display Ayyyycr or Acr increments by 100 or 0200x20xxcr

B display Byyyycr or Bcr increments by 100 or 0204x20xxcr

C display Cyyyycr or Ccr increments by 100 or 0210x20xxcr

D display Dyyyycr or Dcr increments by 100 or 0214x20xxcr Eyyyycr or Ecr

Eyyyycr will set A to yyyy $\,$ and B and C 100 greater, respectively.

Ecr will increment A300 $\,$ and B and C 100 greater, respectively.

cr = carriage return, xx = address in 100ths, yyyy = address (lead zero may be omitted).

LEFT SCREEN

Top line PPO* Channel status

Middle Description
Bottom Keyboard display

*PPO = PPU number PSP is running in.

INPUT

KEYBOARD

- If first character is numeric, format is xxxxzyyyycr. xxxx = address to store at, yyyy = contents (yyyy leading zeros not needed), z = any character
- If first character is alpha, format is shown for each routine.

⁺ PSQ is PSP for 3245 controller.

Single Character

G Execute program stored at address contained in address 45. or 0221xyyyycr.

yyyy = address (leading zeros may be omitted)

- F Remove displays from right and left screen, except for channel status and keyboard input.
- F Restore displays.
- S Stop running program if looping through PST. or 0221x0232
- * Set sequence storing.
- Clear sequence storing.

Blank keys Backspace Carriage return Comma Clear keyboard display. Clear last keyboard entry. Terminate keyboard input. Separator between numerics.

To loop on the program, jump back to address 0236 to retain display. $\,$

To execute the program once, jump back to address 0232 to retain display.

ROUTINES

Leading zeros may be omitted, four numbers maximum between commas.

CM

Clear PPU memory addresses 0 to 37 and 3000 to 7777.

Format: CMcr

PP

Transfer PSP to PPU requested and display PPU number top of left screen.

Format: PPxcr x = PPU number

PM

Read 200 words from PPU memory requested, starting at address specified and display right screen in A and

Format: PMx, vvvvcr

x = PPU number yyyy = Starting address

RB

Read binary cards.

Format: RBcheq, yyyy, cccccr

NOTE

Cheq may be substituted with a comma if card reader is 1204.

PB

Punch binary cards.

Format: PBcheq, yyyy, cccccr

Same as RB.

NOTE

Cheq may be substituted with a comma if punch is 1307.

CC

Copy card from reader to punch of two consecutive end-of-file cards (column 1, 6789 punch).

Format: CCcheq, cheqcr

cheq = channel/equipment

First cheq is card reader (comma if card reader is 1204). Second cheq is punch (comma if punch is 1307).

NOTE

After RB, PB, or CC is done once, do not type in cheq until PSP is reloaded.

WC

Write central memory.

Format: WCxxxx, yyyy, wwwwcr

xxxx = PPU starting address yyyy = Central memory address

wwww = Number of central words

RC

Read central memory.

Format: RCxxxx, yyyy, wwwwcr Same as WC.

WР

Write pattern in PPU memory.

Format: WPxxxx, nnnn, pppp

xxxx = PPU starting address

nnnn = Number of words

pppp = Pattern to store

Addresses 42, 43, and 44 are the translated values from keyboard input for the following routines.

PP, PM, RB, PB, CC, WC, RC, WP.

CH

Channel insertion option (PSP only).

Format: CHXXXX, YYYY, ZZ.cr.

zz = The channel number to be added to all
I/O instructions from location XXXX,
up to XXXX+ YYYY.

PERIPHERAL SERVICE ROUTINE (PST)

PURPOSE

Provides certain I/O service routines under SMM and enables a peripheral program to be run simultaneously with a central program under SMM control.

OPERATIONAL PROCEDURE

The program runs under SMM control or deadstart from a card deck. After program loads, type X. DIS, where X = PPU number.

PARAMETERS

Routines may be started and parameters entered as indicated on the display. All entries (except G and S) must be ended with a carriage return.

SPECIAL OPTIONS

S Stops execution of a routine.
G Restarts execution of a routine.

Forces a memory display during execu-

OFF Rest

ON

DCnn

Restores normal off mode of memory

display during execution. Disconnects channel nn.

MCnn Executes a master clear function (1700B)

on channel nn.

CC Returns to central display.

Connect codes for 3000 type equipments may be set by entering the Chippewa mnemonic for the equipment followed by a one- or two-digit channel and a single-digit equipment code.

Example: CR125 sets card reader to channel 12B equipment 5.

o-farbrucii o

Status displays are self-explanatory, except the abbreviation RD represents read equipment and WT represents write equipment.

Automatic incrementing and decrementing of peripheral store addresses may be obtained by using the \not and - keys.

The 53B blank key clears the entry line.

Leading zeros may be deleted on all data entries, except the addresses.

EXECUTION

If a program is started by entering 0221, XXXX will remain running (provided it returns to 0236) when control is given to CC (central display).

PERIPHERAL SERVICES (PSX)

PSX is a 3000 peripheral service routine designed to allow the CE to make alpha keyboard entries to accomplish various I/O tasks. It runs under SMM, auto mode, or SCOPE.

KEYBOARD ENTRIES

Entry	Function			
RQCXX.	Sets up PSX to use channel XX; this must be the first I/O entry word.			
RLCXX.	Releases channel XX to SMM for use by another PPU.			
FCHX.	Functions the channel/6681 with function X.			
CONX.	Connects equipment on requested channel [X=connect code and (A) = 6681 status].			
FNCX.	Functions equipment with function X [(A) = 6681 status].			
OUTX.	Outputs X number of words from location 7000 [X may be 1 through 1000 and (A) = equipment status] .			
INPX.	Inputs X number of words to location 6000. 1500 read mode is used [X may be 1 through 1000 and (A) = equipment status].			
EST.	Takes equipment status and displays on left screen C=XXXX [(A) = equipment status].			
CST.	Takes 6681 status and displays on left screen C=XXXX [(A) = 6681 status].			
В, ХҮ	Transfers X buffer to Y buffer area (X=I, O, P) (Y=I, O, P).			
PXXXX.	Sets P address of PPU to XXXX.			
MFXX.	Sets right screen memory display field F to XX times 100. F may be A, B, C, or D.			
ENT, F, L, X.	Sets X in PP memory from location F to location L.			
XXXX.	Sets XXXX in PP memory at current P address.			
D	Releases display to SMM (CPC).			

Entry	Function
3	Starts program (which is in test mode) and makes one pass starting from location 5000.
SPACE	Starts program (which is in test mode) from location 5000 and runs until S key is depressed.
S	Stops program running in test mode.
T	Sets test mode.
(CR)	Sets repeat entry flag.
Blank (55)	Clears test mode flag and resets P

OPERATION

If test mode is not set, all I/O entries are executed as they are entered.

address to 5000.

6681 status (C), (E) equipment status, and the current (P) address are displayed at all times.

If test mode is set, all I/O entries are stored in the current P address area (5000 through 5777) and not executed until a G or a space is entered. P is automatically updated for each entry made. Octal entries (XXXX.) may be mixed with I/O entries or they may be the only entries used.

Locations 20 through 67 and 5000 through 5777 are reserved for operator use.

Locations 6000 through 6777 are reserved for the input buffer. If no input operation is to be performed, this area may be used to store a program.

Locations 7000 through 7777 are reserved for the output buffer. If no output operation is to be performed, this area may be used to store a program.

Example:

One wishes to read cards from card reader on channel 12, equipment 4, punch the card on card punch channel 12, equipment 5, and output the card on line printer channel 11, equipment 6. Enter the following.

Entry	Description			
T	Sets test mode.			
RQC12.	Sets up PSX to use channel 12.			
CON4000.	Connects card reader.			
FNC1.	Sends function 1 to card reader.			
INP120.	Inputs one card.			
B,IO	Transfers input buffer to output buffer.			
CON5000.	Connects card punch.			
FNC1.	Sends function 1 to card punch.			
OUT120.	Outputs one card.			
RLC12.	Releases channel 12 to SMM.			
RQC11.	Sets up PSX to use channel 11.			
CON6000.	Connects line printer.			
OUT104.	Outputs one line (one card).			
RLC11.	Releases channel 11 to SMM.			

To use MODE I connect and function, set location 1500-0020. To wait not busy before sending a function to the equipment, set location 1663=XXXXX, where XXXX = the wait count in seconds.

depressed.

Starts program running until S key is

Any channel error encountered while doing an I/O operation will be displayed in the standard PSIO format.

If a channel error exists during a run in test mode, start the program over by a G, or space, or continue on by releasing the display to CPC and typing x. GO, where X= PPU that PSX is running in. Set 1501=0001 to ignore channel errors and loop, waiting for an accept, reply, etc. from the controller.

The SCOPE version of PSX operates in the same fashion as the SMM version with the following exceptions.

- Only the display may be assigned to the control point. D entry will release the display to the system. Any channel error will abort PSX. If peripherals are to be used, they must first be turned off. Also, the entry RQCX. must be used before the program and RLCX. must be the last entry.
- PSX may be called in by job cards or DIS. No central memory is used.

SPACE

3. Direct locations 30 through 47 may be used under the system version of PSX.

CPU TEST MODE UTILITY PROGRAM (TST)

DESCRIPTION

TST is an auto mode multiprocessing utility program. When TST is called, it enters a PPU, locks out CPC's CPU control, and begins to repeatedly exchange the CPU selected. It uses the exchange package and program in the CPU that the user sets up before loading TST.

USAGE

TST, 0 cr or

TST · cr

The following are commands that the user may use to control TST.

	CPU0, using the exchange package at location 400B as the input exchange package address and 420B as the output exchange address.
TST, 1. cr	This command causes TST to load and begin repeated exchange to CPUI, using the exchange package at location 600B as the input exchange package address and 620B as the output exchange address.
n• DROP• cr	Where n is the PPU number for TST, this command causes TST to clear CPC lockout, exchange

the CPU out, and idle that PPU.

n·STOP·cr
This command causes TST to exchange the CPU out and clear CPC lockout. It then waits for either a

lockout. It then waits for either go or drop command.

This command causes TST to load

and begin repeated exchanges to

This command causes TST to exchange the CPU in.

n.GO.cr

MESSAGES

SET PARAMS - mm/dd/yy

This message is displayed at parameter stop only. This message must be displayed if the user desires to use the n DIS. command. The mm/dd/yy represents the month, day, and year of the latest assembly of FAD.

NOTE

Parameter stop results when the commands TST, 4. or TST, 5. are used.

*** CPU IN TEST MODE ***

This message is present in the CPC message buffer only when TST is repeatedly exchanging. Thus it is a running message.

INPUT PACKAGE = xxx (EXCH ADDRESS = yyy)

This message is displayed at all times in the PPU's message buffer. For CPU0, xxx is 400 and yyy is 420. For CPU1, xxx is 600 and yyy is 620.

NOTE

- The time between two exchanges is approximately 194 microseconds.
- The user must load or write into central the CPU program desired.
- The user must set up the exchange package at 400 or 600 before running TST.

CPU COMMAND TESTS

Mnemonic	Loading Mode	Parameters	Error
ALS/ALX	LDR, Auto, Stand-Alone	None	ALS Stop: P = 224 Start: P = 225 Restart: Set P = 227
			ALX Stop: P = 233 Start: Set P = 234 Restart: Set P = 236
BD1/BDP	LDR, Auto, PS for BD1 under SMM and BDP under EXC / CPC	Nonstandard (refer to publication no. 60160600)	Refer to publication no. 60160600
BGK	LDR, Auto, Stand-Alone	None	If (P) = 40, check B1 through B7 = -1 (registers not equal to -1 are failing registers). If (P) = 41, check X0 through X7 = -1 (registers not equal to -1 are failing registers). If (P) = 42, check A0 through A7 = -1 (registers not equal to -1 are failing registers).

4-2	Mnemonic	Loading Mode	Parameters		Error
10	CMS	LDR, Auto, Stand-Alone	None	Stop (P)=204	First CMU instruction: (P)= 201. Second CMU instruction: (P)=202.
					CMU history table: (P)= 202-222. Current random number: (P)=227.
					Initial random starter: (P)=230.
60299500 F	CT1/CTC	LDR, Stand-Alone (CTC may also be called under LDR/CPC)	SSE or CSE: set or clear STOP ON ERROR SSS or CSS: set or clear SEC- TION STOP SST or CST: set or clear TEST STOP at end of part 1 SSC or CSC: set or clear CONDITION STOP SRS or CRS: set or clear RE- PEAT SECTION SRT or CRT: set or clear RE- PEAT TEST, part 1 SRC or CRC: set or clear RE- PEAT CONDITIONS		

Mnemonic	Loading Mode	Pa	rameters	Error
CT1/CTC (Cont'd)		after	QL and begin test or resume test	
CT3	LDR, Auto, Stand-Alone	Address 2, A Address 3, I Address 4, C	A=0, use program supplied number. A=X, use X as base for random number. I=0, include CMU instructions (default). I=1, disallow CMU instructions. Length of random loop (0 through 77B) C=0, use 5 as length of loop. C=X, use X as length of loop.	

60299500 F

Mnemonic	Loading Mode	Parameters	Error
CT3 (Cont'd)		Address 5, D D=0, use dump and continue. D=1, use stop.	
		D=2, use loop on failure.	
		D=3, negative. (Re to publication no. 60160600.)	fer
		Address 6, E E=0, use out of stac E=1, use in stack.	
		Address 7, F F=0, do not use thi option. F=X, use X as pass	
		Address 10, G G=0, do not use opt zation.	
		Address 11, H H=0, use 1 (number times to test loop b fore generating new	r of e-
		loop). H=X, use X. Address 12, J J=0, do not use this option.	

Mnemonic	Loading Mode		Parameters	Error
CT3 (Cont'd)			J=1, use only instruction in table (addresses 13B through 46B). J=2, do not use the instruction in the table. K=X, use X as the fm part of the instruction. L=0, do not shorten loop to isolate error. L=1, shorten loop to isolate error. M=X, use X as the fm part of the instruction.	
CU1	LDR, Auto, Stand-Alone	None		For increment Xj, Bk, Bj, Aj, error stops between 310 and 600.
				For long add Xj,Xk, error stops between 602 and 743.
				For multiply Xj,Xk, error stops between 744 and 1067.
				For divide Xj, Xk, error stops be tween 1070 and 1247.
				For floating add Xj, Xk, error stops between 1250 and 1411.
				For shift Xk, Bj, error stops be-

Mnemonic	Loading Mode	Parameters	Errors
CU1 (Cont'd)			For boolean Xj, Xk, error stops between 1572 and 1733.
			For testing X to Q paths, error stops between 1734 and 2014.
			For testing critical paths Xj, Bk, Bj, error stops between 2015 and 2306.
			For testing A register critical paths, error stops between 2307 and 2405.
			For testing B register critical paths, error stops between 2407 and 2475.
			For testing X register critical paths, error stops between 2477 and 3042.
			For testing functional units, erro stops between 3050 and 5551.
			(For detailed information, refer to publication no. 60160600.)

Mnemonic	Loading Mode		Parameters	Errors
CU2 (binary only)	LDR, Auto, Stand-Alone	Restart a Address o Correct n	p at 002777 t 000012 of failing number - X5 umber - X3 umber - X2	Program displays the address of failure, correct number, and failing number.
CU3 (binary only)	LDR, Auto, Stand-Alone	Breakpoin (P=10) (P=331) (P=23) (P=11) (P=1373) 0531)	= Normal start. Re- loads and runs all phases = Abnormal start; does not reload = End of pass, check- sums have been com- pared and results are in X7 = Convenience stop, al- lows for breakpoint next at P=10 = Breaks program into 18 divisions, one di- vision/pair stops	Stops (P=24) = Checksums do not compare (P=1400) = Error found during housekeeping but checksums agree (P=anything else) = Usually a hangup or program

Mnemonic	Loading Mode	Parameters	Errors	
CU3 (binary only) (Cont'd)		(P=1425) = Breaks one of 18 divi- 1405) sions into seven sub- divisions		
EJT	Deadstart binary, DSCL binary, ENS, LDR, Auto, Stand-Alone	The following parameters are set by SXX (cr) and cleared by CXX (cr) SE = Stop on errors SS = Stop at end of section RC = Repeat conditions PO = Test central processor 0 66 = Section 4 breakin at 3, 4, 5, and 6 microseconds MC = Central memory conflict SC = Stop on section conditions ST = Stop at end of test RS = Repeat section P1 = Test central processor 1	Messages EXN TOO LONG - EXN is taking too long. EXN TOO SHORT - EXN executed too quickly. EXN HUNG IN PP-1 - PP1 unable to exchange the CP. CENTRAL P ERROR - EXP. P=xxxxxx GOT P=yyyyyy. P+RA ADDER ERROR - Expected result XN=Y. Result got XN=Z. EXCH. PACKAGE ERROR - Error in X (X)=which register miscompares. BREAK-IN ERROR BK-IN PAUSE N U=SEC EXPECTED RESULT=X RESULT GOT = Y MEM CONFLICT ERR N EXPECTED RESULT=X RESULT GOT = Y	

Mnemonic	Loading Mode	Parameters		Error
ERX	LDR, Auto, Stand-Alone	Address 1500=XXX1	Fast mode operation	Processor X (0 or 1)
		= XXX2		Pass xxxx Error Mode X (0 or 7 RA=xxxxxx FL=xxxxxx
		= XXX4	Stop at end of section	Program=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
		= XXX1		X5 xxxxxxxxxxxxxxxxx X2 xxxxxxxxxxxxxxxxxx
			Repeat test	X0 xxxxxxxxxxxxxxxxx X6 xxxxxxxxxxxxxxxx
·		= 2XXX	Repeat section	A6 xxxxxx
		= 4XXX	Repeat last condition	(A6) xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
		1502=4XXX	ECS pre-	Errors xxxx Loops xxxx P=xxxxxx
		= 2XXX	sent CPU speed- up option in	Exp(RA)=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
1.1		=1XXX	Do not exe-	Exp CM xxxxxx =xxxxxxxxxxxxxxxxxxxxxxxxxxxx
			cute legal ECS	xxxxxx Test Errors
		-V1VV	instructions Low speed	
		-2122	CPU	

Mnemonic	Loading Mode		Parameters		Errors
ERX (Cont'd)		Address	1510=0000	Run constant update of RA	
(Com u)			=RRRR	Use RRRR for	
				lower 12 bits	기타 양상 사람이 가장 그 그 얼마 없다.
				of RA; do not	
	8.9		1511=0016	update RA Section select	
			1311-0010	bits (bit 1 =	
\$ 11 E.S.				section 1, etc)	
			1512 =XXXX	CPU type in	기계, 그걸리면 그 사람이 되었다.
				display code (preset by ERX)	
			1513=0BBB		
				banks of CM	
				(preset by ERX)	

Mnemonic	Loading Mode	Parameters	Error
FDT	LDR, Auto, Stand-Alone	None	Hangs in error loop upon detection of failure register date at time of error: (X1) = Random operand, OP1 (X2) = Random operand, OP2 (X3) = Divide unit answer (X4) = Simulated answer (X5) = Error difference
			The DIV-SIM data map begins at location 200: (200) = XJ (dividend) (201) = XK (divisor) (203) = Simulated quotient, no exponent (204) = XI (quotient from divide unit) (206) = 1X pick value (207) = 2X pick value (210) = 3X pick value (212) = Original value
FM1	LDR, Auto, Stand-Alone	Backspace and then hit spacebar to restart after error.	Memory data while in error loop: (50) = Unit 1 answer of X1*X2 (51) = Unit 2 answer of X1*X2 (52) = Unit 1 answer of X2*X1 (53) = Unit 2 answer of X2*X1 (54) = Unit 1 and 2 difference data for X1*X2 (55) = Unit 1 and 2 difference data for X2*X1

602	Mnemonic	Loading Mode	Parameters	Errors
299500 F	FM2	LDR, Auto, Stand-Alone	Backspace and then hit spacebar to restart after error.	Memory data while in error loop: (70) = Unit 1 answer of X1*X2 (71) = Unit 2 answer of X1*X2 (72) = Unit 1 answer of X2*X1 (73) = Unit 2 answer of X2*X1 (74) = X1*X2 unit difference data (75) = X2*X1 unit difference data
4-13	FST	LDR, Auto, Stand-Alone	Failing fast loop starts at 260 Slow loop starts at 441 Slow loop answers at 310 Fast loop answers at 330 Slow loop results of last error at 350 Fast loop results of last error at 370 Compare difference at 300 Slow loop result at 301 Fast loop result at 301 Fast loop result at 302 Address slow loop result 303 Address fast loop result 304 Error count 305 Pass count 306 Repeat flag 307	Program halts with P=213 when an answer difference occurs between the slow and fast loops. If program halts with P=213 (not legitimate error), run another program.

Mnemonic	Loading Mode	Parameters		Errors
IMC	LDR, Auto,	Address 000002 = XXX1	Repeat test	Display Format
	Stand-Alone	= XXX2	section Repeat last	IMC Test Error Stop Section S
			error con- dition	Error Code YY (S = test section and YY = message
		= XXX4	Suppress error re-	code)
			ports	Data 1 - Unit 1 product of X1*X2
		= XXIX	Stop at end of section	Data 2 - Unit 2 product of X1*X2 Data 3 - Unit 1 product of X2*X1
		= XX2X	Stop on	Data 4 - Unit 2 product of X2*X1
		= XX4X	error Stop at end	Data 5 - Simulated product Data 6 - Instruction stack
			of test	Data 7 - X1 operand
		= X1XX	Loop on error	Data 8 - X2 operand (Also located in addresses 10 through
		= X2XX	Repeat test	17.)
		= X4XX	Display run- ning message	
		000003 = SSS1	Section 0 - Floating 40	
			check	
		= SSS2	Section 1 -	
			Floating 41 check	

Mnemonic	Loading Mode	Parameters		Errors
IMC		Address 000003 = SSS4	Section 2 -	
(Cont'd)			Floating 42	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			check	
	The state of the state of	= SS1S	Section 3 -	
			Integer times	
			floating check	
		= SS2S	Section 4 -	
			Floating times	
			integer check	t feet and the second of the second
	4474 (477	= SS4S	Section 5 -	
			Positive in-	
			teger times	
			positive in-	
			teger check	
		= S1SS	Section 6 -	
			Negative in-	
			teger times	
			negative in-	
			teger check	
		= S2SS	Section 7 -	
		네가 하게 하하고 환기하였다. 회사	Negative in-	
			teger times	
	Maria Sala	나보다 되어 그렇게 되어 먹었다.	positive in-	그림 선생님 그는 그를 가는 것이다.
			teger check	

6		
995		
00		
၂		

Mnemonic	Loading Mode	Parameters	Errors
IMC (Cont'd)		Address 000003 = S4SS Section 10 - Positive integer times negative integer check = 1SSS Section 11 - Random integer check 000004 = XJ operand 000005 = XK operand 000006 = Records total number of errors during test execution	

Mnemonic	Loading Mode		Parameters			Errors		
IWS	LDR, Auto,	None			Section 1	Error Sto	ps	
	Stand-Alone				Register	Stop(1)	Stop(2)	
					X0	42	130	
				1	X1	45	133	
					X2	47	135	
					X3	5 1	137	
	1				X4	53	141	
	·				X5	55	143	
					X6	57	145	
				j	X7	61	147	
					$_{ m B2}$	63	151	
					B3	65	153	
					B4	67	155	
					B5	71	157	
					B6	73	161	
					B7	75	163	
					Section 2	Error Sto	ps	
					(P) - 247	Stack co 236 thro	ntents at addre	sses
					(P) - 264	Stack co	ntents at addre	sses

Mnemonic	Loading Mode	Parameters	Errors
IWS			Section 3 Error Stops
(Cont'd)			Stops anywhere in stack Stack contents at addresses 324 through 333
			Section 4 Error Stops
			(P) - 365 Stack contents at addresses 354 through 363 (P) - 401 Stack contents at addresses 370 through 377
LAT	LDR, Auto, Stand-Alone	Backspace and then hit spacebar to restart after error.	When an error occurs, the test will hang in a loop upon an error. The following information applies.
			(X1) = Random operand, OP1 (X2) = Random operand, OP2 (X3) = The unit answer (hardware) (X4) = Simulated answer (X5) = Logical difference data

Mnemonio	Loading Mode	Parameters		Errors
MAN	LDR, Auto	=XX1X =XX2X =XX4X	Stop on error Stop at end of section Stop at end of test 6681 mode I (not used) Stop at end of pass Stop at end of condi-	Due to the number of errors (12 pages of error codes) and the error format explanation, refer to all the error code description in publication no. 60160600.
		1501=XXX1	tion Delete running mes-	
			sage	
		=XXX4	Print errors	
		=XX1X	Bypass error message	
		=XX2X	Drop CLK when drop- ping MAN	
		=XX4X	Drop CMC when drop- ping MAN	
		=X4XX	Repeat pass	
		=1XXX	Repeat test	
		=2XXX	Repeat section	
			Repeat condition	
		= 4X11		
		1502=4137	6400 type of CPU	
		=4140	6500 type of CPU	
	Programme and	=4141	6600 type of CPU	
	 Signatura e e il 	=4142	6700 type of CPU	

Mnemonic	Loading Mode	Parameters	Errors
MAN		Address 1502=4235 72XY type of CPU	
Cont'd)		=4236 73XY type of CPU	
•		=4237 74XY type of CPU	
		1503=0000 One CPU	
		=0001 Two CPUs	
-		1504=XXX1 MAN instruction (262	(X)
		present	
		=XXX2 Interrupt and mask	
		register present	
		=XXX4 ECS registers preser	
		=XX1X Use exit mode regist	er
		set	
		=XX2X 32K CM available	İ
		=XX4X 00 exchange JP, ex-	
		change on HLT, and	
		error exit present	
		=X1XX P+2 speedup present (6600 only)	•
		=X2XX Illegal instruction ex	.; +
		present (6600 only)	
		1505 - Not used	
		1506 - Not used	
		1507 - Section flags corresponding	σ to
		locations 1526 through 154	1 of
		section selection register	

Mnemonic	Loading Mode	Parameters	Errors
MAN (Cont'd)		Address 1510 - Section flags corresponding to locations 1512 through 1525 of section selection register 1511=XXX1 Pass 0, CPU-0 test, all CMCs stopped =XXX2 Pass 1, CPU-0 test, all CMMs running =XXX4 Pass 2, CPU-1 test, all CMCs stopped =XXIX Pass 3, CPU-1 test, all CMCs running 1512 - Section selection register 1541 used by variable distributor	
MXJ	LDR, Auto, Stand-Alone	All test parameters are keyboard entries of the form $X_1X_2X_3$ (cr) $X_1=S$ (set), R (release), or C (clear) X_2 , $X_3=A$ ctual parameter or section number SES or RES or CES = Error stop SCS + RCS + CCS = Condition stop SSS + RSS + CSS = Section stop SPS + RPS + CPS = Pass stop STS + RTS + CTS = End of test stop SRT + RRT + CRT = Repeat test	Messages 2610 execution-MF=1 013 execution-MF=1 2610 execution-MF=0 013 execution-MF=0 CR-1 TR-0 CR-0 TR-1

Mnemonic	Loading Mode	Parameters	Errors
MXJ (Cont'd)		SRP+RRP+CRP = Repeat pass SRS+RRS+CRS = Repeat section SRC+RRC+CRC = Repeat condition SYY+RYY+CYY = Select or deselect section YY SA+RA+CA = Select or deselect all sections PPU Parameters PPXXXX(cr), where XXXX is a 12-bit code	WWWW address-XXXX (WWWW = type of exchange and XXXX = source of exchange address.) CR-YYYYYY (intended address) TR-ZZZZZ (improper address) Exchange data CR-YYYY YYYY YYYY YYYY YYYY TR-ZZZZ ZZZZ ZZZZ ZZZZ ZZZZ No 2610 abort on 013
60299500 F		defined as follows: 4000 Central write (one word unless block transfer bit set) 2000 Central read (one word unless block transfer bit set) 1000 Block transfer (five words with read and/or write) 0400 Loop with (A) register=777777B 0200 Clear loop on current ouffer pattern 0100 Delay between read and write 0040 Select loop on current buffer pattern 0037 PPU/channel number 0015 Turn all PPUs on simultaneously 0014 Turn all PPUs off simultaneously	

Mnemonic	Loading Mode	Parameters	Errors
MXJ (Cont'd)		00NN Turn off PPU NN (loop with a register=0) MMNN PPU NN continues reads and writes with data pattern MM	
POP	LDR, Auto, Stand-Alone	Backspace and then hit spacebar to restart program.	Hangs in loop on error (memory data while in error loop) Location 50 = Failing test number 51 = Hardware population count 52 = Simulated population count 53 = Logical difference error data

Mnemonic	Loading Mode	Parameters	Errors
RAN	LDR, Auto, Stand-Alone	None	Error halt = 567 Fast failing loop starts = 402 Slow loop answer = 1000 Register results before execution of last instruction = 1040 Pass number = 266 Compare difference = 260 Fast loop result = 261 Failing register = 263 Slow loop starts at = 615 Fast loop answer = 1020 Error count = 265 Slow loop result = 262 Fast loop pass count = 232
RTJ	LDR, Auto, Stand-Alone	Ao defines the upper limit of the return jump array.	The program will stop on an error. The difference between B3 and B5 indicates the error data. (B3) holds the computer jump value. (B5) holds the return jump value.
RX7	LDR, Auto, Stand-Alone	None	Error occurred if P stops cycling.

Mnemonic Loading Mode	Parameters	Errors	
STC LDR, Auto,	Address 1736=000-000 (disables I	Messages	
Stand-Alone (valid on 6600 only)	display option)	Failure in stack at I 00000 Failing instruction 2020: Address plus one of failing Failure in parcel 0	1460004600046000 100p 0000501
		Example:	
		B7=0000000003 **** Correct Register Con B0=0000 B1=Pass count B2=0000 B3=Address of stack entry B4=Failing parcel B5=Failing test section B6=Failing X register	X0=0000 X1=0001 X3=0001 X3=000 X4=000 X5=000 X7=000 tents **** X0=0000 X1=0000 X2=0000

Mnemonic	Loading Mode	Parameters	Errors
STK	LDR, Auto, Stand-Alone	Starting address is 000003. To restart, set P=277, breakpoint at 300, set P=17, and run. Address 3000 is restart or continue address (may be changed to jump to another program).	If error occurs, program jumps out of stack and halts on a 00 instruction.
TOC	LDR, Auto, Stand-Alone (only valid on 6600, 6600 head of 6700, and CYBER 74)	Space to start and backspace 70 to stop.	Error stop with (P)=317. Failing test case is in locations 134 through 137. Input/output packages are at locations 200 through 237 in exchange package format.

CENTRAL MEMORY TESTS

Mnemonic	Loading Mode	Parameters					Errors
СМ6	LDR, Auto Stand-Alone	To restart after erro ENX1.0. (cr) ENP, 341. (cr) Space	r;	LOC, 342 LOC, 343 LOC, 344 LOC, 345 LOC, 346 P=340 P=Any- thing else	Failing CM address Contents of failing address Pass counter Number of passes test is to run before restarting Number of instack read loops t be made on an address Normal error stop Usually a CP timing hangup.		
CSC	Stand-Alone, ENS, LDR SECDED switch in SECDED or PARITY position.	Address 1500=XXX2 XX1X XX2X 1501=1XXX 2XXX	Stop on error Stop at end of test Abort error checking Repeat test Repeat section (same bank and quad)	Errors are	e indicated by self-explanatory that appear on the display screer		

5-2	Mnemonic	Loading Mode	Parameter	S .	Errors
.	CSC (Cont'd)	Mode	Address 1502=XXX4		
60299500 F			1505=XXXX	will be ig- nored if selected); bit 3 selects PP 3, etc. PPS 1 PPUs to sweep cen- tral memory; bit 0 selects PP 20, etc.	

Mnemonic	Loading Mode	Pa	arameter	S		Errors	
CSC		Address 1510	0=XXXX	Sections: bit			
(Cont'd)				0=section 0,			
				etc.			
		1513	3=CCOE	Printer chan-	l		
				nel and equip-	1		
	,	l.		ment (if zero,			
1				printer output			
		1. 11.		is deselected)			
		1514	4=0XXX	Banks: bit 0=	- 1		
				bank 0, etc.			
		1515	5=XXXX	Quads: bit 0=	- 1		
	1.0	-		quad 0, etc.	- 1		
	r and			(if zero, test			
I		- I		all quads in]		
		ritaria. I		the system)	- 1		
		1516	6=XXXX	Section 2	- 1		
				write count	- 1		
		1517	7=XXX1	Stop on each			
				data error	1		
	•		XXX2	Delete end	- 1		
1.0				test printout	1		
		1520	0=XXX1	Display all			
				single SEC-	1		
				DED errors	1		

Mnemonic Loading Mode		Parameter	s	1	Errors	
CSC		Address 1520 = XXX2	Stop and dis-			
(Cont'd)			play all single			
(Cont a)			SECDED			
			errors			
		XX1X	Display all			
			double SEC-			
			DED errors			
		XX2X	Stop and dis-			
	- '	111111111	play all double			
			SECDED			
		la de la companya de	errors			
	1	4XXX	Read and dis-			
			play chip se-			
			lection error			
		1521=XXX0	Run slow mode			
	-		sections			
	1 1	XXX1	Run fast mode			
			sections			
		1522=00XX	Pattern selec-			
			tion, four			
			possible com-	1		
			binations to			
			test CS and CU			
	100		modes	1		
	l de la companya de	I s		'		

Mnemonic	Loading Mode	Parameters	Errors
CSC (Cont'd)		Address 1523 and 1524= lower limit 1525 and 1526= upper limit 1527=XXXX 1527=XXXX 1527=XXX1	
MM1, M1R, M1A, M1B, M1C, M3C, MM4, MM3, M3R, M3A, and	LDR, Stand-Alone (Auto for MM4 only)	MM1, M1R, M1A, and M1B test central memory from the CPU. MM1 is the basic test. M1R has all the PPUs doing phased reads of central memory. M1A is the equivalent of MM1 and M1B is the 32K equivalent of M1R. Use M1C and M3C for 49K or 98K. Use MM4 under auto.	

Mnemonic	Loading Mode	Parameters	Errors
MM1 etc. (Cont'd)		MM3, M3R, M3A, and M3B are the same as MM1 through M1B, except they are more rigorous and lengthy. MM3, M3R, MM1, M1B, M1R, M1A, and MM4 will run in CPU-0 or CPU-1.	
		Keyboard Entries	
		SE Stop on error SP Stop at end of pattern RP Repeat current pattern SB Stop at end of bank RB Repeat current bank ST Stop at end of test CXX Clear the above selections BK Add banks to be tested CBK Delete banks BK8 Sets all banks to be tested SPACE Continue test / Return to PS (To restart the test, do a 0221X1000. To return to where the test was, do a 0221W2060.)	
· .		AB Terminates testing of current bank and goes to next bank	:

Mnemonic	Loading Mode	Parameters	Errors
MM1		Left Scope Displays	
etc. (Cont'd)		Bank Current bank being tested Pass Number of passes for current bank	
		Bit Bit numbers 0 through 59 (0 through 11 leftmost module) Number Octal count of cumulative	
		of errors	
		errors Com- Mask showing which address bits mon add have been the same for all errors bits on the plane	
		Last The address at which the last error address occurred for each bit (the address within the bank)	
		Correct 1 = dropping the bit and 0 = picking bit the bit	

л ! o	Mnemonic	Loading Mode	Parameters	Errors
	MM2 and M2U	Deadstart Binary, DSCL Binary, ENS, Stand-Alone, LDR	Test displays the operating instructions. Type the following for desired testing. L Run all tests Z Zeros and ones R Random pattern CR Display PP memory F Full address W Worst pattern B Select one bank SPACE Continue S Stack address C Checkerboard pattern U Select upper bank / Restart	Display 1. Pass count 2. Section and cycle being run (complement, up or down) 3. Chassis and bank being tested 4. Errors, if any Error Format Address Contents of Failing Location XXXXXX YYYY YYYY YYYY YYYY
	MMX	Deadstart Binary, DSCL Binary, ENS, Stand- Alone, LDR	MMX is a stand-alone CYBER 170 PPU-based test of central memory.	Errors are listed in an error display and are announced by error messages, which are self-explanatory.

602	Mnemonic	Loading Mode		Parameters		Errors
60299500	MMX		Location	n Default	Description	
1 00	(Cont'd)		3	XXXX	Number of PPUs in system.	
			4	0000	Memory size in 4K blocks.	
			5	1457	Status/control reg- ister word zero bits to be tested	
			6	1100	for error and mes- sage to be displayed. Control flags:	
					XX2X = Stop in indi- vidual error XX4X = Stop on end of section	
					X1XX = Stop at begin- ning and end of test	
					1XXX = Stop on error buffer full	
5-9			7	0174	Section flags 0 through	
•			10	1375	PP enable bits, PPS0.	

Mnemonic	Loading Mode	Pa	rameters		Errors	
MMX		Location	Default	Description		
Cont'd)		11	XXXX	PP enable bits, PPS1.		
		12	XXXX			
		13	XXXX	CSU 0 quads selected to test.		
		14	XXXX	CSU 1 quads selected to test.		
	1	15	0377	Banks selected to test.		
		16	0	Nonzero aborts data error checking by the slave PPs to speed the running of the test.		
		17	0	Nonzero aborts presection read to verify data retention.		
		75	0	Nonzero if chip is logged in SCR on SECDED error (ECO CA 37767).		
	1	Keyboard	Command	s		
		The follow restart of	ing one-v	vord commands act as a vith the specified		

Mnemonic Mode		Pa	rameters	Errors	
MMX (Cont'd)		parameter remain the	changed; all other parameters same.		
:			Run all standard default selected section		
			Run sections XXXX Run zeros section (section 0)		
l			Run ones section (section 1)		
			Run march section (section 2)		
		P	Run march with SECDED pat- terns (section 3)		
			Run full address section		
			(section 4)		
	:		Run chip addressing section (section 5)		
			Run random section (section 6)		
			Test quad X		
			Test quad X through Y		
			Test CSU X Test CSU X and Y		
	l		Test bank X	·	
			Test bank X through Y		
		10,11,1	1000 Daille II Milough I		

Mnemonic	Loading Mode	Parameters	Errors
MMX		Scoping Commands	
(Cont'd)		The following commands are for scoping purposes and are functional only when the test is stopped.	
		RWA X, YYYYYY, Read and write ad- ZZZZ, ZZZZ, dress YYYY with pat- tern ZZZ, ZZZ using PPU X.	
		ROA X, YYYYYY Read one location YYYYYY using PPU X	5.
		WOA X, YYYYYY, Write one address ZZZZ, ZZZZ, YYYYYYY with pattern ZZ ZZZZZZZ using PPU X.	
		General Test Control Commands	
		/ Restart the test and reset all parameters to their default values. I Ignore errors, errors not displayed on left screen, or errors indicated by error counters.	

Mnemonic	Loading Mode	Param	eters	Errors
MMX (Cont'd)		SPACEBAR	Start the test. If the test is stopped by backspace,	
		BACKSPACE	continue. Stop the test.	
		RDS	Display the running display	
		PPXX, FWA	on the right screen. Select PP XX for PP mem-	
		DIX, YYYY	ory display on right screen. Change the starting ad-	
			dress of PP memory dis- play in block X to address	
	4 T 4 T 1	+	YYYY. Increment each PPU mem-	
			ory display block FWA on the right screen by 100B.	
			Decrement PP memory	
			display address on right screen as for + entry.	
		BN	Null display right screen.	
	Janes Rych	EPX, YYYY, $Z1, Z2, Z3$,	Enter address YYYY with ZZZZ in PP memory X.	
		Z1, Z2, Z3, Z4, Z5	If X is zero, actual ad-	
			dress will be changed. If X is nonzero, the	

	Loading Mode Parameters	ters	Errors	
MMX (Cont'd)		YYYY, Z1, Z2, Z3, Z4, Z5 SCR, X CE CB2X SC2X CB, XXX, Y SB, XXX, Y	address relative to the start of slave program stored in PPO memory will be changed. The PPU must be reloaded using the MP command. Enter up to five bytes of data in PPO memory starting with address YYYY. Display status/control register X on right screen; command is ignored if there is only one SCR. Clear all errors in SCR. Clear/set PPU 2X speed in SCR. Clear/set bit XXX in status/control register Y. If Y is not specified, SCR 0 is assumed. Reload slave program into PPU X. Test must be stopped when this command is entered.	

		C	
			ć
	¢		
	¢		
	١		
	¢		

Mnemonic	Loading Mode	Parametėrs	Errors
MMX (Cont'd)		DP X Deadstart PPU X,and restart the program executing at address 100B.	
		If X is omitted on MP or DP command, all slave PPUs selected in parameters 10 and 11 will be loaded or deadstarted.	
		DS X Set PP X in the PPU select bits in the corresponding status/control register. Set the PP select mode bit.	
M2C (49K or 98K peripheral processor test of CM)	nary, Stand-	Enter 0 for 49K and enter SPACE for 98K. 1. (cr), test exits to PP memory display. 2. Left screen will display executable options. 3. To restart test, set 0221 to 1000.	Same as MM2, except for 49K or 98K machine.

1	Mnemonic	Loading Mode	Parameters	Errors
o	MY1	LDR, Auto, Stand-Alone	A0 is set to the field length and defines the upper limit.	In the event of error, P=132 At error stop (X7) = holds accumulation of error bits and XX2-X5 should match X0, either in the true or complemented form. If no error is indicated in X1-X5, the error occurred in X1 and was lost when the accumulation check read was done. In this case, the error bits in X7 equal the error bits that occurred in the first X1 read.

Mnemonic	Loading Mode	Parameters	Errors
Mnemonic M65/M98 M65 runs only on machines having 32K, 65K, or 131K M98 runs on ma- chines having 49K or 98K (PPUs 0, 1 10, and 11 must be a- vailable.)	Mode LDR, Stand-Alone	The following entries are used. NOTE M98 has no section 7. Test Section TSYY Add section YY to list of sec	Display Left Screen Bit in error Number of errors in the current bank Common address bits Last failing address Correct bit Display Right Screen
		BKXX Add bank XX to the list of selected banks CBKXX Remove bank XX from list of selected banks	

Mnemonic	Loading Mode	Parameters	Errors
M65/M98		Bank Selection (Cont'd)	
(Cont'd)		BKA Select all banks BK8	
		CBKA, Deselect all banks	
		NOTE	
		After a BKXX or CBKXX, enter only XX to select or deselect ox.	
		PPU Selection	
		PPXX Add PP-XX to list of selected PPUs	
		CPPXX Remove PP-XX from list PPA or Select all PPUs PP8	
		CPPA Deselect all PPUs or CPP8	
		SE Stop on error SP Stop at end of pattern RE Record errors on 501 (1002- CCEE)	

Mnemonic	Loading Mode	Pa	rameters	Errors
M65/M98 (Cont'd)		PPU Selecti	on (Cont'd)	211015
Cont u)		SB Sto ST Sto RP Rej RS Rej RB Rej RT Rer CXX Cle	p at end of test section p at end of bank p at end of test peat pattern peat section peat bank peat test ar XX selection (any of the we 10 selections)	
		Monitor Con	· · · · · · · · · · · · · · · · · · ·	
		SPACE	Continue test after any test	
		CARRIAGE RETURN = / *	stop. Exit from monitor to PP1 PS or exit from PS to monitor. Exit to PP0 PS or return to monitor from PP0 PS. Restart the test with standard test parameter selections. Exit from monitor to central memory display or return.	

PPU TESTS

Mnemonic	Loading Mode	Parameters	Errors
(Modified PC1)	Deadstart under DS panel con- trol	None	Hangs on failing instruction. Consult listing of CED to identify failure. Refer to CED description.
	Deadstart Binary, DSCL Binary, ENS, Stand- Alone	Address 1001=Nonzero. PP0 will check all channels operating properly and loop under normal PS display for section 1 run. 1002=AABB. Check two PPs that may be suspect	Messages ERR MES+0 Disconnect CHXX Channel XX should have been deactivated, but was active. ERR MES+1 IJM CH INAC CHXX Channel XX is inactive but no jump occurred on IJM. ERR MES+2 AJM CH INACT CHXX Channel XX is inactive but no jump occurred on AJM. ERR MES+3 AJM CH ACT CHXX Channel XX is active but no jump occurred on AJM.

Mnemonic	Loading Mode	Parameters	Erro	rs
CHT (Cont'd)		Address 1004=Number of words PPA will transmit to PPB, normally 5000g, unless changed	ERR MES+4 Activate CHXX ERR MES+5	Channel XX should have been activated bu was deactive.
		(must be 5000g) Space Bar =5tart S Key =Stop * =Return to PS display	JM CH full CHXX	Channel XX is full but no jump occurred on FJM.
			ERR MES+6	
			ORN failed CHXX	Channel XX failed to output from a register (PP0).
			ERR MES+7 EJM CH Empt CHXX	Channel XX is empty but no jump occurred on EJM.
			ERR MES+10 IAN Failed CHXX	Channel XX failed to input to a register (PP0).
			ERR MES+11 PPXX not idle DS	PPX is not idled; requires deadstart.

602	Mnemonic	Loading Mode	Parameters	Errors
60299500 E	CHT (Cont'd)			ERR MES+12 ILLEGAL PP Address 1002 has a number other than 1 through 11. ERR MES+13 ILLEGAL CHAN- NEL Address 1003 has a number other than 1
				through 13. ERR MES+14 Space to Start Normal start message ERR MES+15 IJM CH ACT CHXX Channel XX is active but jump occurred on IJM.
				ERR MES+16 EJM CH FULL Channel XX is full but cHXX ERR MES+17 FJM CH EMPT Channel XX is empty but jump occurred on FJM.
6-3				ERR MES+ 20 CH INACT CHXX Channel XX should have been active but was in active.

Mnemonic	Loading nonic Mode Parameters		Errors	
CHT (Cont'd)			ERR MES+21 CH FULL CHXX	Channel XX should
				have been empty but was full.
			ERR MES+ 22 NEWWWWT=YYYY	Channel XX did not
			CHXX	complete input to a
				register in time [W= time expected (octal)
				Y=time received (octal)].
			ERR MES+23	(3032,] 1
			NEW WWWB=	Channel XX did not input data to a regist
				correctly. [W=data expected (octal), Y=data received (octal)
			ERR MES+24	
			NEWWWWT= YYYY CHXX	Channel XX did not complete input to
			TDD 15770.05	memory in time.
			ERR MES+25 MEWWWWB=	Channel XX did not i
			YYYY CHXX	put data to memory correctly. W and Y
				are the same as err message 23.

	0000000		
	t		

Mnemonic Loading	Parameters	Errors
CH1 Deadstart Binary, DSCL Binary Deck, ENS, Stand- Alone	Address 1001=Nonzero, PP0 will loop checking all channels (section 1) 1003=OOCC, channel num- ber for AA and BB to test 1004=Word count for AA and BB to use (must be 2400g) S Key Space =Stop Stop =Start =Return to PS display.	ERR MES+1 IJM CH INAC CHXX ERR MES+2 AJM CH ACT CHXX ERR MES+3 AJM CH ACT CHXX ERR MES+4 Activate CHXX ERR MES+4 Activate CHXX ERR MES+5 FJM CH FULL CHXX ERR MES+5 FJM CH FULL CHXX Channel XX is inactive but no jump occurred on AJM. Channel XX is active but no jump occurred on AJM. Channel XX is active but no jump occurred on AJM. Channel XX should have been activated but was deactive. Channel XX should have been activated but was deactive. Channel XX is full but no jump occurred on FJM.

))	Mnemonic	Loading Mode	Parameters	Errors	
	CH1 (Cont'd)			ERR MES+6 OAN FAILED CHXX	Channel XX failed to output from A register (PP0).
				ERR MES+7 EJM CH EMPT CHXX	Channel XX is empty but no jump occurred on EJM.
		·		ERR MES+10 IÁN FAILED CHXX	Channel XX failed to input to A register. (PP0).
	-	·		ERR MES+ 15 IJM CH ACT CHXX	Channel XX is active but jump occurred on LJM.
				ERR MES+16 EJM CH FULL CHXX ERR MES+17 FJM CH EMPT CHXX	Channel XX is full but jump occurred on EJM. Channel XX is empty but jump occurred on FJM.

603	Mnemonic	Loading Mode	Parameters	Erro	ors
60200500 F	CH1 (Cont'd)			ERR MES+20 CH INACT CHXX	Channel XX should have been active but was inactive.
				ERR MES+21 CH FULL CHXX	Channel XX should have been empty but was full.
				ERR MES+22 NEWWWWT = YYYYCHXX	Channel XX did not complete input to a register in time (W=time expected, Y=time received).
				ERR MES+ 23 NEWWWWB = YYYYCHXX	Channel XX did not in put data to A register correctly (W=data ex- pected, Y=data re- ceived).
5				ERR MES+24 MEWWWWT = YYYYCHXX	Channel XX did not complete input to memory in time (W=time expected, Y=time received).

Mnemonic	Loading Mode	Parameters	Erro	rs
CH1 (Cont'd)			ERR MES+25 MEXXXXB = YYYYCHXX	Channel XX did not input to memory correctly (W=data expected, Y=data received).
			ERR MES+ 26 PP NOT IDLE ERR MES+27 CH EMPTY	Indicates the PP is hung. Channel should be full but is empty.
СН2	Deadstart Binary, DSCL Binary Deck, ENS, Stand- Alone	Location 1000 Bit 0 Report all errors detected within a block. (If bit 0 is not set, report only the first error.) Bit 1 Stop on error if bit 1=1. Location 1001 Not a parameter, holds the PPU number currently displaying at memory.	aaaa = Actua	= aaaa E = eeee number of failure l data received sent (expected)

Mnemonic	Loading Mode	Parameters	Errors
CH2 (Cont'd)		Location 1002 - Test selection Bit 0 Test PPUs 0 through 9 over channels 0 through 4. Bit 1 Test PPUs 0 through 9 over channels 0, 1, 24 through 33. Bit 2 Test PPUs 0 through 9, 10 through 19 over channels 0 through 4, 20 through 23.	
СНХ	Absolute Binary, COMPASS Binary, ENS, LDR Channel parity switches must be on for all en- abled chan- nels to run sections 5 and 13 correctly.	CHX is a stand-alone, CYBER 170 channel test. Address 1005 \(\psi 0000 \) Delete test module load on repeat condition (scope mode). Address 1006 = Control flags = XXX1 Repeat condition = XXX4 Repeat section = XX1X Repeat test = XX2X Stop on error = XX44 Stop on error = XX45 Stop at end of section = XX45 Stop on error = XX46 Stop on error = XX47 Stop at end of = XX47 Stop at end of = XX48 Stop on error = XX48 Stop on error = XX48 Stop on error = XX49 Stop on error = XX40 Stop at end of = XX41 Stop on error = X	Errors are revealed through self-explanator messages that appear at the bottom of the le screen running display. Keyboard Commands CE Clear all error bits in the SCR Clear/set bits in parameter word 6 (1006): CCS, SCS Stop on condition CES, SES Stop on error CSS, SSS Stop on end of section CTS, STS Stop at beginning an end of test CPS, SPS Stop on channel parity

• •	Mnemonic	Loading Mode	Parameters		Errors
-10 	CHX (Cont'd)		=X1XX Stop at beginning and end of test =X4XX Stop at end of each condition =1XXX Stop on channel parity errors Address 1007=Section flags 0 through 11 1010=Section flags 12 through 19 1011=PPU enable bits (PPUs 0 through 11B) 1012=PPU enable bits (PPUs 20B through 31B) 1013=Channel enable bits (channels 0 through 13B) 1014=Channel enable bits (channels 20B through 33B) 1015=Initial data pattern used in sections 7, 15, 17, and 18. 1016=Block length used in sections 7, 15, 17, and 18.	DIX, YYY DT ET, XXXX, YYYY EPO, XXXX, YYYY RST AN, BN space bar cr +	CRC, SRC Repeat condition CRS, SRS Repeat section CRT, SRT Repeat test Change address of monitor PPU memory display block X to YYYY. Display current test module. Enter current test module with data YYYY at address XXXX. Enter data YYYY into master PPU memory address XXXX. Restart the test. Toggle A or B display to disable or enable display page. Start the test. Stop the test. Roll memory display forward. Roll memory display backward.

Mnemonic	Loading Mode	Parameters	Errors
CHX (Cont'd)		Address 1017=Maximum block length mask used in sections 8, 16, and 19. 1020=Minimum block used	
		in sections 8, 16, and 19. 1021=Number of PPUs in system.	
		system. 1022=Pass count/random seed initial value. 1023=PPS memory type.	
		Bits 0 and 1 are set to show PPS 0 or 1 with 2102 memory.	
IP1	Deadstart	1. Enter W-X-Y-Z carriage return or spacebar only.	Test Screen Message
	Binary, DSCL, Binary Deck, ENS, Stand- Alone	W determines central memory instruction parameter. (A c will cause them to be tested and n will cause them to be bypassed.)	Indicates PP and instruction being performed when error occurred.
		3. X determines which processor the long test is to be run in.	
		1 = Processor 1 2 = Processor 2	
		4. Y determines operands to be used for PP0's test.	
		z = Zeros o = Ones	

Mnemonio	Loading Mode	Parameters	Errors
IP1 (Cont'd)		5. Z determines which chassis the test will be run if 20 processors are available. 0 = Chassis containing processors 0 through 10 1 = Chassis containing processors 20 through 30 6. Spacebar, run test with above selected options.	
		Message: Type WXYZ CR W = C or N X = 1 or 2 Y = 0 or z Z = 0 or 1	
IRT	LDR, Auto	=XXX2 Stop on error =XXX4 Stop at end of section =XX1X Stop at end of test	All error messages are prefixed with IRT SXXYY EWW HVVVV XX = Section number WW = Error code YY = Subsection number VVVV = Pointer for the history table Error Code (1) INACTIVE XXXX The interlock channel

Mnemonic	Loading Mode		Parameters		Error	·s
IRT (Cont'd)		Address		display		the last instruction code sent to it.
			=XXX4	Send errors to	Error Code (2) FULL XXXX YYYY	The interlock channel is full when it should
			1507=Section	SMM dayfile flags (sections ough 30B), bit		be empty. XXXX = Last instruc-
			0 = sec 1510=Section	tion 15, etc. flags (sections		tion code sent to the inter-
			= section	gh 14B), bit 0 on 1, etc.		lock register YYYY = Last status word received
				of interlock reg- n bits (100B or	Error Code (3) EMPTY XXXX	The interlock channel
			1515=Numbe	r of first slave sed in section	15.001 11 777777	is empty when it should be full.
			12 only 1516=Numbe	r of second		XXXX = Last instruc- tion word sent
				PPU (used in 12 only)	Error Code (4) STATUS AXXXX	Interlock register failed to return the
			NOTE		EYYYY IZZZZ	correct status word. XXXX = Status word
		ber i	interlock char s not parame . It is assum	ter selec-		returned from the interlock
			always be 15H			register

Mnemonic	Loading Mode	Parameters		Errors	
IRT (Cont'd)		(unless a display), X. 60 to where X ber. Type R t test com Type S t gram (ur auto disp	PPU num- o restart	Error Code (5) SLOW CHANNEL XXXX	YYYY = Status word that was expected ZZZZ = Last instruction code th was sent Tried to perform 10,000 interlock reg- ister operations apie from each of two PP. Timing indicates the interlock channel(s) failed to respond at t expected rate. XXXX = Approximat time in mill seconds to complete th above opera tions. [If t two PPs are on the same barrel (10 o fewer PPs),

6029	Mnemonic	Loading Mode	Parameters		Errors	
299500 F	IRT (Cont'd)				Error Code (5) (Cont'd)	the time should be
						approximately 60 millisec- onds. If the two PPs are on opposite barrels (14 or more PP systems), the series of operations should
						have finished in about 40 milliseconds.]
6-15	MAP	Deadstart Binary, DSCL Binary deck, ENC, Stand- Alone.	Address 1500=XXX1 =XXX2 =XXX4	of PP-CM in- structions a- gainst a fixed time	Messages All error messages have the f mat. PPX - MMMM XXXX YYYY MMMM - One of the follows CWD PPX is doing or structions.	ing.

Mnemonic	Loading Mode	Parameters			Errors
Mnemonic MAP (Cont'd)	Mode	Address 1500=XX1X =XX2X 1501=1XXX =2XXX =4XXX 1502=1777 =XXX1 =XXX2 NOTE	Stop at end of test Stop after each block of test instructions Repeat test Repeat section Repeat condition All 10 processors selected to reference CM Select PP0 Select PP1 etc.		PPX is doing only CRD instructions. PPX is doing a mixture of CWD and CRD instructions. PPX is doing only CWM instructions with a block length of 64. PPX is doing only CRM instructions with a block length of 64. PPX is doing a mixture of CWM and CRM instructions. PPX is doing a mixture of CWD, CRD, CWM, CRM, and EXN. Let of the following:
		PP0 should alw be selected. It ferences CM in cases. 1503=4XXX	re-	RUN DONE HUNG	Processor is currently run- ning a segment of the test. Processor is done running a segment of the test. This PP is not done, but at least one of the other PPs is done. The QP idle program is no longer functioning; a deadstart is required to recover.

Mnemonic	Loading Mode		Parameters			Errors
MAP (Cont'd)	Mode	Address	1503=XXXX 1504=Select which v CM (PI = 1777 = XXXX 1505=Proces for mu priorit through	processors (same bit scheme as in 1502) processors will reference P20-PP30) All proces- sors selected to reference CM Same bit scheme as in 1502 for PP20- PP30. sors selected ltiprocessor y (PPs 20	s	Error code (X1-CRM error) - (X2-CRD error) - (X4-CWI error) - (IX-CWD error). Time to run a particular test segment. This is displayed only f (1500) = XXX1. Displayed if address 1500 = XXX1. The processor(s) doin the priority read/write does not meet the timing criterion given under Description. Refer to the preceding description of this error.
				1504)		

Mnemonic	Loading Mode	Parameters		Errors
MAP		Address 1506=0000	Check ECS	
(Cont'd)			data	
		= XXXX	Nonzero. Do	
			not check ECS	
			data	
		1510=XXX1	Section 0. No	
			central pro-	
			gram, single	
	,		priority for	
			CWD, CWM/	
			CRM	
		=XXX2	Section 1. No	
			central pro-	
			gram, single	
			priority for	
			CWM, CRM,	
		-3737374	CWM/CRM	
		=XXX4		
			central pro-	
			gram, multi- processor pri-	
			ority	
-		= XX1X	Section 3. CPU	
		- 202120	program active,	
			same as section	
			0	

Mnemonic	Loading Mode	Parameters	Errors
MAP (Cont'd)		=XX2X Section 4. CPU program active, same as section 1 =XX4X Section 5. CPU program active, same as section 2 =X1XX Section 6. ECS transfers, simi- lar PP activity to above sections	
PCM	Deadstart Binary, DSCL Binary Deck, ENS, Stand- Alone	Standard parameters	Display Running PPX 0P1 = XXXXXX 0P2 = XXXXXX INST = XX RS1 = XXXXXX (Appears on right screen. RS2 = XXXXXX 0P1 and Two operands used (re- 0P2 ceived) RS1 and RS2 - received) RS2 and RS2 - received)

Mnemonic	Loading Mode	Parameters	ı	Er	rors
PCM (Cont'd)				tion. simula is stor count i	ode for the failing instruc- The beginning address of the tion of the failing instruction ed in address 1010 ₈ , error s stored in address 1007 ₈ , ss count is stored in address
				(SHN,	st critical instructions ADN, LMC) appear on left after being checked.
PCX	Deadstart Binary, DSCL Binary Deck, ENS, Stand- Alone	=XXX2 =XX1X 1501=1XXX =4XXX 1506=Pass (1507=Error 1510=Addre	ditions Stop on error Stop at end of test Repeat test Repeat condi- tions count	Display Running PPX 0P1 = XXXXXX 0P2 = XXXXXX INST = XX RS1 = XXXXXX RS2 = XXXXXX	(Appears on right screen.)

Mnemonic	Loading Mode	Parameters	Errors
PCX (Cont'd)			Display (Cont'd) 0P1 and Two operands used 0P2 RS1 and Resultants (RS1 expected and RS2 RS2 received) INST Octal code for the failing instruction. The beginning address of simulation of the failing instruction is stored in address 1510, err count is stored in address 1500 and pass count is stored in address 1506. The first critical instructions (SHN, ADN, LMC) are checked and appear on the left screen after they are checked.

Mnemonic	Loading Mode	Parameters	Errors
PC1	Deadstart Binary, DSCL Binary Deck, ENS, Stand- Alone.	From absolute binary cards, dead- start from card reader 77608 words starting at address 0000. The deck must have exactly 51 ₁₀ cards since the program checks for A=0 and channel empty.	If error occurs, the program stops on a 0300. The CE must consult the listing to identify which instruction failed.
		All available PPUs may be started by a space.	~
		One PPU at a time may be started by (PP1=A, PP2=B, PP5=E, etc.).	
PC2	Absolute Binary, COMPASS Binary, ENS, LDR. PC2 is a stand-alone test. Channel parity switches must be on	Tag Name Description	Errors are isolated through the failing loop method (refer to publication no. 60409500).
1	for all	11B)	

Mnemonic	Loading Mode	Parameters	Errors
PC2	channels.	Tag Name Description	
(Cont'd)	CHX must have executed	I. PP6E PPU enable bits (PPUs 20B - 31B)	
	properly be- fore attempt-	Keyboard Commands	
	ing PC2.	CE Clear all error bits in the SCR Clear/set bits in pa-	
		rameter word I. P1 CES/SES Stop on error	
		CTS/STS Stop at beginning and end	
	1 A	of test CPS/SPS Stop on PPU mem -	
		ory parity error CRT/SRT Repeat	
		test CRL/SRL Reload PPUs	

24	Mnemonic	Mode	Pai	rameters		Errors
	PC2 (Cont'd)			CCM/SCM CM in-		
	(Cont a)			struction		
			DIX, YYYY	test option Change address of		
			D12X, 1111	monitor PPU memory		
				block X to YYYY.		
			RUX, YYYY	Change PPU X start-		
				ing address to YYYY.		
			SPP.XX	Set and clear a PPU		
			ř	bit in parameter words		
			CPP, XX	I. PP5E and I. PP6E.		
		I	SPP/CPP	Set or clear all PPU		
				bits in words I. PP5E	1	
				and I. PP6E.	- 1	
	1.	1	EPO, XXXX,	Enter data XXXX into	ł	
			YYYY	master PPU memory	I	
			D CVIII	at address YYYY.	ı	
-			RST RT	Restart the test.	- 1	
- 1			N I	Return control to BETA SMM.	- 1	
			space	Start the test.	- 1	
			cr	Stop the test.	- 1	
			left blank key	Clear current key-	- 1	
				board entry.		

60299500 F	

6-25

Loading Mnemonic Mode	Parameters	Errors
PC2 (Cont'd)	+ Roll memory display forward. - Roll memory display backward.	
PPM Deadstar Binary, D Binary D ENS, Star Alone.	ck, ter (50B)	Display Errors are displayed in the following format Address Ex Pat Act Pat XXXX YYYY ZZZZ (XXXX)=Failing address (YYYY)=Expected pattern (ZZZZ)=Actual pattern Alarm Display = I/O idler failed XXXX (XXXX)=Failing address The test cannot be continued from this point

-26	Mnemonic	Loading Mode	Parameters		Errors	
	PMM (Cont'd)			Also displays any previous errors for that proces- sor.		
			=XXX4	Stop after a section has been completed in a proc-		
			= XX1X	essor. Stop at end of test.		
			=XX2X	Select PPS 2X speed (CYBER 170 only).		
			=XX4X	Enable error stop on PPU memory parity		
6029				error or any other SCR fault condition.		
60299500 F			1001=1XXX	Repeat test in all processors selected at beginning of test.		

60299500	Mnemonic	Loading Mode		Parameters		Errors
9500 F	PMM (Cont'd)		Address	1001=2XXX 1003=1777 1004=1777	Enable a particular test section to be repeated in a processor. Processor flags for processing 0 through 10, bit 0 = processor 0, bit 1=processor 1,, bit 9=processor 11B. Processor	
6-27				1010=0006	flags for proc- essors 20 through 31. Same bit as- signment as for address 1003. Section flags, bit 1=S register test and bit 2= worst pattern test.	

Mnemonic	Loading Mode	Parameters	Errors
PMX	LDR, Auto	None	If an error occurs, the test stops and must be restarted by an entry of N.60 (N=PP num- ber the test resides in).
			Format
			Error EXXXX RYYYY
			XXXX = Expected data YYYY = Received data
PM1	Deadstart,	None	Displays
	Binary, DSCL Binary Deck,		Example:
	ENS, Stand- Alone.		LOC EMP REC PP LOG EXP REC PP xxxx xxxx xxxx PPxx xxxx xxxx PPxx 1356 7777 7677 PP01 1457 0000 0100 PP01
			LOC = Location PP = PP number EXP = Expected REC = Received
			Test pattern has clobbered I/O alternator in processor XX, XX equals the PP containing the failing I/O idler. Test will resume after stop upon the depression of the spacebar.

Mnemonic	Loading Mode	Parameters		Errors
SSP	Deadstart	Address 1000=XXXX		Special SSP Display Entries
	Binary, DSCL, Binary Deck, ENS, Stand- Alone.	1001=XXXX 1002=XXXX 1003=XXXX	PPUs (PPU20B- 31B). Bit 11=PPU20B, bit 10= PPU21B, etc. Set by the test. Section selection. Bit 1=section 1, etc.	allow program to continue. S Sets stop on error paramete Successive pressing brings and suppresses the display of current central memory addresses in use and the conte of the A1 through A5 registe Display is suppressed to spether running of the test. H Increments CM display addresses to cover XXXXX0-XXXXX7 for each PPU. Overrides internal CM display protection for the * entry. (CR) Returns to the PS display to change parameters, etc. (space) Return to the SSP display.

Mnemonic	Loading Mode	Parameters		Errors	
SSP		Address 1004=XXX2	Stop on error.		
(Cont'd)		¬XXX0	Continue after		
			error.		
		1005=CPU bi			
		=XXX0	No CPU		
	-		exchanges		
		=XXX1	Exchange	l ·	
			CPU-0		
		=XXX2	Exchange		
	-	-3/3/3/0	CPU-1		
		=XXX3	Exchange CPU-0 and		
			CPU-1		
		1006=Upper	12 bits of cen-		
			emory address	-	
		limit:			
		=1000	32K		
		=1400	49K		
		=2000	65K		
		=3000	98K		
		=4000	131K		
		1007=Loop c			
		section	•		
: !		1		I	

0				
60299500	Mnemonic Mode		Parameters	Errors
9500 F 6-3	SSP (Cont'd)		Address 1010=Scope mode/repeat section flag. Bits 1 through 4 select sec- tions 1 to 4 and bit 11 selects scope mode. 1011=Internal loop count. 1012=PPUs to read in section 4 PPS0. 1013=PPUs to read in section 4 PPS1. 1014=PPUs to write in section 4 PPS0. 1015=PPUs to write in section 4 PPS1. 1016=PPUs to exchange in section 4 PPS1. 1016=PPUs to exchange in section 4 PPS1. 1020=Single/block mode: =0000 Single word read/write in- structions used in section 4.	

6
029
9
500
푀

	oading Mode	Parameters		Errors	
SSP (Cont'd)		Address 1020 =0001	Block read/ write instruc- tions used in section 4. On SECDED error, read the chip select from the SCR and display.		

FCS TESTS

	Mnemonic	Loading Mode	Parameters			Err	ors
8	DDP	LDR, Auto	Address 1500=XXX1	Repeat subcon-	Co	des	
00500 F			=XXX2 =XXX4	dition Stop on error Stop at end of section	1.	Active XXXX	The channel is active when it should not be. XXXX is the last func-
			=XXX5	Stop at end of test	2.	Inactive XXXX	tion sent to the DDP. The channel is inactive when it should not be.
2			1501=1XXX =2XXX	Repeat test Repeat sec-			XXXX is the last function sent to the DDP.
			=4XXX	tion Repeat condi- tion	3.	Full XXXX	The channel is full when it should not be. XXXX
			=XXX1	Omit running display		E VVVV	is the last function sent to the DDP. The channel is empty
			=XXX2	Speed up option	4.	Empty XXXX	when it should not be. XXXX is the last functi
			=XXX4	Send errors to SMM dayfile	5.	Status AXXXX	sent to the DDP. A = actual status, E =
			1502=CCEE	Channel and equipment		EYYYY ZZZZ	expected status, and Z last function sent to the
			other e	o if there is an- equipment on the			DDP before the status function.
7_1				channel as one of P ports being			

6
0
2
9
9
5
0
Ō
т.

Mnemonic	Loading Mode	Parameters	Erro	ors
DDP (Cont'd)	Mode	Address 1507=Section flags (sections 15 through 30), bit 0 = section 15, bit 1 = sec- tion 16, etc. † 1510=Section flags (sections 1 through 14), bit 0 = section 1, bit 1 = sec- tion 2, etc. 1512=Upper bits of first ECS address used for trans- fers 1513=Lower bits of first ECS address used for trans-	Data AWWWW	W = word received, X = word expected, Y = position of 12-bit word in the 60-bit word, and Z = ECS address of transfer. Status from the DPP is incorrect after a flag register operation. WW = lower six bits of actual status, XX = lower six bits of the expected status, R = flag register number, and YYYYYY =
		fer (lower 3 bits = 0) 1514=Upper bits of last ECS address used for trans- fer 1515=Lower bits of last ECS address used for trans- fer 1516=CCEE, channel and equipment for first DDP port		contents of the flag register before the last flag word was sent in section 11: in section 4, this is what the contents of the flag register should have been before the last flag word was sent. ZZZZZZZZ = the last flag word sent.

[†]Section 20 should be run in uniport mode only.

60299500	Mnemonic	Loading Mode		Parameters		Erre	ors
399	DDP		Address	1517=CCEE channel and	10.	Error See I	Error has been detected
5	(Cont'd)			1520 equipment numbers for		Display	by the CPU. Refer to
0				1521 the second, third, and			I display for error code.
垣			1.	fourth DDP ports (The	11.	INOUT IXXXX	
- Ē.,		-		absence of a port is		FYYYY ZZZZ	during a block output.
				flagged with an entry of			XXXX = the initial word
				7777.)†			count, YYYY = the final
				1523=Upper bits of absolute			word count, and ZZZZ =
				last address in ECS			the last function sent to
		1		1524=Lower bits of absolute			the DDP.
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		last address in ECS	12.	ININ IXXXX	Channel is disconnected
				7700=Flaw table. Enter the		FYYYY ZZZZ	during a block input.
				addresses of up to 31			XXXX = initial word
				known flaws, starting			count, YYYY = final work
	-			at 7700. The table is			count, and ZZZZ = last
			-	terminated by an ad-			function sent to the DDP.
				dress with bit 2^{23} set.	(C1)	FLAG	(Flag register) Does not
	100			The lower three bits		AXXXXXX	agree with the expected
				of these addresses		EYYYYYY	value sent from the PPU.
				must be 0.		ZZZZZZZZ	XXXXXXX = actual con-
							tents of the flag register,
							YYYYYY = expected con-
	1.0						tents of the flag register,
7-							and ZZZZZZZZ = last
ω	1.0						flag word sent from the
							PPU through the DDP.

7-4

Mnemonic	Loading Mode	Ī	Paramete	ers	Err	ors
ECM	LDR, Auto	Use E dis	play para	ameter area.	Messages	
ECM		Location	Default	Description	READ ABORT	Read abort detected in
		2 (DATA)	20	Data check pass count (that is, checksum every n passes)	ry n WRITE ABT SECT	section X Read abort in high spee read loop in section X Write abort was detecte in section X
		(CKSUM)	20	Checksum pass (that is, check- sum every n passes)		Checksum error detected in section X Data error in section X;
		4 (SIZE)	10000	Buffer size		no read abort is de- tected
		5 (REP)	3	High speed read repeat count	ADDR aaaaaaaa (1 WROTE wwwwwww	ECS address of the erro:
		6	0	Ignore write a-	word)	
		(NWA)		bort, restart if $(6) = 0$, and continue if $(6) \neq 0$	READ rrrrrrrrrr read) DIFF dddddddddddd	
		7 (SECT)	0	Repeat section	of r and w) PSYLXLXGBBI	K w
		10 (WS)	0	Write only (re- peats write in		, XL = Drive line, XL =
				current section)	X drive line, XG = 2 Bank, and W=word	X group, B = Bay, BR =

Mnemonic	Loading Mode		Paramete	rs		Errors
ECM		Location	Default	Description	ECS II	
(Cont'd)		11 (RS) 12 (-)	0	Read only (re- peats write in current section) Stop on error	DATA ERROR SECT X	Same as previous error but display of bay, bank, word, and upper and lower logic card loca- tions are given.
		13 (LOOP) 14 (RETN) 15 (RAN) 16 (ECFL) 17 (ECRA) 20 (CHASY)	0 0 220703125 0 0	Loop on condition Retain the last random number Initial random number ECS field length (automatically determined in chassis 0) ECS RA Number of ECS chassis (automatically determined if not set)	READ rrrrrr DIFF ddddddd U30 L30 B I All definitions U30 = Logic of fai L30 = Logic of fai CM Error Tal Location 47 S (SECNAM)	wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww

Mnemonic	Loading Mode	Parame	eters		Errors
ECM		Location Defaul	t Description		
(Cont'd)		21 10000 (ERRORS)	Number of data errors reported	Location 51 (EXP)	Data written
		(Entroits)	per buffer	Location 52 (ACT)	Data read
		22 177777 (SECT)	Selected sections	Location 53	XOR of data written and data read
		23 (ECS II)	Identify which banks are ECS II	(DIF) Location 67	
			(that is, bit 0 = bank 0 is ECS II	(ADW) Location 70 (ADR)	CM address of data read
		24	etc.) Not equal to zero	Location 71 (ERR)	Number of data errors in cur
		(ECSCK)	to run ECS II sec- tions and ad-	(EKK)	Tent builet
			dressing		
		25 (BANKS)	Number of ECS II banks available (no keyboard re-		
		26	sponse required) #0 if one of dual	4.5	
		(ONCPU)	CPU to use all ECS		
		27	#0 if DDP to run		

Mnemonic Loading Mode	Parameters	Errors
ECS LDR, Stand	Central Memory Parameters	Messages
Alone	Address 3 = CCOE, channel and equipment number of line printer 4 = Ignore read abort/parity errors if not equal to zero 5,6, = Diode stress parameters	SET (12) = NO. OF ECS BKS ECS bits which are out of range for the system did not cause a write abort. RA-ECS REGISTER ERROR (16) = actual value (17) = expected value FL-ECS REGISTER ERROR BIT 17 NOT SET IN P BIT 17 DID NOT CLEAR IN P NO EXIT ON ILLEGAL INSTRUCTIONS CONTENT ERROR-EXPX AT 20 EXIT TO RA-EXPK AT 20

	Mode	Parameters	Errors
ECS (Cont'd)			d NO EXIT TO RA-EXPK AT 20 DATA ERRORS
		etc.) 11 = 4000, test all	WRITE ABORT-EXPK AT 20 ECS P REGISTER ERROR-DATA AT INBUF
		banks of ECS = 0 through -XXXXXX	DATA ERROR READING ECS OUT OF RANG TO INBUF READ ABORT
		represent a particu lar bank; bit 0 repre	WORD COUNT ERROR ON READING ZEROS WRITE ABORT
		represents bank 1,	READING ECS LOCKED OUT PP WRITE PP WRITE LOCKED OUT READING ECS READ ECS COMPLETED BEFORE EXCHAG
		12 = 0 through 0XX, num ber of ECS banks in	- NO RESTART AFTER FIRST EXCHANGE ECS RA NOT ADDED TO X0
		by the program if	EXCHANGE ADDRESS ERROR-DATA AT
		13 = 0, check all data in	PP R/W ERR-DATA AT INBUF
	(Cont. d)	(Cont'd)	to select a test section (bit 0 = section 0, bit 1 = section 1, bit 2 = section 2, etc.) 11 = 4000, test all banks of ECS = 0 through -XXXXXX lower 16 bits each represent a particular bank; bit 0 represents bank 0, bit 1 represents bank 1, etc. 12 = 0 through 0XX, number of ECS banks in system; determined by the program if this number is zero

7-10	Mnemonic Mode		Parameters		eters	Errors
	ECS (Cont'd)		(Cont'd)		Not equal to zero, do not check data in sections 10 through 26	ABORT ON SET GLOBAL REG ABORT ON STATUS GLOBAL REG ACCEPT ON STATUS GLOBAL ABORT ON R/S GLOBAL REG
			14	=	Not equal to zero, do only writes and no reads Equal to zero, do writes and reads of	ECS TO CM ERR-CHECK INBUF,X0,A0 CM TO ECS ERR-CHECK INBUF,X0,A0 CHECK INBUF-EXP 2X(B7) WDS OF ADDR
			15	=	data Not equal to zero, do only reads and no writes Equal to zero, do	013 EXECUTION CAUSED GLOBAL REGIS- TER SET
60			40		reads and writes of data XXXXXXX, global register flag bits to be used by this com- puter	FLAG ERR ON 013 FOLLOWED BY GR CLEAR FNC FLAG ERR ON 013 FOLLOWED BY GR SET FNC FLAG ERR ON 013 FOLLOWED BY GR STATUS FNC
60299500 E			44- 47 44		Operator's pattern for section 17 Pattern word for ECS word 1, CM words 1, 2, 3, 4	FLAG ERR ON 013 FOLLOWED BY GR RDY/ SEL FNC ABORT ON ECS WRITE FOLLOWING 013 ABORT ON ECS READ FOLLOWING 013 013 FAILED TO EXECUTE

Mnemonic	Loading Mode	Param	eters	Errors
ECS (Cont'd)		46 = 47 = 50-= 57 74 = 75 =	Pattern word for ECS word 1, CM words 5, 6, 7, 8 Pattern word for ECS word 2, CM words 1, 2, 3, 4 Pattern word for ECS word 2, CM words 5, 6, 7, 8 MASR for data checking in sections 10 through 26, initially all 77-77 Parameter for section 24 (random) Number of times to loop in section 24 Flaw table, initially set to zero	GR SET FNC EXECUTION ERROR GR READY/SELECT FNC EXECUTION ERROR PPX CHANNEL CLOBBERED PPX HAD DATA ERRORS ON READ/WRITE CP0 READ TOO MANY WORDS FROM ECS CP1 READ TOO MANY WORDS FROM ECS PARITY ERROR EXPECTED-DID NOT OCCUR PARITY ERROR OCCURRED-NOT EXPECTED NOTE Due to the number of possible errors, refer to publication no. 60160600 for detailed descriptions of the individual errors.

MAGNETIC TAPE TESTS

Mnemonic ATC	Loading Mode	Parameters	Errors
ATC	Stand-Alone, LDR, Auto Section 23 cannot run on any machine that does not have parity.	MCP	Message Format AABB, SYYSSZZ, PCCCC, LFNDDDD, UEE AA Classification of error BB Specifier to the failing function YY Section number ZZ Subsection number CCCC Program address from which error originated DDDD Code of function last attempted (excluding status) EE Unit last selected by the test Usage Dictionary The following messages are in six classifica- tions: read (RD), write (WT), general func- tions: (GF), channel (CH), test information (TI), special purpose (SP), and data errors (DE). Each error code consists of an alpha classification and a numeric specifier. These message codes point to the error in the func- tion being performed when the error occurred.

Mnemonic	Loading Mode	Parameters		Er	rors
ATC (Cont'd)		Address 1502=CCEE	Channel/ equipment	Error Code	Message and Description
(Cont d)		1503=0XXX	Units to test (bit 0=unit 0)	RD00	COPY CODE TRANSLATION READ MEMORY
		1504=0XXX	Units to test (bit 0=unit 10)	RD01	COPY CODE TRANSLATION WRITE MEMORY
		1505=4XXX	Do not display history table	RD02 RD03	DETAILED STATUS UNIT STATUS
		=2XXX		WT00	LOAD CODE TRANSLATION READ MEMORY
			Utility step Sections 30	WT01	LOAD CODE TRANSLATION WRITE MEMORY
		1510=XXXX	through 15 Sections 14	WT02 WT03	SHORT WRITE WRITE TAPE MARK
		1511=XXXX	through 01 Sections 44	WT04 GF00	WRITE CLEAR UNIT
		G to 11	through 31	GF01 $ GF02$	CONNECT FORMAT UNIT
		Controller maintenan positions:	ice panei switch	$_{ m GF03}$ $_{ m GF04}$	HIGH READ CLIP HYPER READ CLIP
		Switch	Position	$_{ m GF05}$ $_{ m GF06}$	LOW READ CLIP LOOP WRITE THROUGH DCU
		ON-LINE/OFF- LINE	ON-LINE	$_{ m GF07}$ $_{ m GF10}$	LOOP WRITE THROUGH UNIT MCGO

60299500	Mnemonic	Loading Mode	Parameters		Er	rors
500	ATC		Switch	Position	Error Code	Message and Description
뾔	(Cont'd)		FORCE CH. P.E./		GF11	NORMAL READ CLIP
	100	1	OFF	OFF	GF12	OPPOSITE PARITY
			ERROR STOP/OFF	OFF	GF12 GF13	OPPOSITE DENSITY
			CONT/SINGLE STEP	CONT	GF14	RELEASE UNIT
			SWEEP/N/LOAD	N	GF15	FORCE DATA ERROR
			TEST MODE/OFF	OFF	GF16	SET EVEN CHANNEL PARITY
		4.	STOP/SYNC	SYNC	GF17	SET EVEN READ PATH
			SINGLE STEP/		J	PARITY
			CONTINUE	CONTINUE	GF20	SET TRANSFER CHECK
					The second	CHARACTERS
					GF21	STOP MOTION
	1.4				GF22	TEST VELOCITY
					CH0X	The channel was expected to
						be/go active.
				100		X=0 General
						X=1 Not used
		1				X=2 Block I/O instruction
		2.5				exit without nonzero
					CH1X	The channel was expected to
						be/go inactive.
φ.						X=0 General
ယ်						X=1 Not used

Mnemo	Loading nic Mode	Parameters	Er	rors
ATC			Error Code	Message and Description
(Cont'd)			X=2 No response to status function
			CH2X	The channel was expected to be/go full.
			СН3Х	X=0 General The channel was expected to be/go empty X=0 General
			TI15	No units have been selected for test.
			TI23	The history code table has overflowed.
			TI25	A block transfer instruction has exited with the A register nonzero.
			TI31	Refer to TI25.
			TI32	The status adjust code for the present function exceeds the range of the table.
			TI40	The unit selected is either busy
				or not ready.

Mnemonic	Loading Mode	Parameters		Er	rors
ATC				Error Code	Message and Description
(Cont'd)				DE00 DE01 DE02 DE03 SP01 SP02	The data read from the code conversion read memory was incorrect. The data read from the code conversion write memory was incorrect. DETAILED STATUS UNIT STATUS Channel pause after 320 word was longer than expected. Channel pause was less than expected.
MMT	Stand-Alone, LDR, Auto	Address 1500=XXX1 =XXX2 =XXX4 =XX1X =XX2X	Repeat function Stop on error Stop at end of section Stop at end of test Stop at beginning of section	format MMT XXYY XX = Sec YY = Sul a = Un bb = Co fur	essages are of the following (Ua Cbb ction number besection letter it number indition code numeric, last action code issued

Mnemonic	ட ാ ading Mode	Parameters		Errors
Mnemonic MMT (Cont'd)		Parameters Address 1500=X1XX =X2XX =X4XX 1501=XX40 =X1XX =X2XX =X4XX	nel drop on error Suppress channel drop while unit is busy Suppress data check after the first data error is detected Run all 657 densities (800 only if void) Run NRZI only on 659's Run phase only on 659's Parity-enhanced 6681-F	If bb is numeric, it is the last function code issued; otherwise, bb=Wx after a write operation and bb=Rx after a read. The mode of the read or write is indicated by x. x = 0 Forward 1 Reverse 2 Memory 4 Conversion 8 Nonstop MMT NO TAPE AVL NLP (No load point) NNEC - NRZI error correction failure NO COLD START NO DATA XFER NO INCL NO INT OVERRIDE NO NONSTOP FM EOT NOT CLEARED
		=1XXX =2XXX	(CYBER 170) Repeat test	L DAT N BSY NPEC RDY AFTER REW UNL

Mnemonic	Loading Mode	Parameters		Errors
MMT		Address 1502=CCEE	Use channel	RJT FC XXXX (XXXX=function code)
(Cont'd)			(CC = control-	
			ler and EE =	TPE - Transmission parity
	-		equipment)	WXXX RYYY WD ZZZZ
		1503=XXXX	If zero, run on	
			all ready units,	MMT RELEASE 9 BIT SW
	1 1	-	or bit 0 = uniț	NEGATE ERR. COR.
			0, bit 1 = unit	TURN OFF CAPSTAN ON UNIT X
			1, etc.	DEN REP/REJ ERR XT XS
		1506=XXXX	6681 select	CH ER X FYYY
· I		1 1 1	code	BSY
		1507=XXXX	Select sections	N RDY
			12 through 23	NO BUSY RJT
			(bit 0 = section	NO CON RJT
	1.0		12, bit $1 = \sec -$	NO ERR
4.7			tion 13, etc.)	NO INT
		1510=XXXX	Select sections	NO LOST DATA
			0 through 11	EOT
			(bit 0 = section	FPND S2XXXX E3401
			0 , bit $1 = \sec$	MPE
		a since	tion 1, etc.)	NO UNITS RDY
	N	1.		
_				1

Mn	emonic	Mode	Parameters		Errors
MM (Co	IT nt'd)		Address 1511=XXXX	Select sections 24, 25, and 26 (bit 0 = section 24.	RD TM DATA ER READY ERR SW AXXXX EYYYY (XXXX=actual status, YYYY=expected)
				bit 1 = section 25, etc.)	TOO MUCH DATA UNX INT
				FCOs installed	ERR. COR. ENABLE
			= XXX1	CA26148 BCD	GROUND BIT X
1 4			=XXX2	CA26681 FM	MMT SET 9 BIT SW
				with reverse	SET NORMAL
			=XXX4	read set CA26846 re-	TURN ON CAPSTAN ON UNIT X
1				verse read	NOTE
				error correction	Due to the number of pos- sible errors, refer to
			=XX1X	CA29235 unit	publication no. 60160600
			- =XX2X	release 2 by 8 CA30580 pro-	for detailed information of the preceding errors.
				grammable	
			=XX4X	clipping level CA32119 pre-	
			-22242	ample/post-	
			=X1XX	ample error CA34279 cold-	
			= 1177	start	

Mnemonic	Loading Mode	Paramet	ers		Errors
MMT (Cont'd)		Address 1525=2XXX (Cont'd) =4XXX	Nonread alter- nate FMs and records in phase Interrupt over- ride		
MTA/MTB	Stand-Alone, Auto. Upon typing MTA, a message that no idle PPU can be found into which MTB can be loaded or the message	Address 1500=XXX2 =XXX4 =XX1X =XX2X =4XXX	section Stop at end of test Stop at end of subsection	tom of the screen display. If the r pressed to speed the error messay place. All error following format. ERROR=aabb Pgggg Dhhhh	ScccSSdd Uee LFNffff
	HIT SPACE BAR TO CONTINUE	=XXX2 =XXX4	Enable utility mode Speedup option	FE CH CF	Function error Channel error Connect error
	will appear.			FF TM	Format function error Tape motion error

Mnemonic	Loading Mode	Parameters	Errors
MTA/MTB (Cont'd)	2. The ERROR STOP switch must be in the OFF position. 3. The tape unit access switches must be enabled for those units to be tested. 4. All tape units to be tested should be ready with a write ring in the tape reel.	Address 1504=XXX2 Select tape unit 11 : : : : : : : : : : : : : : : : : :	

Mnemonic Lo	ading ode Parameters	Errors
MTA/MTB (Cont'd)	Address 1507=XXX1 Sel =XXX2 Sel	ect section 15 ect section 16
	•	
	1510=XXX1 Sel	ect section 30 ect section 1 ect section 2
	•	•
	1511=XXX1 Sel	ect section 14 ect section 31 ect section 32
	• • • • • • • • • • • • • • • • • • •	: :
	=4XXX Sel	ect section 44

60299500 G	

Mnemonic Loading Mode	Parameters	Errors
Deadstart Binary, DSCL Bi- nary Deck, ENS, Stand- Alone, Auto	Address 1500, 1501, 1502=Standard SMM parameters except that 1500= XX2X - Mode I connect and function. 1503=0000 Run all available units =0XXX Run units 0X/bit selection 1504=0XXX Run units 1X/bit selection 1505=Unused or MAC select code 1506=6681/6684 select code 1507=4XXX Run test in fast mode 1510=XXXX Section selection bits	Messages CCddEf, Uvv, Sppt STxxxx, Cyyyymmmm d = Channel number f = Equipment number v = Unit number p = Current section t = Current subsection (A through Z) x = Current equipment status y = Current 6681/DCC status m = Message Normal Message BUSY FRXX Function XX rejecting; normal unless constant CNRJ Connect reject; normal unless constant Unit not ready LOAD TAPES New Spruckion XX resident of the constant

Mnemonic	Loading Mode	Parameter	s		Errors
MTT (Cont'd)		Address 1511 = 4XXX	Recover (9 times) write parity error	Normal Message	Description
		= 2XXX	Controlled backspace	END TEST END SEC	End of test End of current section Tape unit request for on-
		= 1XXX	option Do not check data on reads	REQUEST MT	line operation
		= X4XX	No running display re-	RQCH	Requesting tape channel from SMM
			jects and functions are displayed	Error Message	Description
		=X2XX	Reverse read capability	RLD RPE	Lost data on read Read parity error
		= X1XX	Use 6684 test patterns	NEOP FEOF	No end of operation status False file mark status
		= XX4X	Run patterns test	TPEX	Transmission parity error X=C (connect), X=F (function)
		= XX2X	37.5 ips tape unit		X=W (write), X=R (read), X=absent (wait condition)
		= XX1X	75 ips tape unit	WLD	Lost data on write
	1	= XX0X	150 ips tape unit		

Mnemonic	Loading Mode	Parameters		Errors
MTT		Address 1511 = XXX6 800 bpi	Error	
(Cont'd)		(Contd) = XXX3 556 bpi	Message	Description
		= XXX4 200 bpi	WPE	Write parity error (displayed
		=XXX0 Run all		if $1511 \neq 4XXX$)
- N		densities	EOT	End of tape - section restarts
1			NEOF	No file mark status
4.5			PERF	Parity error on read file mark
			DECOR	reverse in BCD mode
1.5			BKSP	Load point or file mark status
			RFFE	encountered after a backspace Read file mark forward data
			T.F.E.	
	7		RLE	error, should be 1700 ₈ Word count in a register not
			1,111	correct after read
			WLE	(A) not zero after write
			CRDI	Cannot clear ready not busy
				interrupt
			CEOI	Cannot clear end of op interru
			NABI	No abnormal end of op interru
			FEOP	EOP status is constant of is se
				immediately after initiation of
		the second of th	Dana	an operation
			PSBS	Parity error status on skip bac spot function

Mnemonic	Loading Mode	Parameters		Errors
MTT		A CONTRACTOR	Error	
(Cont'd)			Message	Description
			IE	Channel inactive, should have
		The state of the s		been active
			NOBZ	Busy status not up after initia-
				tion of operation
			NPBF	No parity err on write file mark
				in binary mode unrecoverable
			TiTTE T	write parity error (9 tries max)
			UWPE	Displayed if (1511)=4XXX
			NRXX	Function XX did not reject when unit busy
			EOPT	End of operation status was
			LOFI	timed out
			CLRE	Status not X000 after clear
			CLILL	function
			RFRE	Read file mark in reverse data
				error should be 17.
			NRDI	error, should be 178 No ready not busy interrupt
		to a second and the s	NEOI	No end of operation interrupt
			CABI	Cannot clear abnormal EOP
				interrrupt
	4 A 14 CT	The second of th	NLDP	No load point status

Mnemonic	Loading Mode	Parameters			Errors
MTT (Cont'd)				Error Message	Description
				NRPE	No read parity error after
			100		reading a binary record in
					BCD mode or vice versa
				AE	Channel active, should have
					been inactive
				XXDN	Incorrect density status, XX
					selected density
				PECF	Parity error on write file ma
					in BCD mode
				WPXX	Recovered write parity error
			1.0		on XX number of tries (9 max
					displayed if 1511=4XXX
		바람이 그는 사람이 가는 얼마다		NOLD	No lost data status
			100	BZTO	Not busy status was timed ou
				RELE	Status not X000 after release
					function
				NPRF	No parity error on read file
					mark in binary mode
				DATA	Displayed if location 1511#1X
			1 1 1 1	ERRORS	INF B=XXXX G=WWWW
				FORMAT	XXXX = Bad information
					received
			1		WWWW = Information wri

Mnemonic	Loading Mode	Parameters	Errors
MTT (Cont'd)			Error Message Description
			NO Test cannot find a unit that is ready, unreserved, connectable, and write enable status. Current status in in location 0037.
			FE Channel full before output FA Channel full after 100 microseconds
			EI Channel empty before input DCC X = A ACN did not activate ERR X channel PAT Y = B DCN did not deactivate
ŧ.	•		channel = E Channel was active after FAN = F Channel hung full after status function was ser

8-16.2

60299500 G

Mnemonic	Loading Mode	Parameters	Errors		
MTT (Cont'd)			Error Message	Description	
(Cont a)			X = G	Channel was empty af- ter status function was sent	
			= H	Normal parity, mode	
			= I	parity error	
			= J	parity error occurred but should not have occurred	
			= K	Zero parity, mode II parity error occurred but should not have	
			= I	occurred. Zero parity, mode I	
				did not receive expected parity error	
			= [A Zero parity, mode II did not receive expected parity error	

Mnemonic Mode	Parameters	Errors
RGG Deadstart Binary, DSCI Binary Deck, ENS, Auto	Address 1502 = CCOE, channel and equipment 1503 = OOUN, unit (00 through 17) 1504 = OOOS, S is system ID (0 through 7) 1507 = SSNI, SS is section select bits (Bit 0) = Section 1, fixed delay, normal vacuum (Bit 1) = Section 2, same as section 1 with reduced vacuum (Bit 2) = Section 3, incremental delay, normal vacuum	DIR F=forward, R=reverse GAP Gap size in 100th of inches RC Record count, number of records read SR Number of short records read LR Number of long records read SE Number of records that were of proper length, but had a status error, parity error, lost data, load point, or end of tape DE Number of records with correct

Mnemonic Mode	Parameters	Errors
TCT Stand-Alone,	Address 1501 = Bit 0 - Bypass errors from current record when set = Bit 1 - Bypass current pattern errors = Bit 2 - Bypass unit errors 1505 = 000X, X is the system ID (0 through 7) 1506 = 2000B-6681 select code 1507 = Bit 11 - Initial write Bit 10 - Write Bit 9 - Read Bit 8 - Test reverse Bits 7,6,5 - Not used Bit 4 - Nine track Bit 3 - 1600 cpi Bit 2 - 800 bpi Bit 1 - 200 bpi (illegal on 659's) Bit 0 - 556 bpi (illegal on 659's)	Messages CHaa Ebbbb Dc RPE de Pfff Sg CHhh Eiiii READ PARITY ERROR aa = Channel of unit reading or writing bbbb = Connect code of unit reading or writing c = Density being tested (2,5,8, or 1) = (200,556,800, or 1600) d = Direction of read (F or R for forwarder) or reverse) e = Pattern being read or written (A through F) fff = Current file number indicates the file currently being read g = System ID of the system that wrote the data read h = Channel of the unit that wrote the data read iii = Connect code of the unit that wrote the data *CHaa Ebbbb Dc WPE e WRITE PARITY ERROR *CHaa Ebbbb Dc-FUNCTION REJECTED *CHaa Ebbbb Dc-FUNCTION REJECTED

8-20	Mnemonic	Loading Mode	Parameters	Errors
)	TCT (Cont'd)		Address 1510 = Bits 0 through 2 - Equipment for first channel Bits 3 through 7 - First channel Bits 8 through 11 - Select units 14 through 17 1511 = Bits 0 through 11 - Select units 0 through 13 1512 Same as 1510 and 1511 except for sec- 1513 ond channel 1514 Same as 1510 and 1511 except for 1515 third channel 1516 Same as 1510 and and 1511 except for 1517 fourth channel	*CHaa Ebbbb DC RDE de Pfff Sg CHhh Eiiii- READ DATA ERROR DATA EXP XXXX DATA RCVD XXXX BYTE XXXX *CHaa Ebbbb Dc-NO EOF STATUS AFTER WEOF *CHaa Ebbbb DC PERRd e Pfff Sg CHhh Eiiii- POSITION ERROR *CHaa Ebbbb NO EOP e-END OF OPERATION STATUS DID NOT OCCUR
60299500 F			NOTE This test will also run under SCOPE. Refer to publication no. 60160600 for SCOPE parameters.	

PRINTER TESTS

Mnemonic	Loading Mode		Parameters		Errors
	Stand- Alone, Auto	Address	=XX2X 1501=4XXX =2XXX =1XXX 1502=CCOE, equipm printer and 15 is not a nel nur saved a ment (1 1503=000 0X is the l the equ (bit 0 =	section Stop at end of test Stop at beginning of section	was issued to the channel.) CHANNEL ACTIVE (Channel was found active when it should not have been.) CH ACT, CH FNffff (Channel remains active after channel function ffff.)

-2	Mnemonic FTP (Cont'd)	Mode	Parameters Address 1504=X1XX Lines/inch for	Errors CHANNEL INACTIVE (Channel in-
				CHANNEL INACTIVE (Channel in-
			section 5 (0=8	active when it should have been.)
- 1			lines/inch, 1=6 lines/inch) =Bits 0 through 2 = train type.	FULL BEFORE OUT (Channel found full before an output was executed.)
			0 or 1 = 596-1, 63 characters	STILL FULL, OUT (Channel remains full after an output.)
			2 = 956-2, 48 characters 3 = 956-3, 48 characters	STILL EMPTY, IN (Channel re- mains empty after an input func- tion was issued.)
			4 = 956-4, 63 characters	STILL FULL, INPUT (Channel re- mains full after an input.)
			5 = 596-5, 63 characters 6 = 596-6, 95 characters	ACTIVE AFTER DCN (Channel re- mains active after a deactivate command.)
6			1505=XXX1 Parity enhanced 6681 (6681-F/DCC)	WAITING READY (Printer is not ready.)
60299500 F			1506=2000, 6681 select code 1507=Bits 0 through 8, sec- tions 14 through 24 1510=Bit 0=section 0, fill train image and bits 1 through 11=sections 1 through 13	INT LINE, NO STAT (6681 status indicates interrupt, no equipment interrupt status.)

,	Mnemonic	Loading Mode	Parameters	Errors
	FTP (Cont'd)		Address 1511=BCD code for first character in section 12 = full line of single	STAT, NO INT LINE (Equipment status indicates interrupt; 6681 status shows no interrupt.)
			character	RNB DID NOT CLR (Section 3, ready not busy interrupt did not clear.)
				EOP DID NOT CLR (End of operation interrupt did not clear.)
				ABN DID NOT CLR (Abnormal end of operation interrupt did not clear.)
				STATUS EXP YYYY (Received status does not agree with received status YYYY.)
				EXT REJECT CON (A connect rejected.)
		·		EXT REJECT F=ff (Function ff rejected.)
				INT REJECT (An internal reject occurred.)

60299500 E

Mnemo	Loading nic Mode	Parameters	Errors
FTP (Cont'd)		TRAN PARITY (A transmission parity error occurred.)
			NO EXT REJ F=ff (External reject did not occur for function ff.)
			NO INT REJ (Internal reject did
			PRINT ERROR (A print error status is indicated.)
			ABORT TEST [Warning that test will not be continued. If repeat test (MCP1=1XXX) bit is not set the test returns control to SMM. If set, the test restarts.]

Mnemonic Loading Mode	Parameters	Errors
	All alon www. Charter and	Maganga
LP1 Stand-Alone, Auto	Address 1500=XXXX Stop on error =XXX4 End of section stop =XX1X Stop at end of test 1501=4XXX Repeat condition =2XXX Repeat section =1XXX Repeat section =1XXX Repeat test 1502=CCOE, channel and equipment number 1503=000 0XX XXX XXX, X is bit equivalent of the equipment number, (if 1503#0, only the channel is used from 1502) 1505=XXX1 Parity-enhance 6681 (6681 - F/DCC) 1506=6681 select code	RESERVE CHAN ACT CHANNEL ACTIVE CH ACT, CH FNffff (ffff=channel function INACT AFTER ACN CHANNEL INACTIVE

۱ ۱		Loading		
۱,	Mnemonic	Mode	Parameters	Errors
	LP1 (Cont'd)		Address 1507=Bit 11=0, select six lines per inch. If bit 11=1, select eight lines per inch. =Bit 9, 10=0 or 1=63 characters, 2=48 characters, and 3 = 48HN character train =Bits 0 through 6 = se-	FULL BEFORE OUT (Channel full before output executed.) STILL FULL, OUT (Channel remains full after an output.) STILL EMPTY, IN (Channel remains empty after an input function.) STILL FULL INPUT (Channel remains full after an input.) ACTIVE AFTER DCN (Channel remains
			lect sections 14 through 23 1510=Bits 1 through 11=se- lect sections 1 through 13 1511=BCD code for first character in section 12 (full line of single	active after a deactivate command.) WAITING READY (Stop on error is not selected and printer is not ready.) INT LINE, NO STAT (6681 status indicates interrupt but no equipment interrupt status.) STAT,NO INT LINE (Equipment status indicates interrupt but 6681 status shows no interrupt.)
			character), XXX1-fill image	RNB DID NOT CLR (Ready not busy interrupt did not clear, section 3.) EOP DID NOT CLR (End of operation interrupt.) ABN DID NOT CLR (Abnormal end of operation interrupt.) STATUS EXP YYY (Expected status does not agree with status received.)

602995	Mnemonic	Loading Mode	Parameters	Errors
99500	LP1 (Cont'd)			nnn, ERR, Cccc Pppp (Print error occurred and nnn errors were found. The first error found was code ccc in position ppp.)
푀				EXT REJECT CON (A connect rejected.) EXT REJECT F=ff (Function ff rejected.)
				INT REJECT (An internal reject occurred.) TRAN PARITY (A transmission parity error
				occurred.) NO EXT REJ F=ff (An external reject did not occur for function ff.)
				NO INT REJ (An internal reject did not occur.) PR ERR, Eeee Rrrr (A print error which should have produced eee errors gave rrr
				errors.) NO IDENT TRAIN (Test could not identify
				train type; 63-character train is assumed.) NO FIND, PRINT ER (Print error is in status but input yielded no code error.)
	1.5			NO LEVEL 9 STAT (Section 2 showed that no level 9 status occurred.)
				NO COINCIDENT (Section 2 found no coincident status.)
9-7				

9-8	Mnemonic	Loading Mode	Parameters	Errors
6	Mnemonic PFC	Mode Stand-Alone, Auto	Address 1500=XXX2 Stop on error =XXX4 Stop at end of section =XX1X Stop at beginning of section 1501=4XXX Repeat condition =2XXX Repeat section =1XXX Repeat test 1502=CC0E Channel and equipment number if only one printer 1503=000 0XX XXX XXX, X is the equipment number (if 1503 #0, only the channel from 1502 is ussed)	Normal Messages TEST FTP (Stop at beginning of test for parameter entries.) BEG OF SEC XX [Stop at beginning of section nn if MCP, bit 4 (1500=XX2X) parameter is set.] END OF SECTION XX [Stop at end of section nn if MCP, bit 2 (1500=XXX4 is set.] END TEST [Stop at end of test if MCP, bit 3 (1500=XX1X) is set.] Error Messages Error messages are prefaced with a line that is formatted as follows: LPcce Sss STxxxx Ppppp Rcomment c = Channel number e = Equipment number s = Current section x = Last copied equipment-status
60299500 F			1504=X1XX 6 lines per inch (section 5) =X0XX 8 lines per inch (section 5); N/A for PFC printer	or 7777 if a channel error p = Location in the program where error occurred R = Appears when repeat condition bit is set (1501=4XXX)

Mnemonic Mode	Parameters	Errors
PFC (Cont'd)	Address 1504=XXX0 596-1,	messages. RESERVE CHAN ACT (The channel was found active before the first command to the channel. The test will not continue.)† CHANNEL ACTIVE (The channel was found active when it should not have been The test will not continue.)† CHACT, CH FNffff (The channel function fff. The test will not continue.)† INACT AFTER ACN (The channel was found inactive after an activate channel. The test will not continue.)† CHANNEL INACTIVE (The channel was found inactive after an activate channel. The test will not continue.)† CHANNEL INACTIVE (The channel was inactive when it should not have been. The test will not continue.)

Mnemonic	Loading Mode	Parameters	Errors
PFC (Cont'd)		Address 1510=Bit 0 set selects section 0, fill train image is always selected. =Bits 1 and 3 through 11 select sections 1 and 3 through 11, and bit 2 selects section 2, which is not defaulted. 1511=BCD code for first character in section 12 (full line of single character) 1512=0000 Normal printer #0000 PFC printer	STILL FULL, OUT (The channel remainempty after an input function was issued The test will not continue.)† STILL EMPTY, IN (The channel remainempty after an input function was issued The test will not continue.)† STILL FULL, INPUT (The channel remains full after an input. The test will not continue.)† ACTIVE AFTER DCN (The channel remains active after a deactivate command. The test will not continue.)† WAITING READY (Stop on error is not selected, and the printer is not ready.) INT LINE, NO STAT (6681 status indicates an interrupt, but there is no equipment interrupt status.) STAT, NO INT LINE (Equipment status indicates an interrupt, but 6681 status shows no interrupt.) RNB DID NOT CLR (In section 3, a ready not busy interrupt did not clear.)

Mnemonic	Loading Mode	Parameters	Errors
PFC			EOP DID NOT CLR (End of operation
(Cont'd)	*		interrupt did not clear.)
			ABN DID NOT CLR (Abnormal end of
			operation interrupt did not clear.)
			STATUS EXP yyyy (Status expected yyyy
			does not agree with status received.)
		× .	EXT REJECT CON (A connect rejected.
			EXT REJECT F=ff (Function ff rejected.
			INT REJECT (An internal reject occurre
	2.5		TRAN PARITY (A transmission parity
			occurred.)
			NO EXT REJ F=ff (An external reject
			did not occur for function ff.)
			NO INT REJ (An internal reject did not
			occur.)
			PRINT ERROR (A print error status is
			indicated.) ABORT TEST Test will not be continue
			If a repeat test, section, or condition
			(MCP1=1XXX, 2XXX, 4XXX) bit is not set, the test returns control to SMM.
			If a bit is set, the test restarts.

Mnemonic	Loading Mode	Parameters	Errors
PFC (Cont'd)			WRONG TRAIN NO., RESET LOC 1504 AND GO (If train number 7 is selected, this message is provided. Reset train number to 1 through 6 only and go.)
			VALID NOT CLEAR (Issuing a valid for- mat function did not clear a nonvalid for- mat function PFC status error.)
			COINCIDENT ERROR (The 6/8 coincidence status is not in sync when switching between 6/8 modes.) LOAD NOT MC (A master clear did not
			clear the PFC load status indication due to a partial load.) PFC VALID FORMAT (The PFC valid
			format code error status bits were incorrect.) NO BUSY STATUS (The maintenance bus status bit is not set.)

Mnemonic Loading Mode	Parameters	Errors
CP1 Deadstart Binary, DSCL Binary Deck, ENS, Stand- Alone, Auto	Address 1500=Bit 0 Repeat subcondition Bit 1 Stop on error Bit 2 Stop at end of section Bit 3 Stop at end of test 1501=Bit 9 Repeat test Bit 10 Repeat section Bit 11 Repeat condition 1502=CCXE, channel and equipment 1503=Bit 0 Select ASCII option 1504=Special user pattern 1505=option† 1506=6861 select code 1507=Special user pattern option†	Messages Unformatted Messages Ccc 1111 2222 3333 4444 5555 6666 Compare error is detected. The card image is dumped six columns per message into the dayfile (cc=position of the first of the six columns). CPI SECTO NO COMPARE ERROR CARD X2 CPI SECTO, XX CARDS FOUND Formatted Messages Cpcce attt STssss Cdddd Ppppp cc = Card punch channel e = Card punch equipment a = BCD code in the first column of the title card for this section (A=1, B=2,etc.) t = Card type punched s = Last copied equipment status d = DCC/6681 status p = Location in the program where the error occurred

† Refer to publication number 60160600 for details regarding selection and entry of user pattern options.

10	Mnemonic	Loading Mode	Parameters	Errors
-2 602	CP1 (Cont'd)	Mode	Address 1510=Bit 0 Check com- pare circuitry Bits 1- Select normal 10 sections Bit 11 Enter user pattern	RES CHAN ACT CH ACT, Fifff (f=function) CH INACTIVE FULL OUT cc (c=decimal column output) NO DEACTIVE WAITING READY NO INT LINE COMP ERR EXT REJ F=ff RNB NOT CLR CH ACT NO ACTIVATE CHAN FULL CH EMPTY END SECTION INT NO STAT STAT EX Ssss EXT REJ CON NO IN RJ INT REJ INT REJ INT REJ TRANS PARITY NO EX RJ F=ff
99500 G				

60299500	Mnemonic	Loading Mode	F	Parameters		Errors
9500 G 10-3	CR1	Deadstart Binary, DSCL Binary Deck, ENS, Stand- Alone, Auto	1 1:	Bit 2 Bit 3 .501=Bit 9 Bit 11	Select ASCII option	c = Card reader channel e = Card reader equipment a = BCD code in column 1 of the title

10-	Mnemonic	Loading Mode	Parameters	Errors
4	CR1 (Cont'd)			n = Decimal number of errors found on this card w = Decimal word in which the first error
				was found x = Word expected
				y = Word received
				Formats B through I
				Crece attt STssss Cdddd Ppppp msg
				c = Card reader channel e = Card reader equipment
		2		a = BCD code in the first column of the last read title card t = Card type
				s = Last copied equipment status p = Program error location
				d = 6681/DCC status
6				msg = Unique element of each individual format, usually with error code
0299500				(refer to publication no. 60160600)
950				For a more detailed descrip-
¥ 00				tion of the following messages, refer to publication no. 60160600.

Mnemonic	Loading Mode	Parameters		Errors	
CR1 (Cont'd)			Error Code	Message Format	Message Description
			00	C	Running
			01	В	Reserved channel active
			02	В	Channel active
			03	G	Channel active after channel function ffff
4 to 10 to 1			04	В	No activate
			05	В	Channel inactive
			06	В	Channel full
			07	B	Channel full after output
			10	F	Channel empty before inputting word ww
100	[일반대] - 기본 교회사		11	В	Channel full after input
			12	В	No deactivate
		그 그는 그 그의 영화 그리 나타났다.	13	D	End of section
		이 아이는 그 이 사람들은 사람들이 다른 목숨이다.	14	\mathbf{E}	End of test
			15	В	Waiting for ready status
			16	В	6681 interrupt but no equipment interrupt

Mnemonic	Loading Mode	Parameters		Errors	
CR1 (Cont'd)			Error Code	Message Format	Message Descriptio
			17	В	Equipment interrup but no 6681 interrup
			20	В	No title card
			21	B	No file card
			22	I	Card out of sequence
			23	H	Status error
			24	В	Blank card
			25	В	External reject on function or connect
			26	В	Internal reject occurred
			27	В	Transmission paris
			30	В	No external reject function
			31	В	No internal reject occurred
			32	В	No 7-9, binary car
			33	В	7-9, no binary stat
			34	В	Cannot read last ca

DISK FILE TESTS

Mnemonic Mode	Parameters		Errors
DF7/ DF9 Stand-Alone, Auto	=XXX2 =XXX4 =XX1X =XX2X 1501=1XXX =2XXX =4XXX 1502=CCEE	Repeat subcondition Stop on error Stop at end of section Stop at end of test 6681 mode I Repeat test Repeat section Repeat condition CC=channel and EE= equipment	Standard error messages have the following format. DF7 CXX Ey Uz SVVTW EEE XXXXXXXXX XXXXXXXXXXXXXXXXXXXXXXX

Mnemonic	Loading Mode	Parameters	Errors
DF7/ DF9 (Cont'd)		Address 1503=OUUU, unit selection (bit 0=unit 0, bit 1= unit 1, etc.) Bit 11=0 Run on non- buffered con- troller, 3553-1 Bit 11-1 Run on buf- fered con- troller, 3553-2 1504=LLLL, lower cylinder limit 1505=UUUU, upper cylinder limit 1506=2000, 6681 select code Bit 0 Section 12, track cross talk test Bit 1 Section 13, optional timing section Bit 2 Section 14, optional defec- tive WLO track test	Format B: EXYYYY ACYYYY Expected and actual equipment statuses; used when the action taken

6029	Mnemonic	Loading Mode	Parameters		Errors
60299500 F	Mnemonic DF7/ DF9 (Cont'd)		Address 1507=Bit 3 =Bit 4 =Bit 5 =Bit 8 =Bit 11	Section 15, optional surface analysis Section 16, optional quick surface check-checkword verify Section 17, optional random read test Section 20, parity test (CYBER 170 with 6681-F) 821 or 841, 0XXX-run 821 (normally selected), 4XXX-run 841 section selection 5, bit 1=	Format F: OPXXX EXXXX ACXXXX TEST EXPECTED ACTUAL OPERAND 6681 STATUS 6681 STATUS Used in section 20 when parity testing should result in spe- cific converter status. In addition to the standard message, a second line will be displayed: DF - BLXXXX TEXXXX WDXXXX EXXXX ACXXXX Buffer Total Word Expec- Actual Length Errors Failing ted Data Data If bit 3 of parameter in location 1513 is set, this line will be displayed for each failing word in the buffer.
11-3			section 1511=HH00,	1, etc.) head selection cylinder selec-	error codes involved,

	Mnemonic	Loading Mode	Parameters	5	Errors	
	DF7/		Address 1513 (Bit 0	Stack 0 selec-		
	DF9			tion		1
	(Cont'd)		Bit 1	Stack 1 selec-		
	(Cont a)			tion		
			For Bit 3	Set to ignore de-		
			821	fect tracks		
			Bits 4	4 Not used		
			and 5			
			Bit 9	Even head		
			(Bit 3	Set to display		
				all data errors		
			For	in buffer		
			841 Bit 9	Even head selec-		
				tion		
			Bit 10			
				lection		
				count parameter		
				ection 17		
			1515=Bit 0			
מ				if set		
5			Bit 1			
2	-			write buffers		
60000500				if set		
IJ		1	1		1	•

Mnem و	Loading onic Mode	Parameters			 Erro	rs	
DF7/ DF9 (Cont'		Address 1515=Bit 2	Use 7777 and				
DF9			0000 in section	- 1			
(Cont'	d)		15 if bit is set.				
3			Use 5252 and	1			
-1			2525 if bit is				
			clear.	1			
1		Bit 3	Random write/				
		A 1	read in section	- 1			
Ì			17 if bit is set,	- 1			
		*	read only if bit				
			is clear.				
		Bit 4	Report only one				
			data error in	1			
1	The second second		S2T1 if bit is	1			
	· ·		set. Report all	- 1			
			data errors if	ļ			
		D:4 5	bit is clear.	1			
		Bit 5	Use standard patterns in	- 1			
.			S2T1 if bit is	1.			
1			set. Use ran-				
			dom pattern				
			from clock if bit	į.			
= 1			is clear.	1			

Mnemonic	Loading Mode	Parameters	Errors
DF7/DF9 (Cont'd)		Bit 8 Parity-enhanced 6681 (6681-F) must be set to run initial DCC and section 20 parity tests.	

Mnemonic	Loading Mode	Parameters	Errors
DS1	DSCL Binary Deck, Dead- start Binary, ENS, Stand- Alone, Auto	Test loads and PS display appears on screen with the message ADDR. 1502=CC00 (CC=channel number). Type in 1502X CC00 (CR), space. Message ADDR. 1503=000U (U=console number). Type 1503X 000U (CR). Spacebar. The following parameters are displayed on the left screen.	Messages Select test from library list (A,C,D,I,S, or L). Incorrect or no test selected before depring carriage return (Z is also correct seltion). Channel errors are printed on line printer (parameters are at 1507 = CCEE)
		TEST - L=Left R=Right B=Both CHAR - Character desired for display SIZE - S=64 characters/line M=32 characters/line L=16 characters/line	
		Library List A = Full alphabet, select tube, size C = Full screen, one character -	

12-	Mnemonic	Loading Mode	Parameters	Errors
2	DS1 (Cont'd)		Library List (Cont'd) D = 32 by 32 dot roster, select tube I = 15 characters each size, select tube (20-millisecond rate) S = Single character, centered, select tube, character size X = Crossed diagonal lines, select tube L = Display all tests, select tube, character size	
60299500 F			Control CR = During control program, execute test. During L=display all tests, step to next test. BKSP = Correct typing error. BLANK = Erase all typed in code. SPACE = During control program, drop program. During test from library, return to control program. Dot/character mode positioning comparison test may be selected by typing Z and selecting tube.	

602	Mnemonic	Loading Mode	Parameters	
2995	DS1 (Cont'd)		To repeat test, set 1501=1000.	
500]	(Cont'd)		1507=CCEE, channel and equipment of line printer for channel error printout.	

Errors

REMOTE TERMINAL TESTS

Mnemonic	Loading Mode		Parameters		Errors
RT3	Deadstart	Address	1500=XXX2	Stop on error	General Error Format
5 1	Binary, DSCL Card Deck, ENS, Stand- Alone, Auto		EE=equ	section Stop at end of test Repeat test Repeat section	3) eee = Error code ffff = Actual status or data gggg = Expected status or data
			=XXX1	gram deter- mines which DCSs it will test: Run test on	NOTE Because of error codes involved, refer to pub-
			=XXX2	DSC0 Run test on DSC1	lication no. 60160600 for a detailed description of the error codes.
			=XXX4	Run test on DSC2	
2			=XX1X	Run test on DSC3	

Mnemonic	Loading Mode	Parameters		Errors
RT3		Address 1504=000X	If X=1, 6674	
(Cont'd)			tied through	
		1	pass-on net-	
			work of a 6681	
		1507=00AB	A=transmitting	
			DSC number in	
			section 2 and	
			B=receiving	
			DSC number in	
			section 2 DSC	
			number (section 6)	
		1510=00XX		
		=XXX1	Section 1,	
			status check	
		=XXX2	Section 2, optional	
		=XXX4		
			interrupt test	
	-	=XX1X		
	6 1 E		data transfers	
		=XX2X	Section 5,	
	*		multiplexed	
			data transfers	
		=XX4X	Section 6, return	
			transmissions	
		I .	from a remote	
			terminal	•

60299500	Mnemonic	Loading Mode		Parameters			Errors
995	RT5	Stand-Alone,	Address	1500=XXX1	Repeat condi-	Messages	
H 00		Auto		=XXX2	tion Stop on error	All error	messages are prefixed by 6671 SX.
				=XXX4	Stop at end of	SX = Cu	rrent section number
				=XX1X	section Stop at end of test	1CHRJ	Character reject set longer than character time during an output
			, ¹	1501=1XXX =2XXX	Repeat test Repeat section	2TNR	attempt Terminal ready status was not set during an input or output operation.
				=4XXX =XXX1	Stop at begin-	3MPER	Memory parity error status was set during an input or output op-
				=XX1X	ning of section For 4800 baud MUX modifica-	4VCNS	eration. Valid character not set on input after one character time.
				=XX14	tion 9600 baud, both	5LD	Lost character status was set during an input operation.
			-		bits must be	6RESC	Receiver did not go into sync con-
				=XX2X	Will go to pa- rameter stop	7ABA	dition after four sync codes. Channel was active before activate instruction.
-				=X0XX	on repeat test 110 baud/11 bit	10ABF	Channel was active before a function instruction.
13-3			-		if 103 mode is selected, MCP9=1XXX	11AAF	Channel was active after a function instruction.

5	Mnemonic	Loading Mode	Parameters			Errors
۱ -	RT5	111000	Address 1501=X004	100 baud/8	12AAD	Channel was active after a de-
			Address 1501-2004	ports	1211110	activate instruction.
-	(Cont'd)		=X1XX	150 baud/10	13IAA	Channel was inactive after an
	100		2111111	bit if 103 mode	202222	activate instruction.
- 1				is selected	14LBD	Channel was inactive before de-
	4		=X2XX		- 111111	activate instruction.
			7102111	bit if 103 mode		
				is selected		•
			=X3XX			
				bit if 103 mode		
			-	is selected		
			=X4XX	600 baud/10		
				bit if 103 mode		
			e de	is selected		
.			=X5XX	1200 baud/10		
			-	bit if 103 mode		
1				is selected		
				CC=channel,		
		4 1		uipment		
			1503=0000			
			1504=0001	Do not report	1	
				memory parity		
			,	errors; record		
		A Part of the A	The state of the s	number in lo-	1	
ıl		The second of the		cation 1005	1 -	

Mnemonic	Loading Mode	Parameters		Erro	`s
RT5		Address 1505=0000	Contains count		
(Cont'd)			of memory pari-		
			ty errors		
ta sa sa sa sa sa		1506=0000	Use normal 026		
			sync code		
		=0XXX	Sync code is		
			not 026. With		
			sync character		
			366, the MUX		
			has been modi-		
AF STORY			fied for no MPC.		
		King a grading to see	If location 1506		
		and the second second	= 366, sections		
			7 and 17 will not		
			be run by the		
			software.		
		=4000	Transparent		
	1 4 4 1 4		mode of opera-		
			tion		
		1507=0077	Bits 0 through		
			5, sections 14		
			through 21		
		Bit 6	TTY test		
		Bit 7	Utility routine	The second of the second	

Mnemonic	Loading Mode	Parameters	,	1	
	Inoue			Errors	
RT5		Address 1507=7XXX			
(Cont'd)			extra bit times/		
		-	per character		
			delay between		
			transmit and re-		
		1510-3/3/3/3/	ceive		
		1510=XXXX		-	
			11, sections 0		
		=0XXX	through 13 2000 baud, 201		
		-02222	mode		
		1511=1XXX	103 mode	1	
		=2XXX			
			mode		
		=4XXX	Full duplex,		
			201 mode		
		=X777	Test terminal		
			number		
		Simulator or Echo			
		Dit 9 = 0 and lames for			
		Bit 8 = 0 and lower fo and output terminal n	ur bits give input	i	
		and output terminar in	amber.		
	L., i		i	1	

60299500	Mnemonic	Loading Mode	Parameters	Errors
995	RT5		Through Two Data Sets	
00 F	(Cont'd)		Bit 8=1 Bits 0 through 3 give output terminal number and bits 4 through 7 give the input terminal number.	
	RT6	Stand-Alone,	Address 1500=XXX2 Stop on error	Messages
		Auto	=XXX4 Stop at end of section =XX1X Stop at end of	ERROR CHANNEL XX ACTIVE Channel XX failed to deactivate.
			test	CXX EX TXX SXX ERR EX XXXX REC XXXX
			1501=1XXX Repeat test =2XXX Repeat section =4XXX Repeat condition =XXX1 Line mode 1502=CCEE, CC=channel,	C = Channel E = Equipment T = Terminal S = Site address EX = Expected REC = Received
13-7		•	EE=equipment 1503=TTSS, TT=6671 chan- nel number (00-17), SS=site address (60- 77) This is the switch-se- lectable address of the 217 console. This ad-	TERM XX BAD SIA

13-8	Mnemonic	Loading Mode	Parameters		Errors
w.	RT6 (Cont'd)		dress is 160g through 217. Four switches a are used to select the 00g-17g. The upper 1	TERM XX BAD MPC, REXXX TERM XX BAD EOM TERM XX BAD STA TO POLL, REXXX, EXXXX	
			always set. The test of which the upper two be set.	uses six bits,	T XX NO SEND TERM XX NO RESPONSE TXX CHAR PAR ERR EXXX REC XXX
			Address 1504=TTSS 1505=TTSS 1506=TTSS		CXX ERR SHOULD BE ACTIVE TXX ERR X TO X BCD EXP XX REC XX [Indicates terminal XX had error converting from (1) to (E) BCD or (E) to 1 BCD.
			1507=Bit 0 =Bit 1	Line printer hammer bank test Line printer	expected XX, received XX.] SECTION 5 ERR SW TEST TERM XX RE- SPOND SEC5 TXX NO READ FROM ALERT
			=Bit 2	wavy pattern test Line printer format test	TXX SEC6 ERR EXP XX REC XX TXX SEC6 ERR SHORT BATCH TXX CARD OUT OF SEQUENCE TXX INCORRECT E CODE
60299500			=Bit 3 =Bit 4	DCP memory test Maintenance	TXX NO CAR DROP TXX RE POLL PAILED FUN NG
9500 F			=Bit 5	section Paper tape punch test	TXX NO EOM CHAR REJ TIMEOUT TERM XX EOM, BUT NO MPC

Mnemonic	Loading Mode	Paramete	rs	Errors
RT6 (Cont'd)		Address 1507=Bit 6 1510=Bit 0	Paper tape reader test Control codes	Ttt SEC15 ddd DATA ERR EXP eee REC tt = Terminal number ddd = SEQ (sequential) or RAN (random)
			test	eee = Expected data
		=Bit 1	Display test	rrr = Received data
		=Bit 2	Display all H pattern	SHORT READ EOM AT FRAME nnn
		=Bit 3	Keyboard test	
		=Bit 4	INT/EXT BCD	
			switch test	
		=Bit 5	Error message	
			enable/disable	
			switch test	
		=Bit 6	Attend/unattend	
			switch test	
		=Bit 7	Typewriter	
		7.1.0	printer test Card reader	
	An all	=Bit 8	test	
		=Bit 9	Line printer sliding alpha	
	100000000000000000000000000000000000000	-D:+ 10	Line printer	
	The second of the	=Bit 10	variable buzzer	
La esta Section		= Bit 11		
		= Bit 11	press zeros and	
I			spaces	

M	Mnemonic	Loading Mode	Parameters	Errors
R	RTX	Stand-Alone, Auto	Address 1502=CCEE, CC=3266 channel, EE=3266 equipment 1503=XXYY, XX = odd unit (0-17) and YY = even unit (0-17) 1504=00CC, CC=communication channel for RT6 NOTE Refer to RT6 writeup for additional parameters. RT6 must be run in conjunction with this test.	Messages All error messages are displayed by RT6. Refer to RT6 writeup for error messages.
T	TT3	Deadstart Binary, DSCL Binary Deck, ENS, Stand- Alone, Auto	Address 1500=XXX1 Repeat condition =XXX2 Stop on error =XXX4 Stop at end of section =XX1X Stop at end of test	Messages Data ERR Axxxx Eyyyy ECz T=xxyy = Terminal pair that error occurred on xxxx = Actual character code received yyyy = Character code sent out z = Error code

6029	Mnemonic	Loading Mode	Parameters	Errors	
0299500 F	TT3 (Cont'd)		Address 1501=1XXX Repeat test =2XXX Repeat section =4XXX Repeat error	Error Code 1 Error occurred when dis- connect code sent to ter- minal and input = nonzero.	
			condition 1502=CCEE, CC=channel, EE=equipment 1503=0000 1504=0000, normal character set (4000-IBM	Error Code 2 Error occurred when the character code sent is not the same as the one received in the single character sequence.	
			character set 134.5 baud, bit 0 of each 8- bit character set, character=bit 1 through 7, bit 0=stop bit) 1505=0000 1506=X177, character time	quence. SERVICE FAILURE DID NOT CLR	
13-11			in octal milliseconds; 103B=134.5 and 150 baud, 42B=300 baud, 21B=600 baud 1507=XXYY, XX=terminal out, YY=terminal in 1510=XX77, bits 0 (section 1) through 5 (section 6) 1511=0000	SERVICE FAILURE NOT SET LOST DATA DID NOT SET NO CHARACTER REJECT TERMINAL NOT READY CHARACTER REJECTED LOST DATA ON READ VALID CHAR NOT SET	

13-1	Mnemonic	Loading Mode	Parameters	Errors
12	TT3 (Cont'd)			ABA Channel was active before an activate instruction. ABF Channel was active before a function instruction. AAF Channel was active after a function instruction. AAD Channel was active after a deactivate instruction. IAA Channel was inactive after an activate instruction. IBD Channel was inactive before a deactivate instruction.
60299500 F	TT5	Deadstart Binary, Stand- Alone, Auto	Address 1503=3266 connect code: First octal digit = MPX channel num- ber Second octal digit = 0 if section A, 1 if section B Third octal digit = Always 1 (MPX de- coder plug) Fourth octal digit = MPX equipment num ber	Displays Error On No Lost Character Communication Break Error On Char Req Error On No Char Ready Data Compare Error - EPX=XXX, ACT=XXX, CHAN=X Error On Lost Character Transmission Parity Error Fnc Transmission Parity Error Data External Reject E=00, CH=00 Internal Reject E=00, CH=00

Mnemonic Mode	Parameters	Errors
TT5 (Cont'd)	Address 1504=Section flags: Bit 0 = Section 1, interrupts test Bit 1 = Section 2, echo test Bit 2 = Section 3, lost character Bit 3 = Section 4, full line of each character Bit 4 = Section 5, Teletype input test Bit 5 = Section 6, RY pattern	

CYBER 170 STM TESTS

KEYBOARD COMMANDS

STM AND UTL

Keyboard Entries

All entries except the following single key commands terminate with carriage return.

Single Key Commands

Roll display forward

Roll display back

Erase keyboard buffer left blank

Set repeat mode right blank

Erase last character typed in backspace

Basic Commands

Parameters enclosed in () are optional. A comma , or spacebar separates parameters. Leading zeros are not required on octal parameters.

Select PPM Command

Selects PP N for DP, WP, and com-PP. N

mands

Display Commands

DP. XXXX(, N) Display selected PP (N) memory from XXXX.

Display central memory from DC, XXXXXX

XXXXXXX.

Display exchange packages at XP, XXXXXX

CM LOCATION XXXXXX and

XXXXXXX+20B.

Select status register display DS (STM only).

Select parameter display (STM only).

PA

Data Entry Commands

WP, XXXX, AAAA (, BBBB, CCCC, DDDD, EEEE) WC, XXXXXX, N, AAAA(, BBBB, CCCC, DDDD, EEE) Write AA-EE into selected consecutive PPM addresses, starting at XXXX.
Write AAAA-EEEE into CM address XXXXXX,N; starting byte is 0 to 4.

In all data entry commands, a + instead of a, as the first separater causes the address to be sequentially incremented by number of bytes entered.

Status Register Commands

OF, C1(, C2, C3, C4) ON, C1(, C2, C3, C4) Deselects/selects status monitoring by STM for the following codes.

- U0 CPU 0 stop
- U1 CPU 1 stop
- P0 PPS 0 memory errors
- C0 PPS 0 channel parity errors
- P1 PPS 1 memory parity
- errors C1 PPS 1 channel parity
- errors XU Transmission parity
- errors detected by CPU XC Transmission parity
- errors detected by CSC
 XS Transmission parity
- errors detected by CSU
- X0 Transmission parity errors detected by PPS 0
- X1 Transmission parity errors detected by PPS
- SC SECDED errors
- EC ECS coupler parity
- S0 PPS 0 detected double SECDED error
- S1 PPS 1 detected double SECDED error
- AL All of the above
- CH Read and display chip select on SECDED errors

NOTE

For machines containing ECO CA 037722, any time SECDED errors are deactivated from monitoring (SC in the above table), S0 and/or S1 must be deactivated.

MR, LOCK(, ON)

MR, LOCK, OFF

MR, CLR

SR.2X CR, 2X SR. DS. N

CR, DS SR, NM(, X)

CR. MN(, X)

SR, FE, N SR, FD, N SR, C5(, X)

SR, CB(, X)

SR, ZPCR, ZP

, PM(, X)

, SC

, PA(, X) , PD(, X) , IO(, X)

, UA , AX , DX

SR, IS CR, IS SR, PE

CR, PE SR, BT, ZZZ(, X) CR, BT, ZZZ(, X)

CR, ALL(, X)

Enables lock on the status register error. (Does not clear SCR error bit and will cease displaying any other error message.)

Disables lock on the status register error.

Clears currently locked-on error.

Sets/clears double speed bit for all PPUs in the system. Sets P register display mode

for PP N. Clears P register display mode. Sets PP selection mode to

manual of PPS X. Clears manual PP selection mode (sets program mode). Forces exit PP N.

Forces deadstart PP N. Toggles C5 full signal of PPS X.

Toggles clear central busy of PPS X. Sets/clears force zero parity bit according to the following

PPS X PPM SECDED code and data from

parameters.

CMC to PPS PPS X to CMC address PPS X to CMC data I/O channels of PPS X

CMC to CSU address CPU X to CMC address (X is 0) CPU X to CMC data (X is 0) Inhibits SECDED reporting.

Enables SECDED reporting. Sets stop on PPM parity error. Clears stop on PPM PE Sets bit ZZZ in PPS X SCR. Clears bit ZZZ in PPS X SCR.

Clears all bits of PPS X SCR.

SR. FM. Z

CR, FM SR, RF, LO SR, RF, HI CR, RF Sets frequency margin according to Z. Z is 0 to 7.

Clears frequency margin. Sets refresh margin low/high.

Clears refresh margin.

STM Commands to Control Tests

Backspace Spacebar R PA, N, AAAA (. BBBB, CCCC. Stops test. Continues test. Restarts test. Enters parameters AA-EE into N. N+1, N+2 etc.

DDDD, EEEE)
FL, XX(, YY, ZZC, WWC)

Activates flags XX and YY. Deactivates flags ZZ and WW. Test flags are:

SE Stop on error

SC Stop end of condition SS Stop end of section ST Stop end of test

SM SCOPE mode

AE Abort error checking

RC Repeat condition RS Repeat section RT Repeat test

Breakpoint software at address

B<,XXXX

Utility Commands

G XXXX

S

Executes user program in selected PP at address X. Stops user program. User programs can be keyed into all PPMs other than the ones in which STM (test running under control of STM) or UTL is residing in.

The following rules must be adhered to.

- To maintain communication with the monitor, execute an RJM to location 7701B.
- To stop the program, do an LJM to location 7710B.
- 3. The program must not use low core 0 to 5 and high core 7700B to 7777B.

While the program is running, the PPM can be displayed. To write into the PPM, the program must be stopped.

PT. N. XXXX, YYYY, DDDD, EEEE)

PT, CM, XXXXXX, YYYYYY, AAAA (, BBBB, CCCC, DDDD, EEEE) MO, M, N, XXXX, YYYY, ZZZZ

SCRX, YZZZ

Fills PPM N with PTRN AA-EE AAAA(, BBBB, CCCC, from XXXX to YYYY-1.

> Fills CM with pattern AA-EE from XXXXXX to YYYYYY-1.

Moves data in PPM M from addresses XXXX to YYYY-1 to PPM N address ZZZZ. Does function Y on word/bit ZZZ in SCR of PPS X.

MTR

OF, C1(, C2, C3, C4) ON, C1(, C2, C3, C4)

MR, LOCK(, ON).

MR. LOCK, OFF.

MR, LOCK, P1, X.

MR. CLR.

MR, INIT. MR, DROP. MR, EXCH, P1. Same as STM.

Enables lock on the status register error. (Does not clear SCR error bit and will cease displaying any other error message.) Disables lock on the status

register error. Sets lock-on error recorded

by bit P1 of SCR X. Clears currently locked-on error.

Initializes error counts. Drops MTR. MTR exchanges CPU(P1). If CPU(P1) had stopped on a

breakpoint, it is restarted at breakpoint address +1. Same as STM.

SR, 2X. CR, 2X. Same as STM. SR, DS, N.

CR, DS. Same as STM. SR, MN(, X). CR, MN(, X).

SR, FE, N. Same as STM. SR, FD, N.

Same as STM. SR, C5(, X). SR, CB(, X). Same as STM. SR, ZP, XX

CR, ZP, XX Same as STM. SR, IS.

CR, IS. Same as STM. SR, PE.

CR, PE.

SR, BT, ZZZ(, X). CR, BT, ZZZ(, X).

CR, AL(, X).

SR, FM, Z. CR, FM.

SR, RF, HI. SR, RF, LO. CR, RF.

SR, MA, P1, P2, P3.

SR, MQ, P1, P2, P3.

SR, MS, P1, P2, P3,

SR, VS, P1, P2, P3.

SR, BH, P1.

SR, CW, NR. SR, LW, WD.

CR, CW.

Same as STM.

Same as STM.

Same as STM.

Sets voltage margin type and scan frequency.

Scans reference voltage margins on quadrants P1 to P2, checking P3 for response.

Scans reference voltage margins on modules P2 to P3 of all quadrants P1 simultaneously, checking P4 for response.

Uses P1 first sequence reference voltage margin, P2 second-sequence reference voltage margin, and scan time P3 to scan reference voltage margins.

Cycles low- and high-reference voltage margins sequentially to all modules of quadrants P1.

Sets clock pulse width to narrow/wide.
Clears clock pulse width.

BP, XXXXXX, ZZ.

Sets breakpoint at address XXXXXX function ZZ.

CZFrom CPU port PZFrom PPU port

AZFrom both ports ZRFor read only zw

For write only ZTFor RNI only

BP,. MCLR.

ZAFor all Clears breakpoint. Master clears CSUs and CPUs.

STANDARD PARAMETERS

PPU Tests

Parameter words 2 to 7 are preset according to the SYBBB, XXX, Y, Z entry to CEL.

Word 00 Bit 0 = 1SCOPE mode

Bit 1 = 1Stop on error

Bit 2 = 1 Stop at end of each section Bit 3 = 1

Stop at end of test Bit 4 = 1Abort error checking

Bit 5 = 1Stop at end of each condition

01 Bit 9 = 1 Repeat test Bit 10= 1 Repeat section

Bit 11= 1 Repeat condition

02 Bit 0 = 1 Test CPU0 Bit 1 = 1 Test CPU1

Bit 2 = 1CPU is a CDC CYBER 175 Bit 3 = 1 Test CSU0

Bit 4 = 1Test CSU1 Bit 6 = 1 Test PPS0

Bit 7 = 1 Test PPS1

04 PPUS to be tested in PPS0 Bit 0 = 1Test PPU0

Bit 1 = 1Not used PPUs to be tested in PPS1

05 06 Channels to be tested in PPS0 Bit 0 = 1

Test channel 0 Bit 1 = 1Test channel 1

07 Channels to be tested in PPS1

10 through 12 Section flags Bit 0 of 10 = 1 Section 0 Bit 1 of 10 = 1 Section 1

60299500 G

CPU Tests

Not used	
X XXX XXX XX1 X XXX XXX X1X X XXX XXX 1XX X XXX X11 XXX X XXX X1X XXX X XXX X1X XXX X X1X XXX XX	Stop on error Stop at end of section Stop at end of test Repeat section Repeat test Repeat condition Stop at end of condition
AAA AAA	xxxxxx as seed for random number generator.
	mber of test resident
U UUUU is the	lower limit of PP
V VVVV is the	upper limit of PP
Z ZZZZ is nur	mber of write cycles. mber of read cycles.
Bit	
through co 8 se 9 = 1 C	pecify the delay bunt for the refresh ection. ount is in millieconds.
10 = 1 C	ount is in seconds. ount is in minutes.
Disp	lay Format
QUICK LO TESTING P ADDRESS EXP DATA REC DATA	
	X XXX XXX XXI X XXX XXX XIX X XXX XXX IXX X XXX XIX XXX X XXX XIX XXX X XIX XXX XX

Display No.	Display Format
1	PPU SELECTION TEST TESTING PPU XX
	ADDRESS XXXX EXP DATA XXXX
2	REC DATA XXXX REFRESH TEST
2	TESTING PPU XX ADDRESS XXXX
	EXP DATA XXXX
	REC DATA XXXX
3	PARITY TEST
	TESTING PPU XX
	PARITY FORCED TO YES/NO ZERO
	EXPECTED PARITY YES/NO ERROR
	RECEIVED PARITY YES/NO
	ERROR ADDRESS XXXX
	PATTERN XXXX
4	ADDRESS TEST ASC.
	ORDER/DESC. ORDER
	TESTING PPU XX
	ADDRESS XXXX
	EXP DATA XXXX REC DATA XXXX
5	STANDARD/RANDOM
	PATTERNS TEST
	TESTING PPU XX
	ADDRESS XXXX
	EXP DATA XXXX
6	REC DATA XXXX
0	RANDOM ADDRESS TEST TESTING PPU XX
	ADDRESS XXXX
	EXP DATA XXXX
	REC DATA XXXX
CSP	
,	
Word 13 = XXYY	YYYYYY is the lower limit of
14 = YYYY	central memory to be tested.
15 = XXZZ	ZZZZZZ is the upper limit of
16 = ZZZZ 17 = Bit 0=1	central memory to be tested. Loop on CM read
Bit 1=1	Loop on CM write
	d 1=1 Loop on CM write followed by CM read
20 = Bit 0=0	Normal operation
Bit 0=1	CSI mode
21 = XWWWW	

	Bits	
	0 through 8	Delay count for the refresh test section.
	9 = 1	Count is in milli- seconds.
	10 = 1 11 = 1	Count is in seconds. Count is in minutes.
22 = SSSS	SSSS is th	e seed for the pseudo-
23 = 0		umber generator. ons 1 and 2 in block
= 1	Run secti	ons 1 and 2 in bank
24 = OOAA	mode. AA is the	lower CSU, quad,
25 = OOBB	BB is the	limit in bank mode. upper CSU, quad,
26 Bit 0 = 1 Bit 1 = 1	Do not che	limit in bank mode. eck for XMSN P.E. eck for SECDED errors.
Displays		
Parity Errors		
SECTION TITLE BLANK		
(ON WRITE) (ON READ)	(CSC E	ADDR PE) DATA PE) ADDR PE) FAULT)
CSU XX QUAD XX C	HIP XX B	ANK XX

(BLOCK TRANSFER) (WORD TRANSFER)

SECDED and Compare Errors

```
SECTION TITLE
BLANK
( COMPARE ERROR )
( SINGLE ERROR )
( MULTIPLE ERROR )
CSU XX QUAD XX CHIP XX BANK XX
BIT XXXX MODULE SLOT (ROW) (COLUMN)
SYND XX ARRAY XXX
ADDRESS XXXXXX
EXP DATA XXXX XXXX XXXX XXXX
REC DATA XXXX XXXX XXXX XXXX
```

14-10 60299500 F

(BLOCK TRANSFER)
(WORD TRANSFER)

History Table

SECTION TITLE

BLANK

SCR

Word 13 = Breakpoint test mode
Bit 0 = 0 Write mode only
= 1 Read and write mode

Displays

Error Display 0

Line 00 CLEAR/TEST/SET BIT 01 TEST ON PPS XX SCR

01 TEST ON PPS XX SCR 02

03 SCR BIT XXXX FAILED (OK)

04

05 CODE OX

(CLEAR BIT TEST BIT - CODE 01) (SET BIT TEST BIT - CODE 02)

(CLEAR BIT TEST BIT - CODE 03)

Error Display 1

Line 00 CLEAR ALL

01 TEST ON PSS XX SCR

02

SCR BIT XXXX FAILED (OK)

03

05 CODE 1X

(CLEAR BIT TEST BIT - CODE 11)

(SET BIT TEST BIT - CODE 12) (CLEAR ALL TEST BIT - CODE 13)

Error Display 2

Line 00 TEST * SET BIT

01 TEST ON PPS XX SCR

02

SCR BIT XXXX FAILED (OK)

03 04

05 CODE 2X (CLEAR BIT TEST AND SET BIT -

CODE 21) (TEST BIT

CODE 22)

60299500 F 14-11

Line 00 TEST * CLEAR BIT TEST ON PPS XX SCR 01

02

03 SCR BIT XXXX FAILED (OK)

04

05 CODE 3X (SET BIT TEST AND CLEAR BIT -CODE 31)

> (TEST BIT CODE 32)

Error Display 4

Line 00 BIT ADDRESSING

01 TEST ON PPS XX SCR 02

USES *BIT* CMDS TESTING BIT XXXX GOING UP (DOWN) 03

04 60 44 30 14 00 XXXX XXXX XXXX XXXX 05 EXPCTD

XXXX 06 XXXX XXXX XXXX XXXX ACTUAL

XXXX

LINES 7 THROUGH 17B ARE SIMILAR TO LINES 4 THROUGH 6.

Error Display 5

Line 00 READ WORD

01 TEST ON PPS XX SCR

02 USES READ WORD CMD

TESTING WORD XXXX 03

04 60 44 30 14 00 05

EXPCTD XXXX XXXX XXXX XXXX

XXXX 06 ACTUAL XXXX XXXX XXXX XXXX XXXX

> LINES 7 THROUGH 17B ARE SIMILAR TO LINES 4 THROUGH 6.

Error Display 6

Line 00 TEST ALL

01 TEST ON PPS XX SCR

02 03

SCR BIT XXXX FAILED (OK)

04

05 CODE 6X

(CLEAR ALL TEST ALL - CODE 61)

BIT TEST ALL - CODE 62) (SET

Line 00 01 02	2X PP SPEED TEST ON PPS XX SCR
03	TEST ON PP XX FAILED (OK)
	SCR BITS TESTED OR USED
	BIT 124B - PPS 2X SPEED MODE
	BIT 170B - PP SELECT CODE BIT 0
	BIT 171B - PP SELECT CODE BIT 1
	BIT 172B - PP SELECT CODE BIT 2
	BIT 173B - PP SELECT CODE BIT 3
	BIT 174B - PP SELECT AUTO/MANUAL
	BIT 174B - PP SELECT AUTO/ MANUAL
	MODE

Error Display 10

An error display occurs either if the channel does not become active or if the A register count is not 10000B.

Line 00	PP DEAD-START
01	TEST ON PPS XX SCR
02	
03	TEST ON PP XX FAILED (OK)
	SCR BITS TESTED OR USED
	BIT 170B - PP SELECT CODE BIT 0
	BIT 171B - PP SELECT CODE BIT 1
	BIT 172B - PP SELECT CODE BIT 2
	BIT 173B - PP SELECT CODE BIT 3
	BIT 174B - PP SELECT AUTO/MANUAL
	MODE
	BIT 176B - FORCE PP DEADSTART

Error Display 11

Line 00 01 02	I/O CMD Q5 BIT TEST ON PPS XX SCR
03	TEST ON PP XX FAILED (OK)
	SCR BITS TESTED OR USED
	BIT 170B - PP SELECT CODE BIT 0
	BIT 171B - PP SELECT CODE BIT 1
	BIT 172B - PP SELECT CODE BIT 2
	BIT 173B - PP SELECT CODE BIT 3
	BIT 174B - PP SELECT AUTO/MANUAL
	MODE
	BIT 176B - FORCE PP DEADSTART

Line	00	FORCE EXIT
	01	TEST ON PPS XX SCR
	02	
	03	TEST ON PP XX FAILED (OK)
		SCR BITS TESTED OR USED
		BIT 170B - PP SELECT CODE BIT 0
		BIT 171B - PP SELECT CODE BIT 1
		BIT 172B - PP SELECT CODE BIT 2
		BIT 173B - PP SELECT CODE BIT 3
		BIT 174B - PP SELECT AUTO/MANUAL
		MODE
		BIT 175B - FORCE EXIT
		BIT 176B - FORCE PP DEADSTART

Error Display 13

Assuming the breakpoint comparator failed and the lisplayed addresses are different, a match occurred on unlike addresses. If the addresses are the same, so match occurred when a match should have occurred.

line 00 01 02	BKPT COMPARATOR TEST ON PPS 00 SCR
03 04	BKPT COMPARATOR FAILED (OK)
05 06 07	BKPT ADRS XXXXXX MEMORY ADRS XXXXXX

Error Display 14

An error display is made if any one of the five lifferent expected and actual value pairs are not n agreement.

⊿ine 00	BKPT P-REG/PF	CODE	
01	TEST ON PPS XX	SCR	
02			
03			
04		EXPCTD	ACTUAL
05			
06	MATCH BIT	01	XX
07	PP BKPT BIT	01	XX
10	PORT SEL BITS	XX	XX
11	P-REG BITS	XXXX	XXXX
12	PP CODE BITS	XX	XX

NUL indicates that no match occurred, which would be correct if RNI was selected.

Line 00	BKPT FUNCTION
01	TEST ON PPS XX SCR
02	
03	
04	BKPT FUNCTION FAILED (OK)
05	
06	SELCTD XXXX (READ, WRITE, RNI,
	ALL)
07	EXCUTD XXXX (READ, WRITE)
10	SENSED XXXX (READ, WRITE, RNI,
	EXCH, NUL)

SCD

Word 13B = XXYY	YYYYYY is the central memory
14B = YYYY	address to be used for testing.
15B = 0000	If nonzero, test all memory
	available according to param-
	eter 3 (used by section 3 only).
16B # 0000	SCR contains chip select upon
	detection of SECDED error.

NOTE

If ECO CA 037722 has been installed, refer to publication no. 60409500.

Displays

Error Display 0

DITOI DI	spiaj o
Line 00	TITLE
01	BLANK
02	ADDR TESTED XXXXXX
03	48 36 24
04	EXP DATA XXXX XXXX XXXX
	12 0
	XXXX XXXX
05	REC DATA XXXX XXXX XXXX
	XXXX XXXX
06	EXP SYND XXXX
07	REC SYND XXXX
08	EXP ARRAY XXXX CH Y
09	REC ARRAY XXXX CH Y
10	EXP SINGLE ERROR
11	REC (SINGLE/DOUBLE/NO) ERROR
12	FORCE ZERO SECDED CODE WAS ON
13	BIT TESTED XXXX

Line	e 00	* SCD01 - SING	LE ERROR CORREC-
		TION 1 TO 0*	
	01	BL.	ANK
	02	ADDR TESTED	XXXXXX
	03		48 36 24
	04	EXP DATA	0020 1403 0060
	05	REC DATA	XXXX XXXX XXXX
			12 0
			1403 0040
			XXXX XXXX
	06	EXP SYND	0000
	07		XXXX
1	08	EXP ARRAY	
ı	09	REC ARRAY	
•	10	EXP NO ERROR	
	11	REC (SINGLE/I	OUBLE/NO) ERROR
	12		ECDED CODE WAS ON
Err	or Displ	ay 2	
Line	01	*SCD02 - DOUB	LE ERROR DETECTION
	01		ANK
	02	ADDR TESTED	
	03		48 36 24
	04	EXP DATA	XXXX XXXX XXXX
			12 0
			XXXX XXXX
	05	REC DATA	XXXX XXXX XXXX
			XXXX XXXX
	06	EXP SYND	XXXX
	07	REC SYND	XXXX
	80	EXP ARRAY	XXXX C H Y
	09	REC ARRAY	XXXX C H V

12 Error Display 3

10

11

SCD03 - CODE DETECTION	BIT SINGLE ERROR
BL	ANK
ADDR TESTED	XXXXXX
	48 36 24
EXP DATA	XXXX XXXX XXXX
	12 0
	XXXX XXXX
REC DATA	XXXX XXXX XXXX
	XXXX XXXX
	XXXX
REC SYND	XXXX
EXP ARRAY	XXXX C H Y
	SCD03 - CODE DETECTION BL ADDR TESTED EXP DATA REC DATA EXP SYND REC SYND

XXXX C H Y

REC (SINGLE/DOUBLE/NO) ERROR

FORCE ZERO SECDED CODE WAS ON

REC ARRAY

EXP DOUBLE ERROR

11 12	REC (SINGLE/I	NHON DOUBLE/NO) ERROR SECDED CODE WAS ON
Error Displ	ay 4	
Line 00	*SCD04 - ARRA ERROR TEST	Y ADDR REPORT ON
01		ANK
02	ADDR TESTED	
03	IDDI(ILSILD	48 36 24
04	EXP DATA	0000 0000 0000
05	REC DATA	XXXX XXXX XXXX
	1020 011121	12 0
		0000 0000
		XXXX XXXX
06	EXP SYND	0377
07		XXXX
08		XXXX C H Y
09	REC ARRAY	XXXX C H Y
10	EXP DOUBLE E	
11		OUBLE/NO) ERROR
12	FORCE ZERO S	ECDED CODE WAS ON
Error Displa	ay 5	
Line 00	*SCD05 - CSC T	O XMISSION PATH
01	BLA	ANK
02	ADDR TESTED	XXXXXX
03		48 36 24
04	EXP DATA	XXXX XXXX XXXX
		XXXX XXXX
		ΔΛΛΛ ΛΛΧΧ

REC ARRAY

EXP SINGLE ERROR.

XXXX C H V

NOTE

The following displays always appear with the monitor header portion.

REC DATA

EXP SYND

REC SYND

EXP ARRAY REC ARRAY

EXP NO ERROR

05

06

07

80

09

10

 $\frac{11}{12}$

0.9

10

XXXX XXXX XXXX XXXX XXXX

СНҮ

XXXX CHY

0000

XXXX

FORCE ZERO SECDED CODE WAS OFF

0000

REC (SINGLE/DOUBLE/NO) ERROR

```
Line
         PP STOP ON DBL ERR TEST
 0
 1
         TESTING PPXX
 2
        STOP ON DBL ERR WAS (ON)
                               (OFF)
         PPXX EXP (A) STOP ON DBL ERR
 3
                   (NO)
 4
         PPXX REC (A) STOP ON DBL ERR
                   (NO)
 5
         PP PORT EXP A DBL ERR
         PP PORT REC (A)
 6
                      (NO) DBL ERR
 7
         PP NUMBER
                      2
                            11
                                20
                                            31
                      XXXXXXXX XXXXXXXX
 8
         EXP STATUS
         REC STATUS
 9
                      XXXXXXXX XXXXXXXXX
10
         PPS-0 SCR BITS 16-27 EXP *XXXX
11
         PPS-0 SCR BITS 16-17 REC *XXXX
12
         PPS-1 SCR BITS 16-27 EXP *XXXX
13
         PPS-1 SCR BITS 16-27 REC *XXXX
         DEPENDING ON ERROR TYPE
         THE DISPLAY WILL BE :-
         LINES 0-4
                      OR.
         LINES 0-6
                      OR.
         LINES 0-9
                      OR.
         LINES 0-11
                      OR.
         LINES 0-13
Error Display 7
Line
 0
         INHIBIT SNG ERR TEST
 1
         INHIBIT SNG ERR WAS (ON)
 2
                              (OFF)
 3
         EXP (SNG) ERR
             (DBL)
             (NO)
  4
         REC (SNG) ERR
             (DBL)
              (NO)
  5
         EXP PPS-0 SCR BIT 3 (ON)
                             (OFF)
```

DEPENDING ON ERROR TYPE DISPLAY WILL BE:-

LINES 0, 1, 2, 3, 4 OR LINES 0, 1, 2, 3, 4, 5, 6.

TRC

Displays

Error Display 0

Line 00	*CSU-CPU DATA XMISS	
01	ERROR EXIT BIT 53 TE	ST
02		
03	FORCE ZERO PARITY	ON/OFF
04	PARITY ERR EXP	YES/NO
05	PARITY ERR REC	YES/NO
06	ERR MODE SELECTED	YES/NO
07	ERR EXIT BIT SET	YES/NO
08	EXP RAO XX XX X	XXXXX
09	REC RAO XX XX X	XXXXX
10	EXP CPU RESPONSE	
	RUNNING/STOPPED	
11	REC CPU RESPONSE	
	RUNNING/STOPPED	
12	COMPARE DATA ERR	
13	EXP DATA XXXX X	XXXX XXXX
	XXXX	XXXX
14	REC DATA XXXX X	XXXX XXXX
	XXXX	XXXX

Error Display 1

Line 00	*ERROR EXIT TEST ON SECDED ERR*
01	ERROR EXIT BIT 53 TEST
02	
03	FORCE ZERO SECDED ON
04	SECDED ERR REC YES/NO
05	DOUBLE ERR EXP YES
06	DOUBLE ERR REC YES/NO
07	ERR MODE SELECTED YES/NO
08	ERR EXIT BIT SET YES/NO
09	EXP RAO XX XX XXXXXX
10	REC RAO XX XX XXXXXX
11	EXP CPU RESPONSE
	RUNNING/STOPPED
12	REC CPU RESPONSE
	RUNNING/STOPPED
13	COMPARE DATA ERR
14	EXP DATA XXXX XXXX XXXX
	XXXX XXXX
15	REC DATA XXXX XXXX XXXX
	XXXX XXXX

14-20

	Dispie	iy 2
Line	00 01 02	*ERROR EXIT TEST ON CSU ADR PE* ERROR EXIT BIT 52 TEST
	03	FORCE ZERO PARITY ON/OFF
	04	PARITY ERR EXP YES/NO
	05	PARITY ERR REC YES/NO
	06	ADDRESS XXXXXX
	07	ERR MODE SELECTED YES/NO
	08	ERR EXIT BIT SET YES/NO
	09	EXP RA100 XX XX XXXXXX
	10	REC RA100 XX XX XXXXXX
	11	EXP CPU RESPONSE
		RUNNING/STOPPED
	12	REC CPU RESPONSE RUNNING/STOPPED
Erro	r Displa	y 3
Line	00	*CPU-CMC DATA XMISS PATH TEST*
	01	ERROR EXIT BIT 52 TEST
	02	
	03	FORCE ZERO PARITY ON/OFF
	04	PARITY ERR EXP YES/NO
	05	PARITY ERR REC YES/NO
	06	ERR MODE SELECTED YES/NO
	07	ERR EXIT BIT SET YES/NO
	08	EXP RAO XX XX XXXXXX
	09 10	REC RAO XX XX XXXXXX
	10	EXP CPU RESPONSE RUNNING/STOPPED
	11	REC CPU RESPONSE
		RUNNING/STOPPED
	12	COMPARE DATA ERROR
	13	EXP DATA XXXX XXXX XXXX
	14	REC DATA XXXX XXXX XXXX XXXX XXXX
Erro	Displa	
Line		*CPU-CMC ADDR XMISS PATH TEST*
	01	ERROR EXIT BIT 52 TEST
	02	TOP OF STREET
	03 04	FORCE ZERO PARITY ON/OFF
	04 05	PARITY ERR EXP YES/NO PARITY ERR REC YES/NO
	06 06	PARITY ERR REC YES/NO ADDRESS XXXXXX
	07	ERR MODE SELECTED YES/NO
	08	ERR EXIT BIT SET YES/NO
	09	EXP RA1 XX XX XXXXXX
	10	REC RA1 XX XX XXXXXX
	11	EXP CPU RESPONSE
		RUNNING/STOPPED
	12	REC CPU RESPONSE
		RUNNING/STOPPED
11-9	Λ.	60200500 E

60299500 F

TRP

Word 13B = XXYY YYYYYYY is the central memory 14B = test address.

Displays

Error Display 0

Line 00	*TR. 00 PPS-CMC ADDR PATH
	XMISSION TEST*
01	BLANK
02	ADDR XXXXXX
03	PE EXPECTED (CMC ADDR/NONE
0.4	PERECEIVED (CMC ADDR/NONE

FORCE ZERO PARITY (ON/OFF)

05 FO

	· A Y
Line 00	*TR. 01 PPS-CMC DATA PATH
	XMISSION TEST*
01	BLANK
02	ADDR XXXX
03	PE EXPECTED (CMC DATA/NONE)
04	PE RECEIVED (CMC DATA/NONE)
05	FORCE ZERO PARITY (ON/OFF)
06	DATA EXP XXXX XXXX XXXX
	XXXX XXXX

Error Display 2

Line 00	*TR. 02 CMC-CSU ADDR PATH
	XMISSION TEST*
01	BLANK
02	ADDR XXXXXX
03	PE EXPECTED (CSU ADDR/NONE
04	PE RECEIVED (CSU ADDR/NONE
0.5	FORCE ZERO DARITY (ON/OFF)

Error Display 3

Line 00	*TR. 03 CMC-PPS DATA PATH
	XMISSION TEST*
01	BLANK
02	ADDR XXXXXX
03	PE EXPECTED (PYR DATA/NONE)
04	PE RECEIVED (PYR DATA/NONE)
05	FORCE ZERO PARITY (ON/OFF)
06	DATA EXP XXXX XXXX XXXX
	XXXX XXXX
07	DATA REC XXXX XXXX XXXX
	XXXX XXXX
0.8	NO PP PARITY (MOD C)

Displayed only if wrong parity error is received.

Line 00	*TR. 04 WRITE LOCKOUT ON PARITY
	ERROR TEST*
01	BLANK
02	ADDR XXXXXX
03	PARITY ERR EXP (CMC/CSU ADDR)
04	PARITY ERR REC (CMC/CSU
	ADDR/NONE)
05	FORCE ZERO ON
• •	PARITY ERR REC (CMC/CSU ADDR/NONE)

The following three lines are added to the first display if write lockout is not working.

06	DATA EXP	7777 7777 7777 7777
07	DATA REC	7777 XXXX XXXX XXXX
80	WRITE LOCK	XXXX XXXX Out failed

CPM

Loading

CPM (Central Memory Resident Test) runs under the control of CPC. The test requires three fully operational PPs and their associated channels to be able to run, plus one loading channel. LDR resides in PP0, MTR in PP1, and CPC in PP10. If the test is loading in auto mode, only the test mnemonic CPM need be entered. MTR is loaded automatically in auto mode. If auto mode is not selected, MTR must be loaded manually by entering the mnemonic MTR. CPM may be loaded before or after MTR. The test must run with the CEJ/MEJ switch in the disabled position. When starting and stopping the CPU, whether by keyboard command or by software, the B display must be selected so that the exchange is done with the last output package. All keyboard commands and displays are handled by CPC. The I display is used for all messages from CPM. CPM and MTR have been loaded, the B and I displays should be selected before the test is given a go (hitting the spacebar). The test may be restarted by setting P=30B when the CPU is stopped. Test parameters are from RA+5 to RA+20B.

When CPM is initialized, the system identification bits are read and parameter word 20B is set for the appropriate model. Certain locations in the diagnostic are modified after the parameter stop is made to make the diagnostic compatible with the model, specifically the CDC CYBER 175.

This test does not check addresses 0 to 1777B in CM due to multiprogramming restrictions. This area is utilized by SMMs central memory resident tables. The test may be loaded in any area of memory above location 1777B with one restriction. The test may be loaded at location 2000B if no PP tests are running that require CM overlays. If PP tests that require overlays are running, the test should not be loaded below the overlay area.

Parameter Display

CPU STOPPED READY FOR PARAMETERS

To restart CPU after program stop, backspace and space.

To stop CPU, backspace.

To start CPU, space.

WARNING

MTR must be loaded prior to test execution. MTR is loaded automatically in auto mode or may be loaded manually at this time by entering the mnemonic MTR(CR).

When starting and stopping the CPU, the B display must be selected so that the exchange is done with the last output package.

The test must run with the CEJ/MEJ switch in the disabled position.

CM Parameters

3,4	Not used	
5	X XXX XXX XX1	Loop on failure
	X XXX XXX X1X	Stop on error
	X XXX XXX 1XX	Stop at end of section
	X XXX XX1 XXX	Stop at end of test
	X XXX X1X XXX	Repeat section
	X XXX 1XX XXX	Repeat test
	X XXX XXX XXX	Not referenced by this test
	X X1X XXX XXX	Repeat condition
	X 1XX XXX XXX	Stop at end of condition
	1 XXX XXX XXX	Abort error checking

6	Section Flags	
7	= 000000	Use program supplied
		seed
	= XXXXXX	Use XXXXXX as seed
10	Bit 0 = 0	Bank mode
	Bit 0 = 1	Sequential addressing
		mode
11	= 000XXXXXX	Upper limit
12	= 000XXXXXX	Lower limit
13	= 000UVW	Lower bank absolute
14	= 000UVW	Upper bank absolute
15	= 000XXXXXX	Number of write cycles
16	= 000XXXXXX	Number of read cycles
17	= 000XYYY	Delay count
20	= Bit 0 = 0	System is not a CDC
	Bit 0 0	CYBER 175.
	Bit 0 = 1	
	ы 0 - 1	System is a CDC CYBER
0.4	70.00	175.
21	= Bit 0 = 0	Normal operation
	Bit 0 = 1	CSI mode

Running/Error Display

CECETOR

CDC CYBER 170 CPM (SECTION TITLE)

SECTION XX	N CONDIT	ΓΙΟΝ	PASS
(STOPPED)	REPEATING	G (TEST/S	SEC/COND)
CSU X CSU X	QUAD X QUAD X	CHIP X BANK X	BANK X
QUAD X QUAD X	CHIP X BANK X	BANK X	
ADDRESS EXP DATA REC DATA ADDRESS BIT I	XXXXXX XXXXXXXXX XXXXXXXXX BEING TESTE	XXXXXXX	
SINGLE ERROR DOUBLE ERRO SUSPECTED MO	R SYNDROME	XXX AF	RRAY XX RRAY XX ASSIS X

CMC PARITY ERROR ON CPU ADDRESS CMC PARITY ERROR ON CPU DATA
CM PARITY ERROR ON CSU-0 ADDRESS
CM PARITY ERROR ON CSU-1 ADDRESS

CPU EXITED ON DATA INPUT PARITY ERROR

JPPER LIMIT EXCEEDED LOWER LIMIT EXCEEDED 14-24

BREAKPOINT ERROR

ADDRESS XXXXXX CPU PORT ON READ ADDRESS XXXXXX CPU PORT ON WRITE ADDRESS XXXXXX CPU PORT ON RNI ADDRESS XXXXXX CPU PORT ON ANY ACCESS

| SECTION TITLE - (ADDRESSING TEST | SECTION TITLE - (ADDRESSING TEST | STANDARD PAT TEST | RANDOM PAT TEST | RANDOM ADDRESS TEST | DATA REFRESH TEST | REAL POINT TEST | SECTION | SECTION | SECTION | SECTION | SECTION | SECTION | STOPPED AT END OF | CONDITION | STOPPED ERROR DETECTED | SECTION | SECTION | SECTION | STOPPED BEROR DETECTED | SECTION | STOPPED ERROR DETECTED | SECTION |

CSI

CSI is run only after either CPM or CSP has been run in CSI mode and has stopped with the message DEAD START LOAD CSI.

CSI locates the error buffer created by CSP or CPM and displays a table of probable failures in descending order of probability. No operator entry is required other than the entry of a spacebar to start CSI.

CNF

CNF is a conflict test of central memory control to ensure that central memory control is capable of coordinating simultaneous access by any set of central storage users.

CNF operates under STM as a stand-alone test. It is loaded in the standard manner under SMM using the mnemonic CNF. The CEJ/MEJ switch must be in the ENABLED position, and the SCR should be cleared before calling the test.

Standard STM parameters apply through word 12. Parameter words 13 through 23 are as follows:

Word 13

Bit 0 = 0 All PPs operate at single speed Bit 0 = 1 All PPs operate at double speed Bit 0 = 0 Disable ECS conflicts Word 14 Bit 0 = 1 Enable ECS conflicts

Word 15 Bit 0 = 0 Inhibit program overwrite check

Bit 0 = 1 Enable program overwrite check Word 16 Quadrants of central memory to be used:

Bit 0 = 1Use quad 0 Bit 1 = 1 Use quad 1, etc.

Words 17 through 20

Banks of CM to be tested in section 4 (bank overload test):

Bit 0 = 1 Test bank 0

Bit 1 = 1 Test bank 1, etc.

Word 21 Error exit mode selection:

> Bit 0 = 1Address range error mode

Bit 1 = 1 Infinite mode Bit 2 = 1 Indefinite mode

Bit 3 = 1 Data parity error mode

Bit 4 = 1 CMC input error mode

Bit 5 = 1 Double SECDED error mode

Word 22 = 00XX

Display errors commencing at the XXth entry of the error buffer.

NOTE

Parameter word 22 is always reset to 0000 when a go is given after an error is displayed.

Word 23 Bit 0 = 0 Inhibit stop on SCR status monitor errors

Bit 0 = 1 Enable stop on SCR status monitor errors

PPU NUMBERING CHART

AUTO DDD DMP(LP) PC1	CH2 CHT IP1 PCM PM1 PMM	CH1 MAP PRW SCOPE DMP(DISP)	SCOPE Deadstart Dump	Physical Channel Numbering	Physical PPU Numbering
	PSP SSP				
0	0 1	0	0	0	0 1
2 3	2 3	2 3	2 3	2 3	2 3
4	4	4	4	4	5
5	5	5	5	5	
6 7	6	6	6	6	6
	7	7	7	7	7
10	10	8 9	8	10	10
11	11		9	11	11
				12 13 14 (RTC) 15 (INT, REG)	
12	20	10	A	20	0
13	21	11	B	21	
14 15	22 23	12 13	C D	22 23	2 3
16	24	14	E	24	4 5
17	25	15	F	25	
20	26	16	G	26	6
21	27	17	H	27	7
22	30	18	I	30	10
23	31	19	J	31	11
	. %			32 33	

REFERENCE GRID

	KEIEKEIN		-												
Test	Description	0009	CY70	CY172/ CY173/174	175	CM	Deadstart Binary	PS	DSCL Binary Deck of MNE	ENS	Stand-Alone	OVL	MLP	PSIO	STM
	Central Memory Tests														
CM6 MCY	6X00 CM test - more effective on 6600's Modified M98 to run on 131K CYBER 70 machines	X	X			Y Y	N N	N N	N N	N N	Y Y	N N	Y N		
MMX MM1 MM2 MM3	Peripheral processor test of CM Test central memory from CPU Peripheral processor test of central memory Same as MM1 but more rigorous and lengthy (CPU0+1)	X X X	X X X	x x	X	Y Y Y Y	Y N Y N	N N N N	Y	Y N Y N	Y Y Y Y	N N N N	N N N N	N	N
MM4 MY1 M1A M1B M1C	Central memory test that runs under auto Central memory test 32K equivalent of MM1 32K equivalent of M1R 49K or 98K memory test - a modification of M1R	X X X X X	X X X X			Y Y Y Y Y	N N N N	Y N N N	N	N N N N	Y Y Y Y	N N N N N	Y Y N N		-
M1R M2C	Same as MM1 with all the PPUs doing phased read of CM Version of MM2 modified to run on 49K or	X	X			Y Y		N N	N Y	N N	Y Y	N N	N N		
	98K machines	1	-1			1	1	"	1	١.,	-	TA	1		

Test	Description	0009	CY70	CY172/ CY173/174	CY175	CM	Deadstart Binary	PS	DSCL Binary Deck of MNE	ENS	Stand-Alone	OVL	MLP	PSIO	STM
M2U M3A	Same as MM2 but for unphased memories only Same as M3B and M3R but without PP reads	X	X			Y Y	Y N	N N	Y N	Y N	Y Y	N N	N N		
M3B	Same as M3R but modified to run on 32K	X	X			Ŷ	N	N	N	N	Ŷ		N		
мзс	machine 49K or 98K memory test - modified version of M3R	х	x			Y	N	N	N	N	Y	N	N		
M3R	CM test with all PPs doing phased block reads during the testing CYL	х	X			Y	N	N	N	N	Y	N	N		
M65 M98	-32K, 65K, or 131K central memory test Same as M65 but modified for 49K or	X	X			Y Y	N N	N N	N N	N N	Y Y		N N		
	98K machine						L				L				Н
	System Control Routines				,							,			
CEL CPC	Preload control program SMM central processor control (refer to	X	X	X	X	OP'	r 					N Y	N Y		
DSCL	Auto) Deadstart card loader	X	X	X	Х	N									

Test	Description	0009	CY70	CY172/ CY173/174	CY175	CM	Deadstart Binary	PS	DSCL Binary Deck of MNE	ENS	Stand-Alone	OVL	MLP	PSIO	STM	
IRT MAP	Interlock register test for CYBER 70 Central memory access priority test for 6X00	Х	X			N Y	N Y	Y N	N Y	N Y		Y N	Y N			
PCM PCX PC1 PC2 PMM PMX PM1 SSP	PPU command test-6600/6400/6411 PPU command test Peripheral processor command test CY17X peripheral processor command test Peripheral processor memory test PP memory test for auto operation Peripheral processor memory test Super saturate pyramid test	X X X X X X	X X X X X X	X X X X X X X	X X X X X X X	Y N OP N N Y N	Y Y N	N Y N N N N	Y Y Y Y Y N Y	Y Y Y Y Y N Y	Y Y Y Y Y N Y	N N N N N N N N N N N N N N N N N N N	N Y N N Y N	N N N N N N N N N N N N	N	1
	ECS Tests															
DDP ECM	CYBER 70 distributive data path diagnostic ECS multiprogramming test for 6000/CYBER 70/CY17X	X X	X	X X	X X	Y Y	N N	Y N	N N	N N	N N	Y N	Y Y	N N		
ECS	Extended core storage test for 6000/CYBER 70	Х	Х			Y	N	N	N	N	Y	Ν	N	N		
ECX	Modified ECS test for CY17X			X	Х	Y	N	N	N	N	Y	N	N	N	- 1	

Test	Description	0009	CY70	CY172/ CY173/174	CY175	CM	Deadstart Binary	PS	DSCL Binary Deck of MNE	ENS	Stand-Alone	OVL	MLP	PSIO	STM
	GRID Tests			,											
RGI	6X00/6671/241-1 remote GRID with remote interface to A201	X	X			Y	N	N	N	N	Y	Y	N	N	
RGT	6X00/6671/241-1 remote GRID test	X	Х	1		Y	N	N	N	N	Y	Y	Ν	N	
	Service Routines														
CLK	Real-time display and timing clock for 6000 SMM	X	X	Х	Х	Y		Y				N	Y	N	
CMC	Central memory conflict program	X	Х	X	X	Y	N	Y	N	N	Y	N	Y	Ν	
DDD	Deadstart dump (not multiprogrammable) dumps PPs and CM	X	X	X	Х	N		N					N	N	
DMP	Multiprogrammable dump of PPs, CM, and dayfile	X	Х	X	Х	_	N	Y	N	N	N	N	Y	N	
DLY	Clock delay (under AUTO only) 6400/6600 multiprocessing routine	X	X	X	X	Y		N Y		Y N	N	N N	Y	N N	

2
9
9
ប
8
0
щ

16-6	Test	Description	0009	CY70	CY172/ CY173/174	CY175	CM	Deadstart Binary	PS	DSCL Binary Deck of MNE	ENS	Stand-Alone	OVL	MLP	PSIO	STM
	LST PSM PSP/PSQ	SMM tape catalog service routine (60X-65X) Peripheral service multiprogrammable Peripheral service (not multiprogrammable) PSQ for 3245 controller	X X X	X X X	X X X	X X X	Y Y Y	N Y	N N	N Y	N N Y	Y N Y	N N N	Y Y N	N N N	
	PST PSX	I/O service routine under SMM 3000 peripheral service routine-under AUTO/SCOPE	X X	X	X X	X	Y N	Y Y	N Y	Y Y	Y Y	Y Y	N N	N Y	N Y	
	TD1 UTL	Tape to disk routine C170 utility routine CY17X	Х	X	X X	X	N N		N		Y	Y	N	Y	N	
		Diagnostics														
	CNF COI CPM CPX CSC CSI CSP	Central storage conflict test CPU instruction stack Test central memory from the CPU CPU control Central storage test from CPU CSU module isolation routine Test central memory (MOS) from the peripheral processor			X X X X X	X X X X X X	Y Y Y Y Y N Y	N N	N N N N N N	N N N N N N	N N N N Y Y	Y Y Y Y Y Y	N N N N N N	N Y N N N N	N N	N N N Y Y

Test	Description	0009	CY70	CY172/ CY173/174	CY175	CM	Deadstart Binary	PS	DSCL Binary Deck of MNE	ENS	Stand-Alone	OVL	MLP	PSIO	STM
DAT FFZ IAS IW5 PPM SCD SCR SK1 SK2 SK3 TRC TRP MA5	CYBER 175 floating divide CY17X function parity test CPU instruction stack CPU instruction stack Peripheral processor memory test CSC from PPS SECDED test Status and control register test CPU instruction stack CPU instruction stack CPU instruction stack Transmission path and parity network test (CMC from CPU) Transmission path test (CSU from PPS) CYBER 175 multiply unit test			x x x x	X X X X X X X X X X X X X X X X X X X	Y Y Y Y N Y N Y Y Y		NYNNNNNNN N	N N N N N N N N N N N	N N N Y Y N N N Y Y N	Y Y Y Y Y Y Y Y Y Y	N N N N N N N N N N N N N N N N N N N	Y Y N N N N Y Y N N	N N N N N N N N N N N N N N N N N N N	N N N Y Y N N N Y

Test	Description CPU Command Tests	0009	CY70	CY172/ CY173/174	CY175	$_{ m CM}$	Deadstart Binary	PS	DSCL Binary Deck of MNE	ENS	Stand-Alone	OVL	MLP	PSIO	STM	
ALS/ALX	Random instruction test (tests stack registers	Х	X	Х	Х	Y	N	N	N	N	Y	N	Y	N		
ALD/ HLM	and scoreboard)				~	_				-	_	-	_			
BD1/BDP	CY70/6X00 compare/move instruction test		2/3			Y	N	Y	N	N	N	N	Y	Ν		
BGK	30-bit instruction test	X	X	X	X	Y	N	N	N	N	Y	N	Y			
CMS/CMT	Random compare/move unit test for CY72/73	x	$_{ m X}^{2/3}$	X	х	Y	N N	N N	N N	N N	Y	N	Y N	N	N	
CTC	CPU portion of CT1 CPU command test		X	X	X	Y	Ň	N	N	N		N	N	N	-	
CT1	Fixed operand command test	X	X	X	Δ	Y	N	N	N	N	Y	N	Y	N		
CT3	6000 random instruction test with CPU	Α	Δ	Δ.		Y	IN	IN	IN	IN	1	IN	1	TA		
CT7	simulation CYBER 175 command test (random) with				x	Y	N	N	N	N	Y	N	Y	N		
	simulation						1									
CU1	Central processor command test	X	X	X	X	Y	N	N	N	N	Y	N	Y	N		
CU2	Central processor command test (binary only)	X		X	X	Y	N	N	N	N	Y	N	Y	N	1	
CU3	Central processor command test (binary only)	X	X	X	X	Y	N	N	N	N	Y	N	Y	N		
CU4	CYBER 175 command test				X	Y	N	N	N	N	Y	N	Y	N	1	
EJT	Exchange jump test - 6400/6500/6600, CY70	X	X		L	Y	Y	N	Y	Y	Y	N	N	N		
EJ1	Modified EJT for CY170			X	X	Y	Y	N	Y	Y	Y	N	N	N		1
ERX	Error exit test	X	X	X	X	ΙY	N	Y	N	N	Y	Y	Y	N	1	l

Test	Description	0009	CY70	CY172/ CY173/174	CY175	CM	Deadstart Binary	PS	DSCL Binary Deck of MNE	ENS	Stand-Alone	OVL	MLP	PSIO	STM
FDT	Floating divide test	X	X	X		Y	N	N	N	N	Y	N	Y	N-	
FM1	Floating multiply test	X	X			Y	N	N	N	N	Y	N	Y	N	
FM2	Floating multiply test	X	X			Y	N	N	N	N	Y	N	Y	N	
FST	Random command test-fast version of RAN	X	X	X	X	Y	N	N	N	N	Y	N	Y	N	
IMC	6000/CY70 integer multiply test	X	X	X		Y	N	N	N	N	Y	N	Y	N	
IWS	6600 instruction stack test	X	X			Y	N	N	N	N	Y		Y	N	
LAT	Long add unit test	X	X	X	X	Y	N	N	N	Ν	Y	N	Y	N	
MAN	6X00/CY70 - CEJ/MEJ/MAN instruction test	X	X	X	X	Y	N	Y	N	N.	N	Y	Y	N	
MXJ	6000/CY70 - monitor exchange jump (2610) and central exchange jump (013BJ+K)	X	Х	,X	Х	Y	N	N	N	N	Y	N	N	N	
POP	Population counter test	X	X	X	X	Y	N	N	N	N	Y	N	Y	N	
RAN	Random number command test	X	X	X	X	Y	N	N	N	N	Y	N	Y	N	
RTJ	Return jump test	X	X	X	X	Y	N	Ν	N	N	Y	N	Y	N	
RX7	Random instruction test	X	X	X	X	Y	N	N	N	N	Y	N	Y	N	
STC	6600 instruction stack test 6600	OCY	74			Y	N	N	N	N	Y	N	Y	N	
STK	Stack test 660	0CY	74	1		Y	N	N	N	N	Y	N	Y	N	
TOC	Third order conflict test - 6600/CY74 660	рСΥ	74			Y	N	Ν	N	N	Y	N	Y	N	
		1	1			1			1 1			1		1	

Test	Description	0009	CY70	CY172/ CY173/174	CY175	CM	Deadstart Binary	PS	DSCL Binary Deck MNE	ENS	Stand-Alone	OVL	MLP	PSIO	STM
	Magnetic Tape Tests														
ATC MMT	67X controller test 6X00/6681/3518-3528/657-659 magnetic	X	X X		X X	Y Y	N N	Y Y		N N	Y Y	Y Y		N N	N
MTA/MT MTT RGG TCT	3X2X/60X tape test (60X only) Record gap generation test 6XXX/3X2X/604-607/657-659 tape compatibility test	X X X	X X X		X X	Y Y N N	N Y Y N	Y Y Y Y	Y Y N	N Y Y N	N Y N Y	Y Y N N	Y Y Y	N N Y Y	N
T5X	6000/CY70/CY170 65X tape test Line Printer Tests	X	X	X	X	Y	N	Y	N	N	N	Y	Y	N	-
FTP LP1	580 fast train printer test 6X00/6681/3555/512 line printer test	X	X	X	X X	Y Y	N N	Y Y	N	N N	Y Y		Y Y	N N	
PFC	580 programmable format control Card Reader/Card Punch Tests	X	X	X	Х	N	N	Y	N	N	Y	Y	Y	N	N
CP1 CR1	3446/3644-415 card punch test 6X00/3649/3447/405 card reader test	XX	X		X X		Y	Y Y	Y Y	Y Y	Y Y	N N	Y Y	N N	

Test	Description	0009	CY70	CY172/ CY173/174	CY175	CM	Deadstart Binary	PS	DSCL Binary Deck MNE	ENS	Stand-Alone	OVL	MLP	PSIO	STM
	Buffer Controller Diagnostics														
BCX BCY CDM CID FTD LCC MTC MTS MY8	Buffer controller command test 844/66X controller memory test 844 MTS coupler test Coupler test FA205 coupler diagnostic Local communications controller Controller test 66X tape test 844/66X memory test	X X X X X X X X X	X X X X X X	X X X X X X X	X X X X X X X X	N Y Y Y Y Y Y Y N	N N N N N N N N N N N N N N N N N N N	N Y Y Y Y Y Y	N N N N N N N N N	N N N N N N N N	N Y N Y Y Y Y	N Y Y Y Y Y Y Y	N Y N N Y N N N N	N N N	N N N
MY9 DTA DTB SAC	844 memory test 844 disk test 844 disk test 7077 coupler test	X X X X	X	X	X X X X	N Y Y Y	N N N	N Y Y Y	N	N N N N	N Y Y Y	N Y Y Y	N Y Y Y	N	N
DS1	Display Tests 6000/CYBER70/6602/6612/DD6 display	X	X	X	X	N	Y	Y	Y	Y	Y	N	Y		Г

Test	Description	0009	CY70	CY172/ CY173/174	CY175	CM	Deadstart Binary	PS	DSCL Binary Deck MNE	ENS	Stand-Alone	OVL	MLP	PSIO	STM
	Digital Communication Tests														
TT3 TT5	6X00/6676/103-A/103-B/ASR33 Teletype test 6X00/6681/3266-3276/321 (8518 and 8519/ASR33 Teletype test	X	X	X	х	N N	Y Y	Y Y	Y N	Y N	Y	N N	Y Y		
	Remote Terminal Tests							·	L						
RT3	6X00/6673/6674/6675 data set controller test for 8230-8231 terminals	X	X	Х	X	N	Y	Y	Y	Y	Y	N	Y		
RT5 RT6 RTX	6X00/6671 and TTY33 or TTY35 6X00/6671/201/200 user terminal 6X00/6681/3266/311/200 user terminal	X X X	X X X	Х	X	Y Y Y	N N N	Y Y Y	N N N	N N N	Y Y Y	Y Y N	Y Y Y		
	Mass Storage Tests														\neg
DF7/DF9	6X00/6681/3553-1/821-X or 841-X disk test	х	x	Х	X	Y	N	Y	N	N	Y	Y	Y		

CORPORATE HEADQUARTERS P.O. BOX 0. MINNEAPOLIS, MINNESOTA 55440

SALES OFFICES AND SERVICE CENTERS IN MAJOR CITIES THROUGHOUT THE WORLD