

NO. 5241.0600 DATE 10/15/69 PAGE 1 OF 84 REV. 01

COMPUTER DEVELOPMENT

SPECIFICATION BUFFER CONTROLLER {FR]0]}

LOG OF REVISION DATES PRIOR TO REVISION D1

| DATE OF ISSUE | DESCRIPTION OF ISSUE |
|---------------|-------------------------------------|
| 5/13/68 | Rough Draft {Original Issue} |
| 6/17/68 | Design-To-Requirements Draft |
| 5/30/69 | Update Prior to Restricted Release |
| 10/15/69 | Update Prior to Design Verification |



NO. 52410600 DATE 10/15/69 PAGE 2 REV. 01

COMPUTER DEVELOPMENT

| | TABLE OF CONTENTS | Page No. |
|---|---|----------------------------------|
| h • 0 c ² • 0 d • 0 | SCOPE APPLICABLE DOCUMENTS PERFORMANCE REQUIREMENTS | 8 8 8 |
| 1 - 1 ₁ 3 - 1 ₁ - 1 ₁ 4 - 1 ₁ - 1 ² 4 - 1 ₁ - 4 3 - 1 ₁ - 5 4 - 1 ₁ - 6 | General Description Control Section Arithmetic Section Storage Interface Normal Channel Interface Coupler Interface Station Control Interface | 75 77 77 70 70 |
| 3 - 2 - 1 - 2 3 - 2 - 1 - 1 3 - 2 - 1 - 2 | Performance Characteristics Instruction Formats Instruction Format 1 Instruction Format 2 | 73 73 73 73 |
| 1.2.1.2.1 3.2.1.2.3 3.2.1.2.3 3.2.1.2.4 3.2.1.2.5 4.2.1.2.5 4.2.1.2.8 | Direct Address Index Bl Index B2 Relative Forward Indirect Address Indirect/Index Bl Indirect/Index B2 Relative Backward | 14 14 14 14 14 15 |
| 4.5.5.5 3.5.6.1 3.5.5 | Data Formats Word Format Byte Format | 15 15 15 |
| 3.2.3 3.2.3.1 4.2.3.2 | Internal Flags Condition Bit Adder Generate Bit | 16 16 |
| 3.2.4 3.2.4.1 3.2.4.2 3.2.4.3 | Instruction Tables Format 1: Hexadecimal Format 2: Hexadecimal Instruction Execution Times | 17 17 17 17 |



NO. 52410600 DATE 10/15/69 PAGE 3 REV. 01

COMPUTER DEVELOPMENT

CONTENTS {cont d}

| | | Page | No- |
|--|---|----------------------------|-------------|
| | | | |
| 1-2-5 1-2-5-1 1-2-5-2 1-2-5-3 1-2-5-4 | Instruction Descriptions Selective Stop Selective Set Bit t of A Selective Clear Bit t of A Selective Complement Bit t of A | 55 55 55 57 | |
| 1.2.5.5 3.2.5.6 3.2.5.7 3.2.5.8 | Count of Leading Zeroes in A; to Af Shift A Right, t Places Transfer A to Bl Transfer A to B2 | 23 23 23 23 | |
| 3-2-5-9 3-2-5-10 3-2-5-11 3-2-5-12 | Set Condition Equal: Internal Tests Set Condition Equal: Bit t of Channel s Selective Set Bit t of Channel s Selective Clear Bit t of Channel s | 24 24 25 25 | |
| 3.2.5.13 3.2.5.14 3.2.5.15 3.2.5.16 | Input to A from Channel s Set Channel s for Ones in A Clear Channel s for Zeroes in A Transfer A to Channel s | 26 26 27 27 | |
| 3.2.5.17 3.2.5.18 3.2.5.19 3.2.5.20 | Add No Address Subtract No Address Exclusive Or No Address Logical Product No Address | 28 28 28 | |
| 3.2.5.21 3.2.5.22 | Test Index Bl No Address Test Index B2 No Address | 5 ' | |
| 3-2-5-23 3-2-5-24 3-2-5-25 3-2-5-26 3-2-5-27 | Load A Complement No Address Load From {A} Enter A With Address Enter B] With Address Enter B2 With Address | 25 25 26 30 30 |]]] |
| 3.2.5.2 8 3.2.5.29 | Test Index Bl Test Index B2 | 31 31 | |



NO. DATE PAGE REV. 01 52410600 1**0/15/**69

COMPUTER DEVELOPMENT

| | CONTENTS | {Cont'd} | | Page No. |
|---|---|-----------------------------|-----|--|
| 3.2.5.32 | Load A Load A Complement Load Left-most Byte Load Right-most Byte | | | 31 31 31 |
| 3-2-5-34 3-2-5-35 3-2-5-36 3-2-5-37 | Add Subtract Exclusive Or Logical Product | | | 32 32 32 |
| 3-2-5-38 3-2-5-39 3-2-5-40 3-2-5-41 | | | et. | 33 33 33 |
| 3-2-5-42 3-2-5-43 3-2-5-44 | Store Zeros | | | 33 33 |
| | Jump Instructions Unconditional Jump | | | 34 34 |
| 3.2.5.45.4 3.2.5.45.4 3.2.5.45.5 3.2.5.45.6 | A Zero Jump A Nonzero Jump A Positive Jump A Negative Jump Condition True Jump Condition False Jump | | | 34 34 34 34 34 |
| 3.2.5.46 3.2.5.47 | Input Block Transfer Output Block Transfer | | | 35 36 |
| 3.2.6.1 3.2.6.1.1 3.2.6.1.2 3.2.6.1.3 3.2.6.2 3.2.6.3.1 3.2.6.3.2 | Storage Interface Storage Control Signals Access Command Write Command Master Clear Storage Address Storage Data Read Data Lines Write Data Lines | | | 37 37 37 37 37 38 38 |
| 3 • 2 • 6 • 4 4 • 2 • 6 • 4 • 1 3 • 2 • 6 • 4 • 2 4 • 2 • 6 • 4 • 3 | Special Storage Controls Crystal Input and Feedba End of Access/Cycle Input End of Access/Cycle Outp | ack Controls ut Controls | | 39 39 39 39 |



NO. 52410600 DATE 10/15/69 PAGE 5 REV.01

COMPUTER DEVELOPMENT

CONTENTS {Contrd}

| 3.2.7.1 3.2.7.1 3.2.7.1.1 3.2.7.1.2 | Normal Channel Interfaces Normal Output Channel Control Signals Set Channel Commands Clear Channel Commands | 41 41 41 |
|---|--|--|
| 3.2.7.2 3.2.7.3 3.2.7.3.1 3.2.7.3.2 | Channel Select Signals Normal Channel Data Normal Input Channel Data Normal Output Channel Data | 42 42 42 43 |
| 3.2.8.1.1 3.2.8.1.1 3.2.8.1.2 3.2.8.1.3 3.2.8.1.4 | Coupler Interface Controls to the Coupler Output Ready Input Request Parity Strobe Master Clear | 46 46 46 46 46 |
| 3.2.8.2.3 3.2.8.2.3 3.2.8.2.3 | Controls from the Coupler Ready Reply Terminate | 47 47 47 47 |
| 3.2.8.3.1 3.2.8.3.2 3.2.8.4 3.2.9.1 3.2.9.1 3.2.9.1.2 3.2.9.1.3 | Coupler Data Interface Coupler Input Data Coupler Output Data Coupler Interface Data Rate Station Control Interface Pluggable Station Control Signals A Register Entry P Register Entry Adder Display P Register Display | 48 48 50 51 52 52 52 52 |
| 3.2.9.1.5 3.2.9.1.7 3.2.9.1.8 3.2.9.1.9 3.2.9.1.10 3.2.9.1.11 | Vt Designator Select Not Vt Designator Select | 53 53 53 53 53 53 53 |
| 3.2.9.1.14 3.2.9.1.15 | Breakpoint Instruction Select | 5 4 54 5L |



NO. 52410600 DATE 10/15/69 PAGE 6 **REV.** 01

COMPUTER DEVELOPMENT -

| | COMPUTER DEVELOPMENT - | |
|--|---|----------------------------------|
| | CONTENTS {CONT'D.} | Page No. |
| 3-2-9-1-17 3-2-9-1-18 3-2-9-1-19 | Parity Error Parity Error Clear Stop on Parity Error Select | 55 55 55 |
| 05.1.P.5.E 15.1.P.5.E 55.1.P.5.E | Go Switch Inputs Stop Switch Master Clear Sw itch | 56 56 56 |
| 3.2.9.1.23 3.2.9.1.24 3.2.9.1.25 3.2.9.1.26 | Instruction Step Cycle Step Enter Mode Sweep Mode | 57 57 57 57 |
| 3.2.9.1.27 3.2.9.1.28 3.2.9.1.29 | Selective Stop Clear Channel Timing Margins | 58 58 58 |
| 3.2.9.1.30 3.2.9.1.31 3.2.9.1.32 3.2.9.1.33 3.2.9.1.34 | Not Running Status RNI Status RADR Status ROP Status STO Status Jump Condition Met Status | 59 59 59 59 59 59 |
| 3.2.9.2 3.2.9.2.1 3.2.9.2.2 3.2.9.2.3 | Non-Pluggable Station Control Signals Not Go Not Stop Not Master Clear | PO PO PO |
| 3.2.9.2.4 3.2.9.2.5 3.2.9.2.6 3.2.9.2.7 | Enable Storage Write Not Force Function Force Function Select End of Block Transfer Status | PS PJ PO |
| 3.3.1.2 3.3.1.2 | Physical Requirements Backpanel/50-PAKs Materials/workmanship Interchangeability | P3 P3 P3 |
| 3.3.2 3.3.2.1 3.3.2.2 3.3.2.3 | Interfaces Storage Interface Coupler Interface Normal Channel Interface Station Control Interface | 6 4 6 4 6 4 6 4 |
| 3.4 3.5 3.6 3.7 3.8 | Power Environmental Requirements MTBF MTTR Useful Life | 65 65 65 65 |
| 4.0 | TEST REQUIREMENTS | PP |
| 5 • D | PREPARATION FOR DELIVERY | 66 PRINTED IN U.S.A. |
| | | |



NO. 52410600 DATE 10/15/69 PAGE 7 REV.01

COMPUTER DEVELOPMENT

| | _ |
|--|------------|
| CONTENTS {CONT'D.} | Page No. |
| Table 1: Hexadecimal Codes for Format 1 Instructions | 18 |
| Table 2: Hexadecimal Codes for Format 2 Instructions | 19 |
| Table 3: Instruction Times in Number of Storage Reference Cycles | - 20 |
| Table 4: Storage Interface POL | 67 |
| Table 5: Storage Interface PD2 | P8 |
| Table 5: Coupler Interface, Output | 69 |
| Table 6A: Coupler Interface, Input | 70 |
| Table 7: Normal Channel Interface, Input □→7 | 71 |
| Table 7A: Normal Channel Interface, Output $\square 	o 7$ | 72 |
| Table 7B: Normal Channel Interface, Output □→7, Daisy-Chained | 73 |
| Table 8: Normal Channel Interface, Input 8->F | 74 |
| Table 8A: Normal Channel Interface, Output 8- | 75 |
| Table 9: Station Control Interface, JOL | 7 L |
| Table 10: Station Control Interface, JO2 | 77 |
| Table 11: Station Control Interface, JO3 | 78 |
| Table 12: Station Control Interface, JO4 | 79 |
| Table 13: Non-Pluggable Station Control Interface | 80 |
| Table 14: Non-Pluggable Storage Interface Signals | 80 |
| | |
| Figure 1: Buffer Controller Block Diagram | 9 |
| Figures 2a and 2b: Storage Reference Timing | 40 |
| Figures 3a and 3b: Normal Channel Timing | 44. |
| Figure 4: Typical Normal Input Channel Configuration | 45 . |
| Figures 5a and 5b: Coupler Interface Timing | 49 |
| Figure 5: Buffer Controller Backpanel | 81 |
| figure 7: A Row Ground Assignments | 82 |
| Figure 8: B Row Ground Assignments | 83 |
| | |



NO. 52410600 DATE10/15/69 PAGEA REV. 01

COMPUTER DEVELOPMENT

1.- II SCOPE

This specification describes the Buffer Controller which serves as the data processing and/or master control element in a peripheral equipment and/or peripheral processing configuration.

Although the properties of the Buffer Controller are described in detail, an equally detailed description of their implementation in a peripheral environment, {Station}, is not within the scope of this specification.

applicable Documents

Engineering Standard 1.30.011

Engr. Spec. 20278200, High Speed 4096 word, 18-bit Memory

Engr. Spec. 52410700, Buffer (ontroller Normal Channels

Engr. Spec. 52410800, Buffer Controller Block Transfer Coupler

Engr. Spec. 11834700, TCS Gate - TOTO

Engr. Spec. 58018900, Buffer Controller Maintenance Console

Engr. Spec. 52319800, 1.1 u/s, 4096 word, 18 Bit Memory

Engr. Spec. 20277200, Three-layer Printed Circuit Board

Engr. Spec. 11828700, General Quality Spec. for ICs.

Engr. Spec. 11845900, Workmanship Spec. for CDC Mfg. ICs.

Engr. Spec. 52302000, Performance Spec for Connector Plates

CDC Spec. 10120300, General Quality Requirements

H-D PERFORMANCE REQUIREMENTS

3.1 General Description


The Buffer Controller is an internally programmed, parallel mode, digital device intended to control a wide variety of peripheral devices. The Buffer Controller consists of six main sections as shown in the Block Diagram (Figure 1, page 9).

In order to achieve its intended functions as a programmable device, the Buffer Controller {Equipment FR101} requires as a minimal addition, a Storage Unit which meets the interface requirements as described in Section 3.2.6. Although the Buffer Controller described by this Specification is actually a processor only, with a Storage Unit established as an absolute requirement, the term Buffer Controller is used in place of Buffer Controller Processor.



NO. 52410600 DATE 10/15/69 PAGE 9 REV. 01

COMPUTER DEVELOPMENT



To/From Station Controls

To/From Normal Channels

Buffer Controller Block Diagram
FIGURE 1



NO. 52410600 DATE 10/15/69 PAGE 10

REV. 01

COMPUTER DEVELOPMENT

3.1.1 Control Section

The Control Section processes all instructions. In addition to sequencing arithmetic operations, this section issues timing and control signals to the Storage, Normal Channel, Coupler, and Station Control Interfaces.

The 16-bit Program Address Register is contained within this section and is referred to as the P Register throughout the remainder of this specification. The P Register is incremented within the Arithmetic section in 2's complement mode.

3.1.2 Arithmetic Section

The Arithmetic Section performs all arithmetic operations in 2's complement mode including those which form storage addresses. In addition to a 16-bit adder, this section contains the 16-bit Accumulator Register and two 16-bit Index Registers. These directly addressable registers are referred to as A, B1 and B2, respectively, throughout the remainder of this specification. All logical operations are performed within the Arithmetic Section.

The 16-bit adder includes a 17th output bit used to record the generation of a carry out of the adder during arithmetic operations involving the A Register. See section 3.2.3.2.

A parallel Shift Network provides the capability of right-shifting the contents of the A Register a maximum of 15 binary positions under the control of a 4-bit Shift Count. The Shift Network and Shift Count are referred to as SN and SC, respectively, throughout the remainder of this specification.

Note: Section 3.2 contains detailed information on the characteristics of both the Control and Arithmetic Sections.



NO.52410600 DATE10/15/69 PAGE 11 REV. 01

- COMPUTER DEVELOPMENT

1.1.3 Storage Interface

Although the Buffer Controller requires a Storage unit in order to achieve its intended functions as a programmable controller. Storage is treated as a separate equipment and is described in Engineering Specification 20278200.

Critical properties of the Storage unit which can be generally described as requirements at the Storage Interface of the Buffer Controller include:

200 n/s cycle, 90 n/s access times, {Optimum}. L8-bit read and write date interfaces L6-bit {maximum} address interface

Note: Throughout this specification, descriptions of the Storage Interface are based on a 200 n/s storage cycle time since the design of the Buffer Controller must be optimized for 200 n/s cycles.

Section 3.2.6 provides detailed information on the Storage Interface.

3.1.4 Normal Channel Interface

The Normal Channel Interface provides the Buffer Controller with the means for utilizing an input/output facility with programmable "Ready/Resume" controls. As a result, the Normal Channel Interface is oriented toward a one-for-one correspondence between Buffer Controller instructions and input/output transfers through the Normal Channel Interface. The general properties of this interface include the ability to uniquely select one of sixteen Normal Input Channels; and the ability to uniquely select one of sixteen Normal Output Channels for "ones" and/or "zeros" transfer. Normal Channel data transfers involve the A Register for 16-bit parallel operations or an instruction designated bit for bit addressable operations.

Section 3.2.7 provides detailed information on the Normal Channel Interface.

The description of DTL Normal Channels designed for attachment to the Buffer Controller Normal Channel Interface can be found in Engineering Specification 52410700.



NO. 52410600 DATE 10/15 /69 PAGE 12 REV. 01

COMPUTER DEVELOPMENT

J.1.5 Coupler Interface

The Coupler Interface provides the Buffer Controller with the means for utilizing an input/output facility with hardware *Ready/Resume* controls. As a result, I/O operations are oriented toward consecutive data transfers between the Buffer Controller and a Coupler via the Coupler Interface.

During Block Transfer Instructions the Buffer Controller references consecutive storage locations on the basis of external {Coupler} demands. The A Register is utilized for word count control and the transfer of data is terminated when the contents of the A Register become zero or upon the occurrence of an external terminate signal.

Section 3.2.8 provides detailed information on the Coupler Interface.

The description of a Coupler designed for attachment to the Buffer Controller Block Transfer Channel can be found in Engineering Specification 52410800.

3.1.6 Station Control Interface

The Station Control Interface provides facilities for controlling and monitoring Buffer Controller Operations. Certain input controls on this interface, such as °GO°, °STOP°, and °Master Clear°, are required for basic operational control of the Buffer Controller. Other control inputs and status outputs on this interface, such as Breakpoint, Register Entry, Register Readout, Instruction Step, Timing Margins, etc., are facilities which may be externally exercised for hardware/software checkout and/or maintenance purposes.

Section 3.2.9 provides detailed information on the Station Control Interface.



NO. 5243,0600 DATE 10/15/69 PAGE 13 REV 01

COMPUTER DEVELOPMENT

- Performance Characteristics 3.2
- Instruction Formats 3.0.1
- Instruction Format 1 {No Address} 3.2.1.1

| nn 04 | 05 07 | 08 11 | 12 15 |
|-------|-------|-------|-------|
| f | а | S | t |
| 5 | . 3 | ц | 4 |

- f, function code
- a, sub-function code
- s. channel designator, instruction condition designator, or left-most 4 bits of an 8-bit immediate operand
- t. bit designator, right-shift count, or right-most 4 bits of an A-bit immediate operand

Format 1 instructions are considered to be No Address mode. No execution address is associated with these instructions since they perform control operations. contain an immediate operand, or perform operations involving only directly addressable registers.

The single exception to the preceding definition is the *LOAD from [A] instruction in which the A Register initially contains the execution address. See section 3.2.5.24.

Instruction Format 2 {Single Address} 3.2.1.2

| loo | | 04 | 05 | 06 | 07 | OA | 15 |
|-----|---|----|----|----|----------|----|----|
| | f | | i | r | ` | | m |
| | 5 | | 1 | ē | <u> </u> | | В |

- f, function code
- i and r. addressing mode designators
- m, base address

Addressing modes for Format 2 instructions are described with respect to the formation of an execution address. M. Parentheses are used to indicate of the contents of a register or storage location. Where the right-most & bits of an instruction, m, are used directly or arithmetically to form a 16-bit address, zeros are appendended to m in the left-most bit positions, OO through O7. All address arithmetic is performed 2's complement mode and does not alter the state of the Adder Generate Bit.



NO. 52410600 DATE 10/15/69 PAGE 14 REV. 01

COMPUTER DEVELOPMENT

1.0.1.2.1 Direct Address: i = 0. r = 002

A direct address is formed by using only the right-most & bits of the instruction word. This addressing mode provides direct access to the first 25610 storage locations.

M = m

3.0.1.2.2 Index Bl: i = 0. r = 012

An Index Bl modified address is formed by adding the contents of the Bl Register to the right-most & bits of the instruction word.

 $M = \{B\}\} + m$

3.2.1.2.3 Index B2: i = 0, r = 102

An Index B2 modified address is formed by adding the contents of the B2 Register to the right-most & bits of the instruction word.

 $M = \{B2\} + m$

3.2.1.2.4 Relative Forward: i = 0, r = 112

A Relative Forward address is formed by adding the contents of the P Register to the right-most & bits of the instruction word.

 $M = \{P\} + m$

3.2.1.2.5 Indirect Address: i = 1, r = 002

An Indirect address is formed by reading the contents of the storage location designated by the right-most & bits of the instruction word.

 $M = \{m\}$

3.2.1.2.6 Indirect/Index Bl: i = 1. r = 012

An Indirect/Index Bl modified address is formed by reading the contents of the storage location designated by the right-most 8 bits of the instruction word and adding the contents of the Bl Register.

 $M = \{m\} + \{B\}\}$



NO. 52410600 DATE 10/15/69 PAGE REV. 01

COMPUTER DEVELOPMENT

3.2.1.2.7 Indirect/Index B2:

i = 1, r = 102

An Indirect/Index B2 modified address is formed by reading the contents of the storage location designated by the right-most A bits of the instruction word and adding the contents of the B2 Register.

 $M = \{m\} + \{B2\}$

3.2.1.2.8 Relative Backward;

i = 1, r = 11_p

A Relative Backward address is formed by subtracting the right-most & bits of the instruction word from the contents of the P Register.

 $M = \{P\} - m$

3.2.2 Data Formats

Data within the Storage and Arithmetic Sections of the Buffer Controller may be treated as 16-bit words or 8-bit bytes.

3.2.2.1 Word Format

Registers and Storage locations contain 16-bit words with the following bit designations:

| laa | υī | 02 | 03 | 04 | 05 | 0 b | 07 | 08 | 09 | 10 | 11 | 75 | 13 | 14 | 15 |
|-----|----|----|----|----|----|------------|----|----|----|----|----|----|----|----|----|
| | _ | | | | | | | | | | | | | | |

Bit OD is the left-most bit. For signed quantities, the vone state denotes a negative 2's complement quantity; the vzero state denotes a positive quantity.

Bit 15 is the right-most bit.

3.2.2.2 Byte Format

Registers and Storage locations contain two 8-bit bytes within each 16-bit word with the following designations:

00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 Left-most Byte Right-most Byte

The left-most byte occupies the left-most bit positions. On through O7.

The right-most byte occupies the right-most bit positions, $\square A$ through $\square S$.



NO. 52410600 DATE 10/15 /69 PAGE 16 **REV.** 01

Page

COMPUTER DEVELOPMENT -

Internal Flags 3.2.3

Condition Bit 7.2.3.1

> The Condition Bit is an internal flag that may be altered and sensed by program means. In the set or Yone state this flag is referred to as Condition True. In the clear or "zero" state this flag is referred to as Condition False. The following instructions are capable of altering the state of the Condition Bit:

| Instruction | Page |
|---|----------|
| Set Condition Equal: Internal Tests Set Condition Equal: Bit t of Channel s | 24 24 |
| Test Index Bl No Address Test Index B2 No Address | 29 29 |
| Test Index Bl Test Index B2 | 37 31 |
| Input Block Transfer Output Block Transfer | 3P |

Adder Generate Bit 3.2.3.2

The Adder Generate Bit constitutes the 17th output bit of the adder and reflects the generation of an end-off carry following operand arithmetic for the following instructions:

| Page |
|----------|
| 28 28 |
| 32 32 |
| 33 33 |
| |

The Adder Generate Bit is not intended to convey any information concerning what is conventionally referred to as Arithmetic Overflow.

During multiple precision arithmetic operations the Adder Generate Bit provides an indication of Register Overflow by its presence when adding like-signed operands and by its absence when subtracting unlike-signed operands.



NO. 52410600 DATE 10/15/69 PAGE 17 REV 01

COMPUTER DEVELOPMENT

Instruction Tables 7.7.4

Format 1: Hexadecimal 7.2.4.1

> Table 1 on page 14 provides the hexadecimal codes for the \Pf^{∇} and \Pa^{∇} portions of all Format 1 instructions. In addition, the \Ps^{∇} and \Pt^{∇} fields are designated by an X when used and by a O when unused. Explicit information with respect to these fields is contained within the detailed instruction descriptions in Section 3.2.5.

Format 2: Hexadecimal 3.2.4.2

> Table 2 on page 19 provides the hexadecimal codes for the ofo, vio and oro portions of all Format 2 instructions. Designation of the address field, omo, has been omitted from the table since its participation in address formation has been previously described in Section 3.2.1.2.

Instruction Execution Times 3.2.4.3

> Table 3 on page 20 provides instruction execution times in number of storage reference cycles required for each instruction. The storage unit described in Engineering Specification 20278200 provides the Buffer Controller with a storage reference cycle of 200 n/s. 1±.005%.

The following characteristics indicated by Table 3 deserve mention:

- All Format 1 instructions require a single storage reference cycle with the exception of Load from {A}♥.
- Indexing of an address does not impose a penalty 2. on instruction execution time.
- The execution time for Block Transfer instructions 3. is dependent upon the number of transfers to be performed as well as the time required for each transfer.

In Table 3: $k = n\{1+c\}$

Where:

n = number of transfers,

1 = one storage reference


cycle.

- c = a constant determined by the characteristics of the Coupler attached to the Block Transfer Channel.
- ч. Indirect Conditional Jumps require only a single storage reference cycle, {RNI}, when the jump condition is not satisfied.



NO. 52410600 DATE 10/15 /69 PAGE 18 REV. 01

COMPUTER DEVELOPMENT



| | | 5 | , ' <i>y</i> |
|---|----------------------|-----------------------|--------------|
| INSTRUCTION DESCRIPTION | - () | 200 | |
| Selective Stop Selective Set Bit t of A Selective Clear Bit t of A Selective Complement Bit t of A | 03 05 01 00 | 0X 0X 0X | |
| Count of Leading Zeroes in A; to Af Shift A Right, t Places Transfer A to Bl: {A} + °s° °t° → Bl Transfer A to B2: {A} + °s° °t° → B2 | 04 05 06 07 | 00 XX XX XX | |
| Set Condition Equal: Internal Tests Set Condition Equal: Bit t of Channel s Selective Set Bit t of Channel s Selective Clear Bit t of Channel s | 08 09 0A 0B | XX XX XX XX | |
| Input to A From Channel s Set Channel s from A Clear Channel s from A Transfer A to Channel s | 0C 0D 0E 0F | X D XX XX XX | |
| Add No Address Subtract No Address Exclusive or No Address Logical Product No Address | 73 75 77 70 | XX XX XX | |
| Test Index Bl No Address Test Index B2 No Address Load A Complement No Address Load From {A} | 14 15 16 17 | XX XX XX | |

Table 1: Hexadecimal Codes for Format 1 Instructions



NO. 52410600 DATE 10/15/69 PAGE19 REV. 01

COMPUTER DEVELOPMENT

Instruction Format 2:

| - 1 | nn 0 4 | 05 | 06 07 | O8 15 | |
|-----|---------------|----|-------|-------|---|
| | f f | i | r | m | l |
| | 5 | 1 | 2 | a a | l |

| | | | / , | / , | | / 30 | | e ⁺ |
|---|----------------|----------------|---------------------|---------------------|----------------|----------------|------------|---|
| | , | 12000 | (\s\) | | 20 / | | | 15 8 15 20 15 15 15 15 15 15 15 15 15 15 15 15 15 |
| INSTRUCTION DESCRIPTION | | | 1.80 ⁺ / | , se ⁺ / | | | 120, / | |
| See Table 1 | 00 08 10 | 01 09 11 | 75 0V 05 | 08 13 | 04 00 14 | 05 0D 15 | 7P OE | 07 0F 17 |
| Enter A with Address | 18 | 19 | ЪΑ | 1B | 1C |],D | <u>ι</u> Ε | <u>1</u> F |
| Enter Bl with Address Enter B2 with Address | 30 | 21 | 22 | 23 | 24 | 25 | 3P | 27 |
| | 28 | 21 | 2A | 2B | 2C | 2 D | 5E | 2F |
| | 20 | 21 | 52 | 33 | 34 | 35 | 5P | 37 |
| Test Index Bl Test Index B2 | 38 | 39 | 3A | 3B | 3.0 | 3D | 3E | 3F |
| Load A | 40 | 4] | 42 | 43 | 44 | 45 | 46 | 47 |
| Load A Complement | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F |
| Load Left-most Byte | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 |
| Load Right-most Byte | 58 | 59 | 5 A | 5B | 5C | 5D | 5E | 5F |
| Add | P8 | 61 | P V | 63 | Ь4 | 65 | PE | 67 |
| Subtract | | 69 | P S | 68 | ЬС | 6D | PE | 6F |
| Exclusive Or | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 |
| Logical Product | 78 | 79 | 7A | 7B | 7C | 7D | 7E | 7F |
| Replace Add | 88 | 81 | 82 | 83 | 84 | 85 | &E | 87 |
| Replace Add One | 88 | 89 | A8 | 8B | 80 | 8D | &E | 8F |
| Replace Left-most Byte | 90 | 9 <u>1</u> | SP | 93 | 94 | 95 | 96 | 97 |
| Replace Right-most Byte | 98 | 99 | AP | 98 | 90 | 9D | 9E | 9F |
| Store | AD | A L | AA | A3 | A4 | A5 | AE | A7 |
| Store Zeroes | AB | PA | AA | AB | AC | AD | AE | AF |
| Destructive Load | BD | B1 | B2 | B3 | B4 | B5 | BE | B7 |
| Unconditional Jump | BB | B9 | BA | BB | BC | BD | BE | BF |
| A Zero Jump A Nonzero Jump | C B | C1 C9 | CA | CB | C4 CC | C5 CD | CE | C7 CF |
| A Positive Jump | DO | D L | D A | DB | D4 | D5 | DE | D7 |
| A Negative Jump | DA | D P | | D3 | DC | DD | DE | DF |
| Condition True Jump | E0 | E1 | E A | E3 | E4 | E5 | EE | E7 |
| Condition False Jump | E8 | E9 | | EB | EC | ED | EE | EF |
| Input Block Transfer | FO | F] | F2 | F3 | F4 | F5 | FE | F7 |
| Output Block Transfer | FA | F9 | FA | FB | FC | FD | FE | FF |

Table 2: Hexadecimal Codes for Format 2 Instructions



NO. 52410600 DATE 10/15/69 PAGE 20

REV. 01

COMPUTER DEVELOPMENT

| | | | | | | | | -/ | | | | |
|--|----------|----------------|----------|---------------|-------------------|--|-------------|----------|--|----|-------|---|
| | | | - | / | / . | / ' | | | | | | |
| | | | | | | | ره/ | | 10 10 10 10 10 10 10 10 10 10 10 10 10 1 | &V | Wat C | |
| | | , | / / | / , | / , | C. tys | / | , de | not the | | | |
| en de la companya de La companya de la co | | | | . / . | | | ٧/ رخ | .\\\\; | | r/ | | |
| | | 1 1 2 X | idet . | ** | | 87 | Sit? | 8156 | | | | |
| THE TANK BESCHTETAN | | \$ ` /^ | S/\ | 1.80 × | Fe/ | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | | | */ | | | • |
| INSTRUCTION DESCRIPTION | | | | | | | | | • | | | |
| See Table 1 | 1 | 1 | 1 | <u>l</u> 1 | 1 | <u>l</u> | 1 | | | | | |
| | <u>1</u> | 1 1 | <u>l</u> | 1 | 1 1 | 7 | 1 1 | 5⋈ 7 | | | | |
| Enter A with Address | 1 | l l | J. | l l | 2 | 2 | 2 | l l | | | | |
| Enter Bl with Address | ľ | ľ | J. | l l | 5 | 2 | 5 | 1 | | | | |
| Enter B2 with Address Test Index B1 | 5 7 | <u>1</u> | <u> </u> | <u>1</u> | 3 | 3 | 3 | <u> </u> | | | | |
| Test Index 82 | 5 | 5 | 2 | 5 | 3 | 3 | 3 | ē | | | | |
| Load A | 5 | 5 | 5 | 2 | 3 | 3 | 3 | 2 | | | | |
| Load A Complement | 2 | 5 | 2 | 2 | 3 | 3 | 3 | | • | | | |
| Load Left-most Byte Load Right-most Byte | 5 | ט ט | 5 | ח ח | ш П | ש ש | ы Б | ص ح | | | | |
| | 5 | 5 | 5 | 2 | 3 | 3 | 3 | 2 | | | | |
| Add Subtract | 5 | ם ט | 5 | 2 | ח | ח ר | 3 | 2 | | | | |
| Exclusive Or | 5 | 5 | 5 | 5 | 3 | 3 | 3 | 5 | | | | |
| Logical Product | 2 | 2 | 2 | 2 | 3 | 3 | 3 | 2 | | | | |
| Replace Add | 3 3 | m m | 3 | <u>.</u> | 4 | 4 | 4 | חח | | | | |
| Replace Add One Replace Left-most Byte | 3 | 3 | 3 | 3 | 4 | 4 | 4 | 3 | | | | |
| Replace Right-most byte | 3 | 3 | 3 | 3 | 4 | 4 | 4 | 3 | • | | | • |
| Store | 2 | 2 | 5 | 2 | 3 | 3 | 3 | 2 | | | | |
| Store Zeroes | 3 | 3 | 3 | 2 | 3 | 3 | 3 | 3 | | , | | |
| Destructive Load Unconditional Jump | ī | ī | ī | ī | ė | ż | 2 | ī | | | | |
| A Zero Jump | 1 | 1 | 1 | l. | .— | | 5 M M | 1 | ŀ | | | |
| A Nonzero Jump | 1 | 1 | 1 | 1 | | | 5 MM | | ł | | | |
| A Positive Jump A Negative Jump | 7 | 1 | 7 | 7 7 | 5 m m | l | ı | | | | | |
| Condition True Jump | ı | 1 | ı | 1 | Бим | БММ | Бии | l. | 1 | | | |
| Condition False Jump | 11 | 1 | 1 | l l | | | SMM | 1 | | | | |
| Input Block Transfer Output Block Transfer | | | | | 2+k 2+k | | | | | | | • |
| vutput block iransier | 1 HTK | 1 JTK | TALK | 1111 | LETK | LETK | LLTK | 17,6 | 1 | | | |

[■] Load from {A}

Table 3: Instruction Times in Number of Storage Reference Cycles

k is defined in 3.2.4.3

WM Only 1 cycle is required for these instructions when the jump condition is not satisfied.



NO. 5,49,06.00 DATE 10/15/69 PAGE 21 REV. 01

COMPUTER DEVELOPMENT

3.2.5 Instruction Descriptions

Each detailed instruction description begins with a heading that includes the instruction name and the associated hexadecimal code or range of codes.

The instruction descriptions make extensive use of abbreviations that have been previously defined in the preceding sections of this specification. In addition, the subscripts i and f are used to denote finitial and final, respectively, and refer to the contents of registers or storage locations.

Instructions which perform Input/Output are described to the extent that the Normal Channel and Coupler Interfaces may be meaningfully defined in sections 3.2.7 and 3.2.8, respectively. More precise information regarding Normal Channel and Coupler characteristics must be obtained from the appropriate Reference Documents listed in section 2.0.

Instructions which serve no purpose other than to increment the {P} by one are referred to as resulting in no operation.

Instruction words in which bit positions are unused, must have those bits in the zero state. Where unused bits in an instruction word are in the one state, the results of the instruction are undefined. As previous stated, each instruction heading provides the defined decimal code or range of codes.

NOTE: In the case of the Selective Stop Instruction, {DDXX} described in Section 3.2.5.1, since the °s° and °t° fields are unused to the extent that they do not participate in the execution of this instruction, they may be non-zero and are defined as having no effect. Subsequently these fields may be used in this instruction for identification, temporary storage or other program purposes.



NO. 52910600 DATE10/15/69 PAGE 22 REV.01

COMPUTER DEVELOPMENT

1.2.5.1 Selective Stop OO XX

The execution of this instruction is dependent on the state of the $\P NOP-DDP$ signal, a Selective Stop control input on the Station Control Interface defined in Section 3.2.9.

With the "NOP-DD" signal equal to a "one" this instruction results in no operation.

With the "NOP-DD" signal equal to a "zero" this instruction results in an immediate halt of program execution.

Once halted Buffer Controller program execution may be resumed, with the reading of the next instruction at P+1, through the use of additional control input facilities on the Station Control Interface. See section 3.2.9.

3.2.5.2 Selective Set Bit t of A Ol OX

This instruction unconditionally sets bit t of A, where the 4-bit designator t specifies one of the sixteen bit positions in A. The remaining fifteen bits of A are left unchanged.

If bit t of A; was already in the set state, then the instruction effectively results in no operation.

J.2.5.3. Selective Clear Bit t of A D2 DX

This instruction unconditionally clears bit t of A, where the 4-bit designator t specifies one of the 16-bit positions in A. The remaining fifteen bits of A are left unchanged.

If bit t of A; was already in the clear state, then the instruction effectively results in no operation.

3.0.5.4 Selective Complement Bit t of A DB DX

This instruction complements bit t of A. where the 4-bit designator t specifies one of the sixteen bit positions in A. The remaining fifteen bits of A are left unchanged.

The complement operation is performed so that: When bit t of A_i is set, bit t of A_f is clear; When bit t of A_i is clear, bit t of A_f is set.



NO. 52410600 DATE 10/15/69 PAGE 23 REV.01

- COMPUTER DEVELOPMENT

3.2.5.5 Count of Leading Zeroes in A; to Af 04 00

This instruction scans the contents of A; from left to right and transfers the count of leading zeroes into A; as a 5-bit, right-justified quantity. The left-most 11 bits of A; are cleared.

3.2.5.6 Shift A Right, t Places D5 DX and D58X

This instruction shifts the {A} right, t bit positions where t is a 4-bit shift count, SC.

The shift may be circular or end-off. When bit DA of the instruction is a one, the shift is circular with right-most bits shifted end-around into left-most bit positions. When bit DA of the instruction is a zero, the shift is end-off with zeroes inserted into left-most bit positions.

When t = 0 the instruction effectively results in no operation.

1.2.5.7 Transfer A to Bl: {A} + ♥s♥ ♥t♥→Bl Ob XX

This instruction adds the right-most & bits of the instruction word, with zeroes extended to the {A} and transfers the sum to B1.

The state of the Adder Generate Bit is unaltered by the execution of this instruction.

3.2.5.8 Transfer A to B2: {A} + ♥s♥ ♥t♥→B2 □7 XX

This instruction adds the right-most 8 bits of the instruction word, with zeroes extended, to the {A} and transfers the sum to B2.

The state of the Adder Generate Bit is unaltered by the execution of this instruction.



NO. 52410600 DATE 10/15/69 PAGE 24 REV. 01

COMPUTER DEVELOPMENT

1.2.5.9

Set Condition Equal: Internal Tests

DB DX through DB 7X

This instruction forces the state of the Condition Bit to reflect the state of the selected internal test(s).

When bit 09 of the instruction word is a one, the Condition Bit is forced True if the A Register contains an odd number of one bits, or

When bit 10 of the instruction word is a one, the Condition Bit is forced True if the Adder Generate Bit is a one, or

When bit 11 of the instruction word is a one, the Condition Bit is forced True if the right-most bit at the output of the Shift Network, SN15, is a one.

Since the {A} are statically enabled to the input of the Shift Network, the 4-bit Shift Count, t, determines the bit in A which is right shifted to emerge at SN15. The following table provides the hexadecimal values of t with the corresponding bit positions of A which are tested when bit 11 of the instruction word is a one.

| t A | t A | t | A | t | Α |
|------|-------------|---|----|---|------|
| 0 15 | 4 11 | В | 07 | C | 03 |
| 1 14 | 5 10 | 9 | 06 | D | 02 - |
| 2 13 | 6 09 | Α | 05 | Ε | 01 |
| 3 12 | 7 08 | В | 04 | F | 00 |

Since the selected internal tests will force the Condition Bit True on an Vinclusive or basis, all of the selected tests must be zero in order to force the Condition Bit False. Likewise, if bits 19, 10 and 11 of the instruction word are zeroes, the Condition Bit is forced False.

3.2.5.10

Set Condition Equal: Bit t, Channel s 09 XX

This instruction forces the state of the Condition Bit to reflect the state of the selected bit on the selected Normal Input Channel.

Force the Condition Bit True if bit t of Normal Input Channel s is a one; Force the Condition Bit False if bit t of Normal Input Channel s is a zero.

The 4-bit designator s specifies one of sixteen possible Normal Input Channels and the 4-bit designator t specifies one of the sixteen-bit positions to be tested within that channel. If the designated Input Channel is not physically present, the Condition Bit is forced True.



NO. 52410600 DATE 10/15/69 PAGE 25 REV. 01

COMPUTER DEVELOPMENT

3.2.5.11

Selective Set Bit t of Channel s

□A XX

This instruction unconditionally sets bit t of Normal Output Channel s.

The 4-bit designator s specifies one of sixteen possible Normal Output Channels and the 4-bit designator t specifies one of the sixteen bit positions to be set within that channel. The remaining fifteen bits of the channel are left unchanged.

If bit t of channel s was initially in the set state or if Normal Output Channel s is not physically present, the instruction effectively results in no operation.

3.2.5.12

Selective (lear Bit t of Channel s

OB XX

This instruction unconditionally clears bit t of Normal Output Channel s.

The 4-bit designator s specifies one of sixteen possible Normal Output Channels and the 4-bit designator t specifies one of the sixteen bit positions to be cleared within that channel.

If bit t of channel s was initially in the clear state or if Normal Output Channel s is not physically present, the instruction effectively results in no operation.



NO. 52410600 DATE 10/15/69 PAGE ²⁶ REV. 01

COMPUTER DEVELOPMENT

3.2.5.13

Input To A From Channel s

DC XD

This instruction transfers a word from Normal Input Channel s to A.

The 4-bit designator s specifies one of sixteen possible Normal Input Channels.

If Normal Input Channel s is not physically present, {A_f} will consist of all ones; FFFF₁₆.

3.2.5.14

Set Channel s From A

DD XD or DD X8

This instruction sets bits on Normal Output Channel s according to the [A].

When bit 12 of the instruction word is a zero, this instruction sets bits on Normal Output Channel s where corresponding ones are present in A. Where zeros are present in A. corresponding bits on the Normal Output Channel are left unchanged.

When Bit 12 of the instruction word is a one, this instruction sets bits on Normal Output Channel's where corresponding zeros are present in A. Where ones are present in A. corresponding bits on the Normal Output Channel are left unchanged.

The 4-bit designator s specifies one of sixteen possible Normal Output Channels.

If Normal Output Channel s is not physically present, the instruction results in no operation.



NO. 52410600 DATE 10/15/69 PAGE 27 REV. 01

COMPUTER DEVELOPMENT

1.2.5.15

Clear Channel s From A

DE XD or DE X8

This instruction clears bits on Normal Output Channel s according to {A}.

When bit 12 of the instruction word is a zero, this instruction clears bits on Normal Output Channel s where corresponding zeros are present in A. Where ones are present in A. corresponding bits on the Normal Output Channel are left unchanged.

When bit 12 of the instruction word is a one, this instruction clears bits on Normal Output Channel s where corresponding ones are present in A. Where zeros are present in A. corresponding bits on the Normal Channel are left unchanged.

The 4-bit designator s specifies one of sixteen possible Normal Output Channels.

If Normal Output Channel s is not physically present, the instruction results in no operation.

3.2.5.16

Transfer A to Channel s

OF XD or OF X&

This instruction transfers the {A} directly or in one's complement mode to Normal Output Channel s.

When bit 12 of the instruction word is a zero, this instruction force transfers the {A} directly to Normal Output Channel s.

When bit 12 of the instruction word is a one, this instruction force transfers the one's complement of [A] to Normal Output Channel s.

The 4-bit designator s specifies one of sixteen possible Normal Output Channels.

If Normal Output Channel s is not physically present, the instruction results in no operation.



NO. 52410600 DATE¹⁰/15/69 PAGE ²⁸ REV. 01

COMPUTER DEVELOPMENT

1.0.5.17 Add No Address

JO XX

This instruction adds the right-most 8 bits of the instruction word, with zeroes extended, to the {A} $_i$ and transfers the sum to A $_f$

The Adder Generate bit receives the end-off carry from the adder at the time the result is transferred to A.

3.2.5.18

Subtract No Address

ll XX

This instruction subtracts the right-most A bits of the instruction word, with zeroes extended, from the $\{A\}_i$ and transfers the difference to A_f .

The Adder Generate bit receives the end-off carry from the adder at the time the result is transferred to A.

3.2.5.19

Exclusive Or No Address

75 XX

This instruction performs an exclusive or with the right-most & bits of the instruction word and the right-most & bits of Ai and places the result in Af. The left-most & bits of Ai remain unchanged.

The exclusive or operation is performed for the following truth table:

| Bit n of Ai | Bit n of the Immediate Operand | Bit n of A _f |
|-------------|-----------------------------------|-------------------------|
| | | |
| | 0 | |
| 0 | l. | <u> </u> |
| L | 0 | <u>l</u> |
| 1 | l. | |

n = 08 through 15

3.2.5.20

Logical Product No Address

T3 XX

This instruction performs the logical product with the right-most & bits of the instruction word and the right-most &-bits of A; and places the result in Af. The left-most & bits of Af are cleared.

The logical product operation is performed for the following truth table:

| Bit n of Ai | Bit n of the Immediate Operand | Bit n of A _f |
|-------------|-----------------------------------|-------------------------|
| Ω | 0 | 0 |
| | 1 | 0 |
| 1 | 0 | 0 |
| <u>l</u> | 1 | |

n = 08 through 15



SPECIFICATION

NO. 52410600 DATE 10/15/69 PAGE 29 REV. 01

COMPUTER DEVELOPMENT

3.2.5.21

Test Index Bl No Address

]4 XX

This instruction compares the right-most & bits of the instruction word with the right-most & bits initially contained in Bl.

If the quantities are equal, the Condition Bit is forced True and the {Bl}; are left unchanged.

If the quantities are not equal, the Condition Bit is forced False and the {Bl}; are increased by one; {Bl}; $+1 \rightarrow Blf$.

1.2.5.22

Test Index B2 No Address

15 XX

This instruction compares the right-most & bits of the instruction word with the right-most & bits initially contained in B2.

If the quantities are equal, the Condition Bit is forced True and the {B2}; are left unchanged.

If the quantities are not equal, the Condition Bit is forced false and the {B2}; are increased by one; {B2}; + $1 \rightarrow B2$ f.

3.2.5.23

Load A Complement No Address

JP XX

This instruction performs the 2's complement of the rightmost 8 bits of the instruction word, with zeroes extended, and transfers the result to A.

3.2.5.24

Load From {A}; {{A;} + oso oto} -> Af

ъ7 XX

This instruction transfers the {M} to A.

The execution address, M. is formed by adding the right-most 8 bits of the instruction word to the {A};.

3.2.5.25

Enter A With Address

la XX through lfXX

This instruction transfers M to A.

As a result of using the execution address as an operand, four variations of this instruction become noteworthy:

When M = m, the instruction performs what is conventionally described as Enter A.

When $M = \{BL\} + m$ and m = DD, the instruction performs an inter-register transfer from BL to A.

When $M = \{B2\} + m$ and m = DD, the instruction performs an inter-register transfer from B2 to A.

When $M = \{P\} \pm m$ and m = 00, the instruction performs an inter-register transfer from P to A.



NO. 52410600 DATE 10/15/69 PAGE ³⁰ REV. 01

COMPUTER DEVELOPMENT

1.2.5.26

Enter Bl With Address

20 XX through 27 XX

This instruction transfers M to Bl.

As a result of using the execution address as an operand, six variations of this instruction become noteworthy:

When M = m, the instruction performs what is conventionally described as Enter Index.

When M = {Bl} + m, the instruction performs what is conventionally described as Increase Index.

When $M = \{B2\} + m$ and m = DD, the instruction performs an inter-register transfer from B2 to B1.

When $M = \{P\} \pm m$ and m = DD, the instruction performs an inter-register transfer from P to Bl.

When M = {m}, the instruction performs what is conventionally described as Load Index.

When $M = \{BL\} + \{m\}$, the instruction performs an Add to Index operation.

1.2.5.27

Enter B2 With Address

28 XX through 2F XX

This instruction transfers M to B2.

As a result of using the execution address as an operand, six variations of this instruction become noteworthy:

When M = m, the instruction performs what is conventionally described as Enter Index.

When M = {B2} + m, the instruction performs what is conventionally described as Increase Index.

When $M = \{BL\} + m$ and m = DD, the instruction performs an inter-register transfer from BL to B2.

When $M = \{P\} \pm m$ and m = DD, the instruction performs an inter-register transfer from P to B2.

When M = {m}, the instruction performs what is conventionally described as Load Index.

When $M = \{B2\} + \{m\}$, the instruction performs an Add to Index operation.



NO. 52410500 DATE10/15/59 PAGE 31 REV. 01

COMPUTER DEVELOPMENT

1.0.5.28

Test Index Bl

30 XX through 37 XX

This instruction compares the {M} to the {BL}; .

If the quantities are equal, the Condition Bit is forced True and the {Bl}; are left unchanged.

If the quantities are not equal, the Condition Bit is forced False and the {Bl}; are increased by one; {Bl}; +1->Blf.

1.2.5.29

Test Index B2

38 XX through 3F XX

This instruction compares the $\{M\}$ to the $\{B2\}_i$.

If the quantities are equal, the Condition Bit is forced True and the {B2}; are left unchanged.

If the quantities are not equal, the Condition Bit is forced False and the {B2}; are increased by one; {B2}; +1 \rightarrow B2_f.

3.2.5.30

Load A

40 XX through 47 XX

This instruction transfers the {M} to A.

3.2.5.31

Load A Complement

48 XX through 4F XX

This instruction transfers the 2's complement of the $\{M\}$ to A.

Although taking the 2's complement of the quantities 0000 and 8000 leaves the numbers unaltered, the hardware does not detect them as exceptions.

3.2.5.32

Load Left-most Byte

50 XX through 57 XX

This instruction transfers the left-most byte from the execution address M to the right-most byte position of A.

The left-most byte position of Af is cleared.

3.2.5.33

Load Right-most Byte

58 XX through 5F XX

This instruction transfers the right-most byte from the execution address M to the right-most byte position of A $_{\bullet}$

The left-most byte position of Af is cleared.



NO. 52410600 DATE10/15/69 PAGE 32 REV. 01

COMPUTER DEVELOPMENT

1.2.5.34

Add

Ы□ XX through Ь7 XX

This instruction adds {M} to {A}; and transfers the sum to ${\rm A}_{\rm f}\text{-}$

The Adder Generate Bit receives the end-off carry from adder at the time the result is transferred to Af.

3.2.5.35

Subtract

68 XX through 6F XX

This instruction subtracts the {M} from the {A} $_i$ and transfers the difference to $\mathbf{A}_{\mathbf{f}}$

The Adder Generate bit receives the end-off carry from the adder at the time the result is transferred to Af.

3.2.5.36

Exclusive Or

70 XX through 77 XX

This instruction performs an exclusive or with the $\{M\}$ and $\{A\}$; and transfers the result to A_f .

The exclusive or operation is performed for the following truth table:

| Bit n of Ai | Bit n of the Storage Operand | Bit n of A _f |
|-------------|---------------------------------|-------------------------|
| 0 | 0 | 0 |
| 0 | <u> </u> | 1 |
|], | 0 | 1 |
| l | 1 | 0 |

n = 00 through 15

3.2.5.37

Logical Product

78 XX through 7F XX

This instruction performs a logical product with the {M} and the {A}; and transfers the result to A.

The logical product operation is performed for the following truth table:

| Bit n of the Storage Operand | Bitn of A _f |
|---------------------------------|------------------------|
| | |
| 0 | 0 |
| l | Ò |
| | |
| 1 | 1 |
| | |

n= 00 through 15



NO. 52410600 DATE¹⁰/15/69 PAGE 33 REV.01

COMPUTER DEVELOPMENT -

| 3.2.5.38 | Replace Add | 80 XX through 87 XX | | | | | |
|----------|--|--|--|--|--|--|--|
| | This instruction adds the $\{M\}_i$ to the $\{A\}_i$ and transfers the sum to A_f . The $\{A\}_f$ are then stored at M . | | | | | | |
| | The Adder Generate bit receives the end the adder at the time the sum is transf | -off carry from erred to A _f . | | | | | |
| 3.2.5.39 | Replace Add One | 88 XX through 8F XX | | | | | |
| | This instruction adds one to the {M} $_{i}$ as sum to A_{f} . The {A} $_{f}$ are then stored at | nd transfers the M. | | | | | |
| | The Adder Generate bit receives the end the adder at the time the sum is transf | -off carry from erred to A. | | | | | |
| 3.2.5.40 | Replace Left-most Byte | 9D XX through 97 XX | | | | | |
| | This instruction stores the right-most the left-most byte position at M. The at M is left unchanged and the $\{A\}_f = \{a\}_f = $ | right-most byte | | | | | |
| 3.2.5.41 | Replace Right-most Byte | 98 XX through 9F XX | | | | | |
| | This instruction stores the right-most the right-most byte position at M. The M is left unchanged and the {A} _f = {M} _f | e left-most byte at | | | | | |
| 3.2.5.42 | Store | AD XX through A7 XX | | | | | |
| | This instruction stores [A] at M. | | | | | | |
| 3.2.5.43 | Store Zeroes | AB XX through AF XX | | | | | |
| | This instruction stores zeroes at M. | | | | | | |
| 3.2.5.44 | Destructive Load | BD XX through B7 XX | | | | | |
| | | | | | | | |

This instruction transfers the {M} $_{i}$ to \mathbf{A}_{f} and stores zeroes at M.



NO. 52410600 DATE 10/15/69 PAGE 34 REV. 01

COMPUTER DEVELOPMENT

| 3.2. | 5.45 | Jump | Instructions |
|------|------|----------|--------------|
| | | | |

Only jump instructions are capable of using execution address M as the address of the next instruction. The exercise of this capability is referred to as a jump exit.

Unless a jump exit is specified, all instructions perform a normal exit in which the address of the next instruction is formed by adding one to the address of the current instruction. Conditional jump instructions for which the jump conditions are not met, perform a normal exit.

Unconditional Jump 3.2.5.45.1

B& XX through BF XX

This instruction unconditionally performs a jump exit.

3.2.5.45.2 A Zero Jump

CD XX through C7 XX

This instruction performs a jump exit if the {A} consists entirely of zeroes.

3.2.5.45.3 A Nonzero Jump

CB XX through CF XX

This instruction performs a jump exit if the {A} does not consist entirely of zeroes.

7.2.5.4

A Positive Jump

DD XX through D7 XX

This instruction performs a jump exit if the {A} consists of a positively signed quantity.

3.2.5.45.5

A Negative Jump

DB XX through DF XX

This instruction performs a jump exit if the {A} consists of a negatively signed quantity.

3.2.5.45.6 | Condition True Jump

ED XX through E7 XX

This instruction performs a jump exit if the Condition Bit is True.

3.2.5.45.7

| Condition False Jump

E& XX through EF XX

This instruction performs a jump exit if the Condition Bit is False.



NO. 52410600 DATE 10/15/69 PAGE 35 REV. 01

COMPUTER DEVELOPMENT

1-0-5-46

Input Block Transfer

FO XX through F7 XX

This instruction transfers data from the Coupler Interface into Buffer Controller Storage beginning at the execution address. M. This instruction requires that the {A}; be equal to the 2's complement of the number of words to be transferred.

Initiation: When the "Ready" signal on the Coupler Interface is a zero at the time this instruction is read from storage, the Condition Bit is forced False and the instruction performs an immediate normal exit with the {A}; left unchanged. When the "Ready" signal on the Coupler Interface is a one at the time this instruction is read from Storage, the execution address, M, is formed and transferred to the Storage Address Register, S. See section 3.2.5.2.1 for a description of the "Ready" signal.

Transfer: At the time each input word is supplied to the Coupler Interface, a storage reference cycle is performed to store the word at the address contained in S, to increase the {A} by one, and to increase the {S} by one.

Termination: The instruction terminates the input transfer, performs a normal exit, and forces the Condition Bit True when increasing the {A} by one results in the {A} becoming equal to zero. The instruction terminates the input transfer, performs a normal exit and forces the Condition Bit False when a Terminate signal is received on the Coupler Interface. See Section 3.2.8.2.3.

Notes: If the {A}; are equal to zero, the number of words to be transferred is translated as 65,536][].

When execution of this instruction leaves the Condition Bit True, it indicates that the "Ready" signal was initially a one and that the designated number of input words was transferred to Buffer Controller Storage.

When execution of this instruction leaves the Condition Bit False, it indicates that the "Ready" signal was initially a zero or that a "Terminate" signal was received on the Coupler Interface. The {A}f may be interpreted in order to determine the number of words, if any, transferred to Buffer Controller Storage.



NO. 52410600 DATE 10/15/69 PAGE 36 REV.01

- COMPUTER DEVELOPMENT

0utput Block Transfer

Få XX through FF XX

Beginning at execution address, M, this instruction transfers data from Buffer Controller Storage to the Coupler Interface. This instruction requires that the {A}; be equal to the 2's complement of the number of words to be transferred.

Initiation: When the "Ready" signal on the Coupler Interface is a zero at the time this instruction is read from storage, the Condition Bit is forced False and the instruction performs an immediate normal exit with the {A}; left unchanged. When the "Ready" signal on the Coupler Interface is a one at the time this instruction is read from storage, the execution address, M, is formed and transferred to the Storage Address Register, S.

Transfer: A storage reference cycle is performed to read each output word from the address contained in S, increase the {A} by one and increase the {S} by one. Each output word is present on the Coupler Interface until accepted {*Reply*} or rejected {*Terminate*} according to the description of Control Signals in Section 3.2.8.

Termination: This instruction terminates the output transfer, performs a normal exit, and forces the Condition Bit True at the time the last output word, {A} = zero, is accepted on the Coupler Interface. This instruction terminates the output transfer, performs a normal exit, and forces the Condition Bit False at the time an output word is rejected by a Terminate signal on the Coupler Interface.

Notes: If the {A}; are equal to zero, the number of words to be transferred is interpreted as 65,536,70.

When execution of this instruction leaves the Condition Bit True, it indicates that the Ready Signal was initially a one and that the designated number of output words were transferred from Buffer Controller Storage and accepted at the Coupler Interface.

When execution of this instruction leaves the Condition Bit False, it inidicates that the Ready Signal was initially a zero or that a Terminate signal was received on the Coupler Interface. The {A}_f may be interpreted in order to determine the number of words transferred from Buffer Controller Storage to the Coupler Interface.



NO. 5241.0600 DATE 10/15/69 PAGE 37 REV. 01

- COMPUTER DEVELOPMENT

1.2.6 Storage Interface

The Storage Interface is defined as the 55 unique signals that link the Buffer Controller Control Section to its Storage Section. These signals are implemented using the TCS differential transmission scheme described in Engineering Specification 11834700, Section 6.10.2. They are functionally grouped into the three major categories of Control, Address and Data.

3.2.6.1 Storage Control Signals

Two storage control signals are generated by the Control Section and consist of an Access Command and a Write Command. A third control signal, Master Clear, is also available from the Control Section to the Storage Interface.

Note: The Buffer Controller requires that the Storage Unit be self-timed for all operations internal to itself.

1.2.6.]. Access Command

The access command is a 15 to 25 n/s pulse which initiates the storage reference cycle. The minimum time from the leading edge of one access command pulse to the leading edge of the next access command pulse is 200 n/s. See Figures 2a and 2b, page 40.

3.2.6.1.2 Write Command

The write command is a control signal that is stable at the leading edge of the access command and remains unchanged for a minimum of 175 n/s thereafter. The one state of this signal commands the storage section to write new information at the selected storage location. The zero state of this signal commands the storage section to read information from the selected storage location. See Figures 2a and 2b, page 40.

1.2.6.1.3 Master Clear

The Master Clear signal is not originated by the Buffer Controller but is received on the Station Control Interface and repeated by the Control Section for transmission to the Storage Unit. {See Section 3.2.9 for a description of the Master Clear inputs to the Buffer Controller.}

1.0.6.2 Storage Address

The sixteen address lines provided at the Storage Interface are stable at the leading edge of the access command and remain unchanged for a minimum of 175 n/s thereafter. These address lines determine which storage word is selected from a maximum of 65.53610. See Figures 2a and 2b. Page 40.




NO. 52410600 DATE 10/15/69 PAGE 38 REV. 01

COMPUTER DEVELOPMENT

1.2.6.3 Storage Data

Eighteen data lines are available for transmission of information read from storage and la data lines are available for transmission of information written into storage.

With respect to the Storage Section, each word consists of IA bits with no special significance attached to the position of bits within each word. However, Read and Write Data line bit positions must appropriately correspond. With respect to the Control Section of the Buffer Controller, the IA bits within each storage word are designated as follows:



1.2.6.3.1 Read Data Lines

The 18 lines associated with information read from storage are referred to as read data lines. During storage references in which the write command is a zero, these lines become stable a maximum of 90 n/s after the leading edge of the access command and remain stable for a minimum of 60 n/s thereafter. See Figure 2a, page 40.

J.2.6.3.2 Write Data Lines

The 18 lines associated with information to be written into storage are referred to as write data lines. During storage references in which the write command is a one, the write data lines supply stable levels to the Storage Section a maximum of 25 n/s after the leading edge of the access command and remain stable for a minimum of 175 n/s thereafter. See Figure 2b on page 40.



NO. 52410600 DATE 10/15/69 PAGE 39 REV. 01

- COMPUTER DEVELOPMENT

1.1.b.4 Special Storage Controls

In addition to the 55 signals previously defined for the Storage Interface, the following 6 signals are required to facilitate the implementation of Storage Units with cycle times in the range of .2u/s to 1.1u/s.

These six signals are implemented using the TCS single-ended transmission scheme described in Engineering Specification 11834700. Section 10.6.1.

1.2.6.4.1 Crystal Input and Feedback Controls

Two signals are required to interface the Buffer Controller with a crystal whose frequency is a function of the cycle/access time of the Storage Unit. Since the crystal amplifier and count down logic are located within the Control Section of the Buffer Controller the crystal connections on the Storage Interface consist of an input signal and a feedback signal.

The crystal for which these connections are intended is a 32 pfd, .005% frequency tolerance crystal in the 20Mz to 3.6Mz range.

Crystal frequency, F, is related to storage times according to the following:

1/{f/4} = Storage cycle
1/{f/2} = Storage access + 10n/s

1.2.6.4.2 End of Access/Cycle Input Controls

In response to each Access Command, the Storage Unit must provide two 15 to 25 n/s pulses at separate input terminals to the Storage Interface. The first of these pulses must occur at the end of access time. The second pulse must occur at the end of cycle time.

1.2.6.4.3 End of Access/Cycle Output Controls

Following each Access Command the Buffer Controller generates two 15 to 25 n/s pulses at separate output terminals on the Storage Interface. The first of these pulses occurs at an optimized Pend of access time. The second pulse occurs at an optimized Pend of cycle time.

Note: For a 200 n/s Storage Unit, the inputs required by section 3.2.6.4.2 will be accommodated by the outputs provided in Section 3.2.6.4.3.

The Crystal Input terminal described in Section 3.2.6.4.1 will accept a standard TCS single-ended input when a logical clocking mechanism is desirable.



NO. 52410600 DATE 10/15/69 PAGE 40 REV. 01




Figure 2b: Write Storage Reference

Figures 2a and 2b: Storage Reference Timing

*Note: Crystal tolerance of .005% will permit the 200 n/s nominal cycle time to decrease to 199.990 n/s, minimum.



NO. 52410600 DATE 10/15/69 PAGE 41 REV.01

COMPUTER DEVELOPMENT

Normal Channel Interface

The Normal Channel Interface is defined as the 144 signals which are used to interface the Buffer Controller with a maximum of 16 Normal Input Channels and 16 Normal Output Channels. These signals are implemented using the TCS single-ended transmission scheme described in Engineering Specification 11834700. Section 10.6.1. They are functionally grouped into the three major categories of Output Control. Input Select and Data.

1.2.7.1 Normal Output Channel Control Signals

32 Normal Output Channel control signals are generated by the Control Section and consist of 16 set channel commands and 16 clear channel commands.

3.2.7.1.1 Set Channel Commands

A unique set channel command is generated within the Control Section for each of the 16 possible Normal Output Channels.

A set channel command is nominally an AD n/s pulse that occurs centered in the LAD n/s channel data pulses. A set channel command occurs only for the specified channel during instructions which require a ones or forced transfer to a Normal Output Channel. See Figure 3a, page 44, for variations from nominal conditions.

3.2.7.1.2 Clear Channel Command

A unique clear channel command is generated for each of the 16 possible Normal Output Channels.

A clear channel command is nominally an 80 n/s pulse that occurs centered in the 180 n/s channel data pulses. A clear channel command occurs only for the specified channel during instructions which require a vzeroes or vforced transfer to a Normal Output Channel. See Figure 3a, page 44, for variations from nominal conditions.

The Normal Output Channels are master cleared by disabling the channel data {forcing zeroes} and simultaneously enabling all sixteen of the clear channel commands. Master Clear on the Normal Channel Interface is performed by the Buffer Controller when a Clear Channel or Master Clear Signal is received on the Station Control Interface. {*CIrChI*; *MC* or *MC-S*} as defined in Section 3.2.9.



NO.52410600 DATE 10/15/69 PAGE 42 REV.01

COMPUTER DEVELOPMENT

1.2.7.2 Channel Select Signals

A unique channel select signal is generated by the Control Section for each of the 15 possible Normal Input Channels. These signals result from continuous translation of the channel designation bit positions {OB through 11} of each word read from storage. Input data must be available from the selected Normal Input Channel within 100 n/s of the leading edge of the channel select signal and remain stable for 60 n/s thereafter. See Figure 36, page 44.

Normal Channel Data

The Normal Channel Data interface provides 4 input terminals per bit, 16 bits parallel, for Normal Input Channel data and 2 output terminals per bit, 16 bits parallel, for Normal Output Channel data.

Use of the input terminals on the part of the Normal Input Channels must be conditioned by the channel select signals previously defined in 3.2.7.2.

Use of the output terminals on the part of the Normal Output Channels must be conditioned by the set channel commands and clear channel commands previously defined in 3.2.7.1.1 and 3.2.7.1.2, respectively.

1.2.7.3.1 Normal Input Channel Data

for each of the 16 bit positions, the 4 input terminals on this interface are anded together within the Buffer Controller. As a result of this and fan-in, each input terminal must have the following Boolean expression: Channel s Data Channel s Selected thannel s Selected. Unused input terminals may be left open funwired since an open at the and fan-in will be interpreted as a level; Channels Channel bits which are not physically present will be statically translated as Selected.

When Normal Input Channel requirements exceed the fan-in capability of this interface, the Normal Input Channels must perform the supplementary fan-in-for an example of how typical Normal Input Channels might utilize this input data interface, see Figure 4 on page 45.




NO. 52410600 DATE 10/15 /69 PAGE 43 REV. 01

COMPUTER DEVELOPMENT

3.2.7.3.2 Normal Output Channel Data

Data to the Normal Output Channels is provided in both the true and negated {l's complement} state for each of the lb bit positions. Where Normal Output Channel loading requirements exceed the capabilities of these two outputs per bit, the Normal Output Channels must perform the supplementary fanout.

Each output terminal on this interface may reflect the {A}, the L's complement of the {A}, the binary decode of a 4-bit designator t, or the L's complement of the binary decode of a 4-bit designator t. During a Master Clear or Clear Channel operation, each of the Lb output terminals supplying true state data will be forced to a *D* level and each of the Lb output terminals supplying negated {L's complement} state data will be forced to a *D* level.



NOTE: As a result of the Normal Output Channel Data dependency on the translation of each instruction word, the information available on this interface should only be used in conjunction with the Set and Clear Channel Commands.



NO. 52410600 DATE10/15/69 PAGE 44 REV. 01




Figure 3a: Normal Output Channel Timing




Figure 3b: Normal Input Channel Timing

Figures 3a and 3b: Normal Channel Timing



NO. 52410600 DATE 10/15/69 PAGE 45 REV. 01

COMPUTER DEVELOPMENT




FIGURE 4: TYPICAL NORMAL INPUT CHANNEL CONFIGURATION



NO. 52410600 DATE10/15 /69 PAGE 46 REV. 01

COMPUTER DEVELOPMENT .

1.7.8 Coupler Interface

The Coupler Interface consists of 43 signals which are used to interface the Buffer Controller with a Coupler. These signals are implemented using the TCS single-ended transmission scheme described in Engineering Specification 11834700, Section 10.6.1. They are functionally grouped into the three major categories of Controls to the Coupler, Controls from the Coupler and Data.

When Coupler requirements exceed this single set of interface signals, the Coupler must provide the supplementary fan-in and fan-out facilities. Special purpose control and status signals between the Buffer Controller and the Coupler may be created through the use of Normal Channel facilities. However, it is the responsibility of the Coupler to functionally and physically define these 'auxiliary interface' signals.

1.7.A.1 Controls to the Coupler

1.7.A.L.L Output Ready

A 15 to 25 n/s pulse from the Control Section of the Buffer Controller, whose leading edge indicates that data from Buffer Controller Storage is ready {deskewed} at the Coupler Interface. This signal occurs during Output Block Transfer instructions only.

1.2.8.1.2 Input Request

A 15 to 25 n/s pulse from the Control Section of the Buffer Controller, whose leading edge indicates that data to Buffer Controller Storage is required at the Coupler Interface. This signal occurs during Input Block Transfer instruction only.

1.2.8.1.3 Parity Strobe

A 15 to 25 n/s pulse from the Control Section of the Buffer Controller whose leading edge serves two purposes. It indicates that the Parity Check signals described in Section 3.2.8.3 are stable. In addition, it indicates that the current input data, being supplied to the interface by the Coupler, has been accepted by the Buffer Controller and is no longer required in a stable state. This signal occurs during Input Block Transfer instructions only.

3.2.8.1.4 Master Clear

This signal provides a means for clearing registers and controls within the Coupler. The Master Clear signal is not originated by the Buffer Controller but is received on the Station Control Interface and repeated by the Control Section for transmission to the Coupler. [See Section 3.2.9] for a description of the Master Clear inputs to the Buffer Controller.



NO. 52410600 DATE^{10/15}/69 PAGE 47 REV. 01

- COMPUTER DEVELOPMENT

1.0.A.D Controls from the Coupler

Since Coupler activity is fundamentally asynchronous to the Buffer Controller, the facility for resynchronizing the signals on this interface is included in the Control Section of the Buffer Controller.

3.2.8.2.1 Ready

The Ready Signal is a level indicating in its 'one' state that the Coupler will provide an immediate response for the initial data exchange(s) of an Input Block Transfer or Output Block Transfer instruction. In its 'Zero' state this signal indicates that, on the part of the Coupler, an unpredictable period of time may transpire before the initial data exchange(s) will occur for an Input Block Transfer or Output Block Transfer instruction.

For a description of the effects of this signal on the execution of the Input Block Transfer and Output Block Transfer instructions, see Section 3.2.5.46 and 3.2.5.47, respectively.

Use of this signal is optional to the extent that the Coupler may provide a static 'one' on this line.

1-2-8-2-3 Reply

a 15 to 25 n/s pulse whose leading edge indicates to the Buffer Controller that output data has been accepted by the Coupler or that input data is available from the Coupler. This Control Signal must occur only in response to Output Ready or Input Request Signals from the Buffer Controller. See Section 3.2.8.3.

1.2.A.2.3 Terminate

A 15 to 25 n/s pulse which indicates the termination of an Input Block Transfer or Output Block Transfer instruction on the part of the Coupler. This signal must occur only in place of the Reply.

For a description of the effects of this Signal on Input Block Transfer and Output Block Transfer instructions see Section 3.2.5.46 and 3.2.5.47, respectively.

NOTE: When a Terminate Signal occurs in response to an Input Request Signal, the Buffer Controller will not provide a Parity Strobe Signal.



NO.52410600 DATE10/15/69 PAGE 48 REV.01

COMPUTER DEVELOPMENT .

1.2.8.3 Coupler Data Interface

16 input terminals are available for data transmission from the Coupler to Buffer Controller Storage. Two Parity Check Signals are returned to the Coupler which reflect the odd parity computed by the Buffer Controller for the left-most and right-most bytes received on these 16 input terminals.

16 Output Signals along with 2 Parity bits, one for each byte in the output word, are available for transmission of data from Buffer Controller Storage to the Coupler.

3-2-8-3-1 Coupler Input Data

Data from the Coupler to these 16 input terminals must be stable at the leading edge of the Reply Signal and remain stable until the leading edge of the Parity Strobe Signal.

At the time the input data is written into Buffer Controller Storage, odd parity bits are computed separately in the Buffer Controller for the left-most and right-most byte positions of the 16-bit word. These two parity bits, referred to as Parity Check Signals, are available as outputs to the Coupler for transmission parity checking. The Parity Strobe Signal also provides the timing reference for these Signals.

For timing relationships during input operations from the Coupler, see Figure 5a, page 49.

1-2-8-3-2 Coupler Output Data

Output data to the Coupler, consisting of a 16-bit word and a parity bits is provided along with an Output Ready Signal whose leading edge indicates that the data is stable. Output data remains stable until, and for a minimum of 100 n/s after, a Reply or Terminate Signal is received by the Buffer Controller.


At the time each output word is read from Buffer Controller Storage, odd parity bits are computed separately for the right-most and left-most byte positions of the 16-bit word. These Output Parity Signals may be used by the Coupler for transmission parity and are on separate output terminals from the Parity Check Signals described in Section 3.2.8.3.1.


For timing relationships during output operations to the Coupler, see Figure 5b, page 49.



NO. 52410600 DATE 10/15/69 PAGE 49 REV.01

COMPUTER DEVELOPMENT





Output Ready

Reply




Figure 5b: Output Block Transfer Timing

Figure 5a and 5b: Coupler Interface Timing

{See page 50 for additional comments}



NO. 52410600 DATE 10/15/69 PAGE 50 REV. 01

COMPUTER DEVELOPMENT

1.2.8.4 Coupler Interface Data Rate

In addition to storage reference cycle time, the data rates on the Coupler Interface are determined by the response time of the Coupler.

In Figure 5a on page 49, the time between the leading edge of the Input Request and leading edge of the Reply is not designated since it is a function of the Coupler. This is also true for Figure 5b on page 45, with respect to the Output Ready and Reply signal timing.

A Reply signal may be received on the Coupler Interface as soon as the leading edge of an Input Request or Output Ready signal occurs; minimum response time may be equal to zero.

The Coupler data rate may be maintained equal to the storage cycle rate, provided the response time of the Reply signal to Input Requests and Output Ready signals is equal to or less than one-half the memory cycle time minus 60 n/s.

For a 200 n/s Storage Unit the maximum allowable response time for each Reply would be 40 n/s in order to maintain a 5 MHZ data rate.

For a 1.1 u/s Storage Unit the maximum allowable response time for each Reply would be 490 n/s in order to maintain a 909 KHZ data rate.

Maintaining the Coupler data rate equal to the storage cycle rate is contingent on keeping each Reply response time within the timing constraints of the crystal such that resynchronization of the Reply is not required.

When the response time of any Reply signal exceeds the timing constraints of the crystal, storage reference cycles for the remainder of that Block Transfer instruction are performed in an on demand mode, asynchronous to the crystal. Resynchronization with the crystal is performed only at the completion of such a Block Transfer Instruction and may require one additional storage reference cycle time, maximum.

The on demand mode of operation initiates storage reference cycles whenever a Reply signal is received on the Coupler Interface and an End of Cycle {Storage Not Busy} signal is received on the Storage Interface for any previously initiated storage reference cycle. Since this mode of operation does not use the crystal for its time base but depends on the End of Cycle signal {a delayed Access Command}, then an additional 35 n/s per storage reference cycle must be allowed for worst case component tolerances.

Resynchronization of Terminate signals is unconditional and requires from one storage reference cycle time minimum to 1.5 storage reference cycle times maximum.



NO. 52410600 DATE 10/15/69 PAGE 51 REV.01

COMPUTER DEVELOPMENT .

3.2.9 Station Control Interface

The Station Control Interface consists of 123 signals and provides the facilities for externally controlling and monitoring certain Buffer Controller operations. These signals are implemented using the TCS single-ended transmission scheme described in Engineering Specification 11834700. Throughout this specification the "negative logic" convention described in Section 6.4 of Engineering Specification 11834700 is directly applicable. However: "Open" inputs will be interpreted as logical "1's" for only those signals where it is so described: "Grounded" inputs are permissable for interpretation as logical "0's" for only those signals where it is so described.

3.2.9.1 Pluggable Station Control Signals

Ilb signals are available at the contacts of four blpin connectors in order to provide pluggability for these key signals.

The pluggable nature of this substantial portion of the Station Control Interface enhances manufacturability and maintainability of the Buffer Controller as a component. Standardization of these features is assured only to the extent that Station utilization of this interface maintains its integrity. Since these signals already represent an optimized minimal concession for Buffer Controller maintenance, their availability (direct or indirect) for this purpose is vital.

The inputs to the Buffer Controller from this pluggable control interface will be interpreted as ones when left open and will be interpreted as zeroes when grounded except where otherwise stated.

NOTE: The TCS single-ended transmission scheme requires a 100 ohm characteristic impedance which is maintained in the wiring by twisting each signal wire with a ground wire: 116 signals + 116 grounds = 232 connector contacts. Three contacts in each 61-pin connector are unused:58 x 4 = 232 connector contacts.



NO. 52410600 DATE 10/15/69 PAGE 52 REV. 01

COMPUTER DEVELOPMENT

1.2.9.1.1 PAP Register Entry {SETA00 through SETA15, CLR-AR}

Each of the 16 bit positions in A may be separately set by the appropriate input signal on this interface. The 17th input signal clears all of the bits in A.

These input signals are effective at the zero level or when the input terminal is grounded through a series resistance of 100 ohms. These input terminals must not be grounded directly. When set and clear inputs occur simultaneously, the {A} are undefined.

3.2.9.1.2 PP Register Entry {SETP00 through SETP15, CLEARP}

Each of the 16 bit positions in P may be separately set by the appropriate input signal on this interface. The 17th input signal clears all of the bits in P.

These input signals are effective at the zero level or when the input terminal is grounded through a series resistance of 100 ohms. {These input terminals must not be grounded directly}. When set and clear inputs occur simultaneously the {P} are undefined.

The Storage Address Register, S, also receives these signals and reacts identically to the ${\mathbb R}$ Register with respect to this interface.

3.2.9.1.3 Adder Display [REG-DD through REG-15].

These 16 status output signals reflect the sum being formed by the Adder in the Buffer Controller Arithmetic Section.

See Sections 3.2.9.1.5 through 3.2.9.1.13 for a description of Augend and Addend inputs to the Adder.

3.2.9.1.4 °P° Register Display {PRS-00 through PRS-15}

These 16 status output Signals reflect the {P}. If, during the course of program execution, the Buffer Controller is stopped, the {P} will always be one greater than the address of the current instruction.



NO. 52410600 DATE10/15/69 PAGE 53 REV. 01

- COMPUTER DEVELOPMENT -

1.2.9.1.5 A Register Select {SEL-AR}

When the Buffer Controller is stopped, a logical one on this input terminal will cause the {A} to be statically enabled to the Adder as an Augend input.

3.2.9.1.6 S Register Select {SEL-SR}

When the Buffer Controller is stopped, a logical one on this input terminal will cause the {S} to be statically enabled to the Adder as an Augend input.

3.2.9.1.7 Bl Register Select {SEL-Bl}

When the Buffer Controller is stopped, a logical one on this input terminal will cause the {Bl} to be statically enabled to the Adder as an Augend input.

3.2.9.1.8 B2 Register Select {SEL-B2}

When the Buffer Controller is stopped, a logical one on this input terminal will cause the {B2} to be statically enabled to the Adder as an Augend input.

1.2.9.1.9 Not X Register Select {SEL-NX}

When the Buffer Controller is stopped a logical one on this input terminal will cause the l's complement of the {X} to be statically enabled to the Adder as an Addend input. NOTE: The Exchange Register, X, contains the one's complement of the data read from Storage.

3.2.9.1.10 X Register Select {SEL-XR}

When the Buffer Controller is stopped a logical one on this input terminal will cause the {X} to be statically enabled to the Adder as an Addend input.

3.2.9.1.11 Tt Designator Select {SEL-T}

When the Buffer Controller is stopped a logical one on this input terminal will cause the 15-bit translation of the $^{\circ}t^{\circ}$ designator to be statically enabled to the Adder as an Addend input. NOTE: This 15-bit translation consists of 15 zeroes and a one with the one appearing in the bit position designated by the $^{\circ}t^{\circ}$ field of the last word read from Storage.

3.2.9.1.12 Not ot Designator Select {SEL-NT}

When the Buffer Controller is stopped a logical one on this input terminal will cause the l's complement of the lb-bit translation of the $^{\circ}\text{t}^{\circ}$ designator to be statically enabled to the Adder as an Addend input.



NO. 52410600 DATE 10/15/69 PAGE 54 REV.01

COMPUTER DEVELOPMENT

1.2.9.1.13 Augend and Addend Not Selected {ADDOFF}

When the Buffer (ontroller is stopped, a logical one on this interface will enable addend and augend inputs to the adder to be determined by the instruction function and cycle translations. Whenever adder inputs are selected by means of the signals described in 3.2.9.1.5 through 3.2.9.1.12 then this signal must be a logical zero in order to prevent the Buffer Controller from internally enabling addend and/or augend inputs.

Note: When the Buffer Controller is running, the input signals described in Sections 3-2-9-1-5 through 3-2-9-1-13 have no effect.

3.2.9.1.14 Breakpoint Address {BKP-00 through BKP-15}

These 16 input lines are compared to the instruction and operand addresses within the Buffer Controller. In the event of a comparison, the Buffer Controller will inspect the input signals described in sections 3.2.9.1.15 and 3.2.9.1.16 to determine if a breakpoint stop should occur.

1.2.9.1.15 Breakpoint Instruction Select {BPI}

When this input signal is a logical zero, and a comparison exists between the current instruction address and the Breakpoint Address inputs, then the Buffer Controller will stop at the end of the current storage reference cycle.

3.2.9.1.16 Breakpoint Operand Select (BPO)

When this signal is a logical zero, and a comparison exists between the current operand address and the Breakpoint Address inputs, then the Buffer Controller will stop at the end of the current storage reference cycle.

Note: Following a breakpoint stop, Buffer Controller operation may be resumed through the use of GO input(s) on the Station Control Interface. See Sections 3.2.9.1.20 and 3.2.9.2.1.



NO. 52410600 DATE 10/15/69 PAGE 55 REV.01

COMPUTER DEVELOPMENT

3.2.9.1.17 Parity Error {PE-ID}

This output status line provides, at the logical one level, a Buffer Controller storage parity error indication. For each storage reference cycle that reads a 16-bit word, the parity bit for that word is checked for correctness within the Buffer Controller. This parity check occurs unconditionally and once an error has been detected, it is stored in the parity error flip-flop. Once set, the parity error flip-flop, which drives this output status line, will remain at the one level until a Master Clear or Parity Error Clear is performed.

3.2.9.1.18 Parity Error (lear {(LR-PE}

A logical zero on this input terminal will result in the application of a clear {reset} signal to the parity error flip-flop which provides the status described in Section 3.2.9.1.17.

Note: If this input terminal is left at the zero level continuously, parity error status {Section 3.2.9.1.17} will consist of a 10 to 30 n/s pulse for each memory reference cycle in which a parity error occurs.

3.2.9.1.19 Stop On Parity Error Select (EN-PE)

A logical zero on this input terminal will cause the Buffer (ontroller to stop at the end of any storage reference cycle in which a parity error is detected. This stop, when selected, is contingent on parity error detection, not on parity error status. Thus, the Buffer Controller will not stop for parity errors which occurred prior to the time this input terminal went to the zero level.



NO. 52410600 DATE 10/15/69 PAGE 56 REV.01

COMPUTER DEVELOPMENT

1.2.1.1.20 Go Switch Inputs (GO-S and GO-S)

Two input terminals are provided for interfacing the break-before-make contacts of a GOO switch with the control section of the Buffer Controller. One terminal is intended for connection to the normally closed contact of the switch, is normally at the zero level and is referred to as the \$\sigma600\$ input. The other terminal is intended for connection to the normally open contact of the switch, is normally at the one level, and is referred to as the \$\sigma 60 \stacks input. For each depression of this make-before-break switch: the control section of the Buffer Controller will resynchronize the switch action and begin performing storage reference cycles. The state of the switch is monitored so that irrespective of contact bounce, the switch contacts must be returned to their normal state before the GO operation may be repeated. Depression of the switch while the Buffer Controller is already running will have no effect.

{2-9012} dots qot2 [5-1-9-5-8

At the logical zero level this input will cause the Buffer Controller to stop at the end of the current instruction. This input signal is resynchronized by the control section of the Buffer Controller and will result in an "Instruction Step" mode of operation if left at the zero level during 60 operations.

3.2.9.1.22 Master Clear Switch {MC-S}

At the logical zero level this input will result in stopping the Buffer Controller and causing a clear of its controls and addressable {A: BL: B2: and P} registers. This input is repeated for transmission on the Storage: Normal Channel: and Coupler Interfaces: as described in Sections 3.2.6.1.3: 3.2.7.1.2: and 3.2.8.1.4: respectively.

This signal is not resynchronized and may cause storage parity errors unless utilized only when the Buffer Controller is stopped. This statement is also true for the 34 signals defined in Sections 3.2.9.1.1 and 3.2.9.1.2. the A and P Register Entry inputs.



NO. 52410600 DATE 10/15/69 PAGE 57 REV.01

COMPUTER DEVELOPMENT

3.2.9.1.23 Instruction Step {INSTRS}

This input signal is identical to the Stop Switch input described in Section 3.2.9.1.21.

3.2.9.1.24 Cycle Stop {CYCLES}

This input signal is identical to the Stop Switch input described in Section 3.2.9.1.21 with the exception that the resynchronization is performed such that the Buffer Controller will stop at the end of the current storage reference cycle regardless of its relationship to the end of the current instruction.

3.2.9.1.25 Enter Mode (ENTER)

When this input signal is a logical zero; each storage reference cycle performed by the Buffer Controller transfers the {P} to the Storage Address Register; S; stores the {A} at the location designated by {S}; and increases the {P} by one. The function translations are disabled {forced to zeroes} so that in all other respects the Buffer Controller executes a Selective Stop instruction as described in Section 3.2.5.].

Note: This input is not resynchronized and should not change state while the Buffer Controller is running.

{933W2} show dasms 42.1.6.2.E

When this input signal is a logical zero: each storage reference cycle performed by the Buffer Controller transfers the {S} plus one to the P and S registers: reads the contents of the storage location designated by the {S}: and transfers the l's complement of the storage word to the Exchange Register: X. {For the first storage reference cycle after the P and S Registers have been cleared: the increment of these registers is disabled in order to maintain correspondence between these address registers and the {X}}. The function translations are disabled {forced to zeroes} so that in all other respects the Buffer Controller executes a Selective Stop instruction as described in Section 3.2.5.1.

Note: This input is not resynchronized and should not change state while the Buffer Controller is running.



NO. 52410600 DATE 10/15/69 PAGE 58 REV. 01

- COMPUTER DEVELOPMENT

3.2.9.].27 Selective Stop (NOP-00)

When this input is a logical zero the Selective Stop instruction described in Section 3.2.5.1 will result in a stop at the end of the current storage reference cycle. A logical one on this input terminal will cause the selective stop instruction to be interpreted as a no-op according to the description in Section 3.2.5.1.

Note: This signal is not resynchronized and should not change state while the Buffer Controller is running.

3.2.9.1.28 Clear Channel {CLRCHL}

A logical zero on this input terminal will result in a clear of the Normal Output Channels as described in Section 3.2.7.1.2.

3.2.9.1.29 Timing Margins (SLOW-A, FAST-A, SLOW-B, FAST-B)

Four input terminals are provided which, at the logical zero level, impose timing margins on operations internal to the Buffer Controller as well as timing variances on its interfaces.

The use of timing margins tends to simulate <code>%worst</code> case <code>%</code> conditions within the Buffer Controller. If the distribution of the circuits in key areas of the Buffer Controller are such that a <code>%worst</code> case <code>%</code> condition exists with normal timing then the Buffer Controller cannot be assumed to run reliably under timing margins. The use of timing margins is intended to identify the areas where <code>%worst</code> case <code>%</code> conditions exist so these potential problem areas can be investigated as maintenance time permits.

When the SLOW—A input terminal is at a zero level, internal timing pulses which occur over the first half of each storage reference cycle are increased in width and distributed over a longer period by approximately 8%.

When the FAST—A input terminal is at a zero level, internal timing pulses which occur over the first half of each storage reference cycle are decreased in width and distributed over a shorter period by approximately 8%.

When the \$1.00-B input terminal is at a zero level: internal timing pulses which occur over the second half of each storage reference cycle are increased in width and distributed over a longer period by approximately 8%.

When the FAST-B input terminal is at a zero level; internal timing pulses which occur over the second half of each storage reference cycle are decreased in width and distributed over a shorter period by approximately 8%.

The use of timing margins does not affect the frequency of storage reference cycles except in the case of Block Transfer Instructions for which the crystal-controlled frequency cannot be maintained by the Coupler.



NO. 52410600 DATE 10/15/69 PAGE 59 REV. 01

COMPUTER DEVELOPMENT

3.2.9.1.30 Not Running Status {RUN-ID}

At the one level this output status signal indicates that the Buffer Controller is stopped. In this state, Buffer Controller operation may be initiated only through the use of one of the 60 operations defined in Sections 3.2.9.1.20 and 3.2.9.2.1.

3.2.9.1.31 RNI Status {RNI-ID}

At the one level this output status signal indicates that the current storage reference cycle is for the purpose of reading an instruction.

3.2.9.1.32 RADR Status (RAD-ID)

At the one level this output status signal indicates that the current storage reference cycle is for the purpose of reading an address during the execution of an instruction which specifies indirect addressing.

3.2.9.1.33 ROP Status {ROP-ID}

At the one level, this output status signal indicates that the current storage reference cycle is for the purpose of reading an operand.

IdI-0121 Status (210-11)

At the one level this output status signal indicates that the current storage reference cycle is for the purpose of storing an operand.

Note: The RNI: RADR: and ROP status signals defined in Sections 3.2.9.1.32 -> 3.2.9.1.33: respectively: are unconditionally at the zero level when the Buffer Controller is stopped and the Augend and Addend Not Selected input defined in Section 3.2.9.1.13 is at the zero level.

3.2.9.1.35 Jump Condition Met Status {JPM-ID}

At the one level this output status signal indicates the current instruction is a Jump and that the conditions for the Jump to occur are satisfied. During an Unconditional Jump, this signal is unconditionally at the one level.



NO. 52410600 DATE 10/15/69 PAGE 60 REV.01

COMPUTER DEVELOPMENT

3.2.9.2 Non-Pluggable Station Control Signals

These 7 signals are physically available on the Buffer Controller backpanel, use the single-ended transmission scheme described in Engineering Specification 11834700, and interpret open inputs as logical ones. Grounded inputs will be interpreted as logical zeroes unless otherwise specified.

3.2.9.2.1 Not Go {GO}

At the logical zero level this signal constitutes a 60 command to the Buffer Controller. The signal is resynchronized and results in the initiation of Buffer Controller storage reference cycles. This input is monitored by the Buffer Controller such that it must be returned to the one level before the 60 operation may be repeated. No allowance is made for contact bounce since it is not intended for direct connection to a switch.

Note: This signal interacts with the facility described in Section 3.2.9.1.20 to the extent that its usage is constrained to the time when the 60 switch contacts are in their normal {switch released} positions or where the switch is not used, the inputs are biased to simulate the normal positions.

19072} qot2 toN 5.5.P.5.E

This input signal is functionally identical to the Stop Switch Input described in Section 3.2.9.1.21.

3.2.9.2.3 Not Master Clear {MC}

This input signal is functionally identical to the Master Clear Switch Input described in Section 3.2.9.1.22.

3.2.9.2.4 Enable Storage Write {DIS-ST}

At the zero level this input signal prevents the transmission of the Write Command on the Storage Interface as defined in Section 3.2.6.1.2.

This signal is not resynchronized and may result in Storage Parity Errors unless its state is changed only when the Buffer Controller is stopped or when the Buffer Controller is performing a storage reference cycle for which the Write Command is unused.



NO. 52410600 DATE 10/15/69 PAGE 61 REV.01

COMPUTER DEVELOPMENT

3.2.9.2.5 Not Force Function (FORCEF)

Prior to the utilization of this input signal at the zero level, the Buffer Controller must be Stopped and Master Cleared, in that order.

At the zero level this signal results in forcing the Function translations to an FXDD, Input Block Transfer or Output Block Transfer instruction. In addition, bit positions DD through D3 of A are forced to the one state so that a word count of 4,09b is designated as a maximum block length.

At the time a 60 operation is performed, {see Sections 3.2.9.1.20 and 3.2.9.2.1}, the Buffer Controller will perform an RNI storage reference cycle without changing the Function translations so that an Input Block Transfer or Output Block Transfer instruction will be executed exactly as described in Sections 3.2.5.46 and 3.2.5.47 respectively.

During the time this input signal is at the zero level, the Force Function Select input described in Section 3.2.9.2.6 determines whether an Input Block Transfer or Output Block Transfer will be forced.

Note: Prior to the GO command, the Ready input on the Coupler interface should be at a one level to prevent an immediate exit from the Block Transfer instruction. Prior to the completion of the Block Transfer, this FORCEF input terminal should be returned to the one level to prevent an immediate repetition of the Block Transfer instruction simulation. The End of Block Transfer Status signal described in Section 3.2.9.2.7 occurs 100 n/s prior to the latest time possible for returning the FORCEF input terminal to the Tone level without repeating the I/O operation. The FORCEF input signal may consist of a 10 n/s minimum, zero-going pulse. This input terminal must not be directly grounded.

1.2.9.2.6 Force Function Select {EN-OUT}

During the time the Not Force Function input, described in Section 3.2.9.2.5, is at the zero level, the Force Function Select input determines whether an Input Block Transfer or Output Block Transfer Instruction will be forced. When this input terminal is grounded for at a zero level; the Not Force Function zero-going input will result in an Input Block Transfer. When this input terminal is open for at a one level; the Not Force Function zero-going input will result in an Output Block Transfer.



NO: 52410600 DATE 10/15/69 PAGE 62 REV: 01

COMPUTER DEVELOPMENT

3.2.9.2.7 End of Block Transfer Status {EOP-(C}

This output status line consists of a 15 to 25 n/s pulse which occurs at the end of each Input and Output Block Transfer instruction.

This pulse accompanies the last Output Ready signal on the Coupler Interface {Section 3.2.8.2.1} for each Output Block Transfer Instruction {Section 3.2.5.47}. Whenever output data is rejected on the Coupler Interface through the use of a Terminate signal {Section 3.2.8.2.3}, this pulse will also occur during the resultant exit from the Output Block Transfer instruction.

During Input Block Transfer instructions this pulse occurs after a Terminate signal, or a Reply signal for the final Input Request, has been received on the Coupler Interface. The End of Block Transfer Status pulse occurs at the time an additional Input Request would have occurred had the Input Block Transfer Instruction not performed an exit.



NO. 52410600 DATE 10/15/69 PAGE 63 REV. 01

COMPUTER DEVELOPMENT

3.3 Physical Requirements

The Buffer Controller consists of one backpanel and 17 50-PAKs of Register and Control logic. The backpanel includes wiring designated by logic, power, connector, plug, and hand-tab wire lists.

Chassis space, D.C. power, and forced air cooling must be provided by the equipment/cabinetry in which the Buffer Controller serves as a component.

The Buffer Controller requires a 4096, 18-bit word Storage Unit as a minimal addition, in order to achieve its intended functions as a programmable, master control element.

3.3.1 Backpanel and 50-PAKs

The 25 50-PAK position backpanel will accommodate, in addition to the 17 50-PAKs of Buffer Controller logic, & Normal Input Channels on 2 50-PAKs, & Normal Output Channels on 4 50-PAKs, and Coupler/Station logic on 3 50-PAKs.

The backpanel is approximately 14 inches high by 14 inches wide. An allowance of 10' in depth will accommodate the backpanel with inserted 50-PAKs and backpanel wiring.

The Backpanel with 50-PAKs, wiring and connectors/plugs weighs approximately 35 lbs., uncrated.

3.3.1.1 Materials/Workmanship

The following documents shall apply:

| Engr/CDC Spec. | Title |
|----------------|--|
| 20277200 | Three-layer Printed Circuit Board |
| 11828700 | General Quality Specification for Intebrid and Integrated Circuits |
| 11845900 | Workmanship Specification for CDC Manufactured Intebrid Circuits |
| 10750300 | General Quality Requirements |
| 52302000 | Performance Specification for Connector Plates |

3.3.2.2 Interchangeability

Of the 17 50-PAKs of Register and Control logic there are 9 unique types. Since four of these unique types are used more than once, their interchangeability within the Buffer Controller should be exploited for maintenance/manufacturing checkout purposes.

The FRIOI proper is not directly interchangeable with any previous programmed controller including the FF406.



NO. 52410600 DATE 10/15/69 PAGE 64 REV.01

COMPUTER DEVELOPMENT .

3.3.2 Interfaces

In order to standardize the Storage, Normal Channel, Coupler and Station Control Interfaces into a physical as well as logical configuration, the mechanical connections to these interfaces have been extended beyond the 1750-PAK locations occupied by the Buffer Controller proper, for a majority of these signals.

3.3.2.1 Storage Interface

The Storage Interface signals are available on two 61-pin plugs with the signal allocation shown in Tables 4 and 5 on pages 67 and 68, respectively.

The left-most 4 bits of the 16-bit Storage Address are not available on the 61-pin plugs which accommodate all other Storage Interface signals. These Address bits are available on the backpanel as described in Table 14 on page 80

3.3.2.2 Coupler Interface

Coupler Interface signals are available at backpanel 5D-PAK locations outside of the 17 5D-PAK locations occupied by the Buffer Controller proper. The allocation of these signals is shown in Table 6 on Pages 69 and 7D.

3.3.2.3 Normal Channel Interface

Normal Channel Controls and Data for Input and Output Channels D through ? are available at backpanel 5D-PAK locations outside of the %? 5D-PAK locations occupied by the Buffer Controller proper. The allocation of these signals is shown in Table ? on Pages ?1, ?2 and ?3.

Normal Channel Controls and Data for Input and Output Channels & through F are available at backpanel 50-PAK locations occupied by the Buffer Controller, proper The allocation of these signals is shown in Table & on Pages 74 and 75.

3.3.2.4 Station Control Interface

Pluggable Station Control Interface signals are available on four 61-pin connectors with the signal allocation shown in Tables 9 through 12 on Pages 76 through 79.

Non-pluggable Station Control Interface signals are available at backpanel 50-PAK locations occupied by the Buffer Controller proper. The allocation of these signals is shown in Table 13 on Page 80.



NO. 52410600 DATE 10/15/69 PAGE 65 REV. 01

COMPUTER DEVELOPMENT

3.4 Power

The following voltages at the indicated amperages are required by the 17 50-PAKs of Buffer Controller logic.

| Nominal Requirements | Worst Case Component Tolerances and +10% Voltage Margins |
|----------------------|---|
| -6.0V @ 76A | -6.6V @ 102A |
| -2.0V @ 26.7A | -2.2V @ 32A |
| +6.0V @ 3A | +6.6V @ 4A |
| 1,725 BTU/Hr. | ₹,500 BTU/Hr• |

These requirements include an allowance of -6V @ 2A. -2V @ 1A. and +6V @ 4A for a pluggable maintenance comsole. See Engineering Specification 58018900.

These voltages are available on the female contacts of Power Connector Jl with +6V on contact #1. -6V on contact #2. -2V on contact #3 and ground on contacts #4 and #5.

3.5 Environmental Requirements

The requirements of Engineering Standard 1.30.011, section 3.12 shall be met.

for the operating state temperature range of 40-120°F the following minimum air velocity and volume is required.

1000 linear feet per minute

T.L MTBF

The MTBF goal for the Buffer Controller [excluding Storage, Normal Channels, and Coupler] shall be 36,000 hours.

3.7 MTTR

With the maintenance philosophy based on repair through replacement of the smallest pluggable component, the MTTR for the Buffer Controller is estimated at .6 hours.



NO. 52410600 DATE 10/15/69 PAGE 66 REV. 01

COMPUTER DEVELOPMENT

3.8 Useful Life

Buffer Controller failure mechanisms are primarily of a random catastrophic nature, {solder connections, Intebrids, etc.,}. 50-PAK connectors/backpanel contacts have a useful life of 500 cycles, {50-PAK removal and insertion}, minimum per 50-PAK location.

Implementation of the Buffer Controller as a component will result in additional useful life factors {motors, switches, etc.} which are outside the scope of this specification.

4.D TEST REQUIREMENTS

Modular test should include the exchange of 50-PAKs by type, such that the entire Normal Channel Interface may be tested using only those facilities for Channels 0 through 7.

Modular test should employ an "Echo" Coupler as a test fixture for the purpose of checking-out the Coupler Interface.

5.0 PREPARATION FOR DELIVERY

The requirements of CDC-SPEC 10120300 shall apply as described in the Packaging Section. The Buffer Controller shall be considered as a Class A-1 item with respect to packaging requirements.



NO. 52410600 DATE 10/15/69 PAGE 67 REV.01

COMPUTER DEVELOPMENT

Storage Interface Plug 1 {PO1}

| Connector Pin | Signal Name | Function | |
|---|--|--|--|
| A1/A2 | SRM-04 | Storage Address: Bit 04 | |
| A3/A4 | 05 | 05 | |
| A5/A6 | 06 | 06 | |
| A7/A8, | 07 | 07 | |
| A8/PA | 08 | 08 | |
| 81/82 | PO-M9Z | Storage Address: Bit O9 | |
| 83/84 | 10 | 10 | |
| 85/86 | 11 | 11 | |
| 87/88 | 12 | 12 | |
| 89/810 | 13 | 13 | |
| C1/C2 C3/C4 C5/CL C7/CB~ C9/C10 | SRM-14 SRM-15 ST0-00 01 02 | Storage Address: Bit 14 Storage Address: Bit 15 Write Data: Bit 00 01 02 | |
| D1/D2 | ST 0-03 | Write Data, Bit 03 | |
| D3/D4 | 04 | 04 | |
| D5/D6 | 05 | 05 | |
| D7/D8 | 06 | 06 | |
| D9/D10 | 07 | 07 | |
| E1/E2 | 80-0 TZ | Write Data: Bit O8 | |
| E3/E4 | PO | 09 | |
| E5/EL | 10 | 10 | |
| E7/E8 | 11 | 11 | |
| E9/E10 | 11 | 12 | |
| F1/F2 | 27 0-13 | Write Data, Bit 13 | |
| F3/F4 | 14 | 14 | |
| F5/F6 | 15 | 15 | |
| F7/F8 | 16 | 16 | |

NOTE: All signals are differential with true state levels on odd numbered pins and negated levels on even numbered companion pins.

Table 4: Storage Interface POL



NO. 52410600 DATE 10/15/69 PAGE 68 REV. 01

COMPUTER DEVELOPMENT

Storage Interface Plug 2 {PD2}

| Conne ctor Pin | Signal Name | Function |
|--|---|--|
| AL/AZ AA/EA AS/AL A7/A8 A1/AB | SPARE SPARE ST0-50 51 52 | Read Data , Bit 00 01 02 |
| 81/82 | ST 0-53 | Read Data , Bit 03 |
| 83/84 | 54 | 04 |
| 85/85 | 55 | 05 |
| 87/88 | 56 | 06 |
| 89/810 | 57 | 07 |
| C1/C2 | \$7 0-58 | Read Data, Bit 08 |
| C3/C4 | 59 | 09 |
| C5/C6 | 60 | 10 |
| C7/C8 | 61 | 11 |
| C9/C1D | 62 | 12 |
| D1/D2 D3/D4 D5/D6 D7/D8 D1/D10 | ST 0 - 6 3 6 4 6 5 7 6 6 S PARE | Read Data, Bit 13 14 15 16 {P.B.} |
| E1/E2 | XTAL | Crystal Input |
| E3/E4 | TOXTAL | Crystal Feedback |
| E5/E6 | STO-RQ | Access Command |
| E7/E8 | V055 | End of Access to Storage |
| E9/E10 | WRITE | Write Command |
| F1/F2 | VD10 | End of Cycle to Storage |
| F3/F4 | MC-ZT0 | Master Clear to Storage |
| F5/F6 | E0A | End of Access from Storage |
| F7/F8 | E0C | Enc of Cycle from Storage |

NOTE: Differential signals have their true state on odd numbered pins and negated levels on even numbered companion pins. Single-ended signals are on odd numbered pins with ground on even numbered companion pins.

Table 5: Storage Interface PD2



SPECIFICATION

NO. 52410600

DATE 10/15/69

PAGE 69

COMPUTER DEVELOPMENT

Coupler Interface: Data and Controls to the Coupler

| 50-PAK | Connector | Signal | Function |
|-------------------------------------|--|-------------------------------------|--|
| Location | Pins | Name | |
| \\ 1\\ (10 | D3/22 | CC0-00 | Coupler Output Data, Bit 00 |
| | F3/33 | 01 | 01 |
| | F2/32 | 02 | 02 |
| | B1/14 | 03 | 03 |
| | G3/A2 | 04 | 04 |
| | G2/A5 | 05 | 05 |
| | I3/E5 | 06 | 06 |
| | M2/M5 | 07 | 07 |
| A 1BOO | D3/13 F3/A2 F3/A5 B1/O1 G3/65 G2/B5 I3/G5 M2/N5 | CCO-DA | Coupler Output Data, Bit DA 09 10 11 12 13 14 15 |
| A 1 A O O | L3/K5 | CCO-16 | Coupler Output Parity, Bit 16 |
| A 1 B O O | L3/L5 | CCO-17 | Coupler Output Parity, Bit 17 |
| V T V O T V T V O D V T V O T | TO/E4 HO/C4 N3/05 L7/J5 | OUTRDY INPREQ CK-PAR MC-CC | Output Ready to the Coupler Input Request to the Coupler Parity Strobe to the Coupler Master Clear to the Coupler |

NOTE: All signals are TCS single-ended with connector pins to the left of the slash/asterisk designated as the signal pins and the companion contacts to the right of the slash/asterisk designated as ground.

Table 5: Coupler Interface, Output



NO. 5241,0600 DATE 10/15/69 PAGE 70 **REV.** 01

COMPUTER DEVELOPMENT

Coupler Interface:

Data and Controls from the Coupler [Parity bits to the Coupler based on

| Input Data | } |
|------------|---|
|------------|---|

| 50-PAK Location | Connector Pins | Signal Name | Function |
|-------------------------------------|--|--|---|
| A], A [] | GO™Al FO™3O Gl™A4 Kl™H4 MO™L4 Ml™M4 Wl™54 VO™5O | CCI-00 01 02 03 04 05 06 07 | Coupler Input Data, Bit 00 01 02 03 04 05 06 |
| ALBOO | GD∞C4 FD∞Al Gl∞B4 Kl∞J4 MD∞O4 Ml∞N4 Wl∞Sl VO∞41 | CCI-08 09 10 11 12 13 14 15 | Coupler Input Data, Bit O8 09 10 11 12 13 14 15 |
| V 1 V O J V 1 V O J | D2/25 | CCI-16 | Computed Parity: Left-most Input byte Computer Parity: Right-most Input byte |
| V 1 V O 1 V 1 V O 1 V 1 V O 1 | B2×15 E2×35 (2×12 | CREADY CREPLY CCTERM | Ready from the Coupler Reply from the Coupler Terminate from the Coupler |

NOTE: All signals are TCS single-ended with connector pins to the left of the slash/asterisk designated as the signal pins and the companion contacts to the right of the slash/asterisk designated as ground.

Table 6A: Coupler Interface, Input



NO. 52410600 DATE 10/15/69 PAGE 71 REV.01

COMPUTER DEVELOPMENT

Normal Input Channels $\mathbf{0} \longrightarrow 7$: Select and Data Interface

| E 18. I decides des sets seu antiques de l'acceptant de l'est de l'acceptant de l'est de l'acceptant de l'est de l'acceptant de l'acceptant de l'est d | - | | |
|--|---|--|---|
| 50-PAK Location | Connector Pins | Signal Name | Function |
| A T B T S | Blwl4 G0MA1 M1MM4 R0MV4 B1M01 G0MC4 M1MN4 R0MX4 | SEL-IO I1 I2 I3 I4 I5 I6 V I7 | Select Normal Input Channel D 2 3 4 5 6 7 |
| \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | Clwll Clwld TlwZ4 NDwO4 HDwC4 IlwD4 SDwX4 NlwN4 H3wC5 G2wA5 C3wl3 B2wl5 R3wV5 M3wL5 L2wU5 | 103-00 01 02 03 04 05 06 07 08 09 10 12 13 | Normal Input Channels O-3, Data Bit OD OL O2 O3 O4 O5 O6 O7 O8 O9 LO L1 L2 L3 L4 L5 |
| AIBIZ | Clwl4 COwll Tlw3l NOwP4 HOwE4 IlwF4 SOwZl N1w04 H3wE5 G2wB5 C3wl2 B2wO2 R3wX5 L2wM5 | 147-00 01 02 04 05 06 07 08 09 10 11 12 13 14 15 | Normal Input Channels 4-7, Data Bit 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 |

All signals are TCS single-ended with signal connector pins designated to the left of the asterisk and unique companion ground connections designated to the right of the asterisk.



NO.52410600 DATE 10-15-69 PAGE 72 REV.01

COMPUTER DEVELOPMENT

NORMAL OUTPUT CHANNELS U-7, SET/CLEAR COMMANDS AND DATA INTERFACE

| 5D-PAK LOCATION | CONNECTOR PINS | SIGNAL NAME | FUNCTION |
|---|---|---|---|
| VTVTT VTVTT VTVTT VTVTO VTVTO VTVTO VTVTO | WO/51 W3/53 W3/52 W0/50 W0/51 W3/53 W3/53 | CLR-00 01 02 03 04 05 06 07 | Clear Normal Output Channel D 1 2 3 4 5 6 |
| VPBPP VPBPP VPBPP VPBPO VPBPO VPBPO VPBPO | VO/50 U2/35 U2/42 VO/41 VO/50 U2/35 U2/42 VO/41 | SET - 00 01 02 03 04 05 06 07 | Set Normal Output Channel D 2 3 4 5 6 |
| APBPP YEST | C1/11 C0/10 F0/30 H1/84 C1/11 C0/10 F0/30 H1/84 C1/14 C0/11 F0/A1 F0/A1 H1/D4 | NC 0-00 NC 0-01 NC 0-02 NC 0-04 NC 0-04 NC 0-06 NC 0-06 NC 0-08 NC 0-08 NC 0-10 NC 0-11 NC 0-12 NC 0-13 NC 0-14 NC 0-15 | Normal Output Channels O-7: Data Bit OD Data Bit DO Data Bit LO |

All signals are TCS single-ended with the signal connector pins designated to the left of the slash and unique companion ground connections designated to the right of the slash.

Table 7A: Normal Channel Interface, Output 0-7



NO. 52410600 DATE 10/15/69 PAGE 73 REV. 01

COMPUTER DEVELOPMENT

The following Backpanel inter-connections provide Normal Output Channels 0 -> 7 with fan-out for Set and Clear Channel Commands as well as Normal Output Channel Data by daisy-chaining.

| AlAlD-Wlw54 AlBlD-G2/B5 CLR-OD AlBlD-X2∞62 AlAlD-L2/J5 Ol AlBlD-X2∞62 AlBlD-L2/M5 O2 AlBlD-Wl∞51 AlAlD-G2/A5 O3 AlAll-Wl∞51 AlBll-G2/B5 O4 AlBll-X2∞62 AlAll-L2/J5 O5 | |
|---|-------|
| Alalo-x2∞62 Alblo-L2/M5 O2 Alblo-w1∞51 Alalo-G2/A5 O3 Alalo-w1∞51 Alblo-G2/B5 O4 Alblo-x2∞62 Alalo-L2/J5 O5 | |
| Albin-wim51 Alain-g2/A5 O3 Alain-wim51 Albin-g2/B5 O4 Albin-x2mb2 Alain-l2/J5 O5 | |
| Alal-wl™51 Alal-c2/B5 04 Albl-x2™62 Alal-c2/J5 05 | |
| A1811-X5M65 A1A11-L2/J5 05 | |
| | • |
| | |
| Alall-X5∞P5 | |
| AlBl1-W1∞51 AlAll-G2/A5 ¥ 07 | |
| Alalo-Olaga Alblo-E3/A2 SET-OD | |
| A1810-V3M45 A1A10-K3/I5 01 | |
| A1A10-V3M53 A1B10-K3/K5 02 | |
| Alalo-F3/33 VENTO-DIALA PEMIU-DIALA | |
| Alall-Niman Albir-Las OA | |
| A1811-A3M45 A1A11-K3/I5 05 | |
| Alall-Vamea Albll-Ka/Ka Job | |
| Albi-Ul∞34 AlAl-F3/33 V ◊? | |
| Alalo-Dl∞34 Alall-Nl/N4 NCO-DD | |
| ALALO-BOMOL ALALL-PL/54 MNCO-OL | |
| Alalo-Gl∞A4 Alall-Rl/W4 NCO-O2 | |
| Alalo-Ho⊷C4 Alal-To/Zl MNCO-O3 | |
| AlAll-Dl™S4 AlAlD-Nl/N4 NCO-D4 | |
| ^LALL-BO∞OL ALALO-PL/S4 MCO-O5 | * * * |
| Alall-Gl∞A4 Alald-Rl/W4 NCO-Db | |
| Alall-HO∞C4 Alalo-TO/Zl MNCO-O7 | • |
| VCO-OP VCO-OP | 1 |
| AlBlu-Bu∞oo AlBlu-Pl/U4 MCO-O9 | |
| AlBll-Rl/Y4 NCO-lo | |
| Albin-Homey Albit-To/30 MCO-li | |
| VTBTT-DT₩54 VTQ-TS | |
| A_BBD™OD A_BD_\U4 ₩NCO13 | |
| AlBll-Gl∞B4 AlBld-Rl/Y4 NCO-l4 | ÷ , |
| A 1,B 1,1-H 0 № E 4 A 1,B 1,0-T 0/30 № N C 0-1,5 | |

Table 78: Normal Channel Interface, Output D -> 7, Daisy-Chained



NO. 52410600 DATE 10/15/69 PAGE 74 **REV.** 01

COMPUTER DEVELOPMENT

Normal Input Channels & > F: Select and Data Interface

| | | • | |
|----------------------------|---|--|--|
| 50-PAK Location | Connector Pins | Signal Name | Function |
| A1A07 | KO∞I4 MO∞L4 K1∞H4 L1∞J4 DO∞21 G1∞A4 J1∞F4 H1∞B4 | SEL-IA I9 IA IB IC ID IE V IF | Select Normal Input Channel & 9 A B C D E |
| SDAIA FOBIA POBIA | LO/I4 J1/F4 J0/G4 G0/A1 L0/L4 J1/H4 J0/I4 G0/C4 L0/I4 J1/F4 J0/G4 G0/A1 L0/L4 J1/H4 J0/I4 | 188-00 02 03 04 05 07 08 09 10 12 14 14 15 | Normal Input Channels 8-B, Data Bit 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 |
| ALADZ ALADG POALA POBLA | M1/M4 IO/E4 KO/I4 H1/B4 M1/N4 IO/G4 KO/K4 H1/D4 M1/M4 IO/E4 KO/I4 H1/B4 M1/N4 IO/G4 KO/K4 H1/D4 | ICF-00 01 02 03 04 05 06 07 08 09 10 13 14 15 | Normal Input Channels C-F, Data Bit 00 01 02 03 04 05 05 06 07 08 09 10 11 12 13 14 15 |

All signals are TCS single-ended with signal connector pins designated to the left of the asterisks/slashes and unique companion ground connections designated to the right of the asterisks/slashes.

Table A: Nammal Channel Trainer

PRINTED IN U.S.A.



NO. 52410600 DATE 10/15/69 PAGE 75 REV.01

COMPUTER DEVELOPMENT

Normal Output Channels A→F, Set/Clear Commands and Data Interface

| 50-PAK Location | Connector Pins | Signal Name | Function | |
|-------------------------|--|--|-----------------------------|---|
| A1A07 | X1×61 X0×60 W1×54 W0×51 T1×Z4 U0×40 U1×41 V0×50 | CLR-D8 09 0A 0B 0C 0D 0E V 0F | Clear Normal Output Channel | 8 9 A B C D E F |
| A1A07 | QD×T4 P1×54 PD×R4 01×Q4 R1×W4 SD×X4 S1×Y4 TD×Z1 | SET~DA 09 0A 0B 0C 0D 0E 0F | Set Normal Output Channel | В В С D E F |
| ADADA ADADA ADADA | JB | NCO-DD NCO-D1 NCO-D2 NCO-D3 NCO-D4 NCO-D5 NCO-D6 NCO-D7 NCO-D8 NCO-D9 NCO-1D NCO-11 NCO-12 NCO-12 NCO-13 NCO-14 NCO-15 | Normal Output Channels A-F, | Data Bit 00 Data Bit 01 Data Bit 02 Data Bit 03 Data Bit 04 Data Bit 05 Data Bit 05 Data Bit 06 Data Bit 07 Data Bit 07 Data Bit 07 Data Bit 10 Data Bit 11 Data Bit 12 Data Bit 13 Data Bit 14 Data Bit 15 |

Table &A: Normal Channel Interface, Output &->F

NOTE: All signals are TCS single-ended with the connector pin to the left of the asterisk designated as the signal pin and the companion connection to the right of the asterisk being designated as ground.



NO. 52410600 DATE _ 10/15/69

PAGE 75 **REV.** 01

COMPUTER DEVELOPMENT -

Station Control Interface: Pluggable Signals {JOL}

| Connector Pins | Signal Name | Function |
|--|----------------------------------|---|
| 5A\1A | PRS-00 | PP Register Display, Bit 00 |
| PA\EA | 01 | 01 |
| BA\2A | 02 | 02 |
| BA\7A | 03 | 03 |
| O1A\PA | 04 | 04 |
| 81/82 83/84 85/86 87/88 89/810 | PRS-05 06 07 08 V 09 | PP Register Display, Bit O5 Ob O7 O8 O9 |
| C1/C2 | PRS-10 | ♥P♥ Register Display, Bit 10 |
| C3/C4 | 11 | 11 |
| C5/C6 | 13 | 12 |
| C7/C8 | 13 | 13 |
| C7/C10 | 14 | 14 |
| D1/D2 | PRS-15 | ▽P▽ Register Display, Bit 15 |
| D3/D4 | JPM-ID | Jump Condition Met Status |
| D5/D6 | RNI-ID | Read Next Instruction Status |
| D7/D8 | RAD-ID | Read Address Status |
| D1/P0 | ROP-ID | Read Operand Status |
| E1/E2 E3/E4 E5/E6 E7/E8 E9/E10 | A 03 BKb-00 25 210-11 | Store Operand Status Breakpoint Address, Bit OO Ol Ol Ol Ol |
| F1/F2 | BKP-04 | Breakpoint Address, Bit 04 |
| F3/F4 | 05 | 05 |
| F5/F6 | 06 | 06 |
| F7/F8 | 07 | 07 |

NOTE: All signals are TCS single-ended and are assigned to even-numbered connector pins with the odd-numbered companion pins at ground.

Table 9: Station Control Interface, JOL



NO. 52410600 DATE 10/15/69 PAGE 77 REV.01

COMPUTER DEVELOPMENT

Station Control Interface: Pluggable Signals [JO2]

| Connector pins | Signal Name | Funct ion |
|--|--|--|
| SA\LA PA\EA AA\ZA AA\SA OLA\PA | REG-00 01 02 03 V 04 | Adder Display, Bit OO Ol O2 O3 O4 |
| 81/82 83/84 85/86 87/88 89/810 | REG-05 06 07 08 09 | Adder Display, Bit O5 Ob O7 O8 O9 |
| C1/C2 C3/C4 C5/C L C7/C8 C1/C10 | REG-10 11 12 13 14 | Adder Display, Bit 10 12 13 14 |
| D1/D2 D3/D4 D5/D6 D7/D8 D1/D10 | REG-15 SEL-B1 SEL-B2 SEL-AR SEL-SR | Adder Display, Bit 15 Bl Register Select B2 Register Select A Register Select S Register Select |
| E1/E2 E3/E4 E5/E6 E7/E8 E9/E10 | ADDOFF FAST-A SLOW-A FAST-B SLOW-B | Augend and Addend Not Selected Timing Margins, 1st Half Fast Timing Margins, 1st Half Slow Timing Margins, 2nd Half Fast Timing Margins, 2nd Half Slow |
| F1/F2 F3/F4 F5/F6 F7/F8 | SEL-NT SEL-T SEL-XR SEL-NX | Not ot Designator Select ot Designator Select X Register Select Not X Register Select |

NOTE: All signals are TCS single-ended and are assigned to evennumbered connector pins with the odd-numbered companion pins at ground.

Table 10: (ontrol Interface, JO2



NO. 52410600 DATE 10/15/69 PAGE 78 REV.01

COMPUTER DEVELOPMENT

Station Control Interface: Pluggable Signals {JO3}

| Connector Pins | Signal Name | Function |
|--|--|---|
| 5A\LA | SETADD | VAV Register Entry, Bit 00 |
| PA\EA | 01 | 01 |
| JA\2A | 02 | 02 |
| BA\7A | 03 | 03 |
| OLA\PA | 04 | 04 |
| B1/B2 | SETA05 | ♥A♥ Register Entry, Bit O5 |
| B3/B4 | 06 | Ob |
| B5/B6 | 07 | O7 |
| B7/B8 | 08 | O8 |
| B9/B10 | 09 | O9 |
| C1/C2 | SETALO | ♥A♥ Register Entry, Bit 10 |
| C3/C4 | 11 | 11 |
| C5/C6 | 12 | 12 |
| C7/C8 | 13 | 13 |
| C7/C10 | 14 | 14 |
| D1/D2 | SETAL5 | ♥A♥ Register Entry, Bit 15 |
| D3/D4 | CLR-AR | A Register Clear |
| D5/D6 | STOP-S | Stop Switch Input |
| D7/D8 | MC-S | Master Clear Switch Input |
| D1/D7 | GO-S | GO Switch Input {N.(.} |
| E1/E2 E3/E4 E5/E6 E7/E8 E9/E10 | GO-S NOP-OO RUN-ID PE-ID EN-PE | GO Switch Input {N.O.} Selective Stop Input NOT Running Status Parity Error Stop on Parity Error Select |
| F1/F2 | CLR-PE | Parity Error Clear |
| F3/F4 | CLRCHL | Clear Channel |
| F5/F6 | SWEEP | Sweep Mode |
| F7/F8 | ENTER | Enter Mode |

NOTE: All signals are TCS single-ended and are assigned to evennumbered connector pins with the odd-numbered comparion pins at ground.

Table 11: Station Control Interface, JD3



NO.52410600 DATE 10/15/69 PAGE 79 REV.01

COMPUTER DEVELOPMENT

Station Control Interface: Pluggable Signals [JO4]

| Connector Pins | Signal Name | Function |
|---|--|---|
| 5A\43 4A\6A 4A\6A 4A\6A 4A\7A 4A\6A 4A\6A | SETPOD 01 02 03 04 | °P° Register Entry, Bit OO Ol O2 O3 O4 |
| 81/82 | SETPO5 | ♥P♥ Register Entry, Bit O5 |
| 83/84 | 06 | O6 |
| 85/86 | 07 | O7 |
| 87/88 | 08 | O8 |
| 89/810 | 09 | O9 |
| C1/C2 | SETP10 | ▽P▽ Register Entry, Bit 10 |
| C3/C4 | 11 | 11 |
| C5/C6 | 12 | 12 |
| C3/C7 | 13 | 13 |
| B3/C7 | 14 | 14 |
| DI/D2 D3/D4 D5/D6 D7/P7 D1/PD | SETP15 CLEARP BKP-O8 O9 V 10 | PP Register Entry, Bit 15 P Register Clear Breakpoint Address, Bit 08 09 10 |
| E1/E2 | BKP-11 | Breakpoint Address, Bit 11 |
| E3/E4 | 12 | 12 |
| E5/E6 | 13 | 13 |
| E7/E8 | 14 | 14 |
| E9/E10 | 15 | V 15 |
| F1/F2 | BPI | Breakpoint Instruction Select |
| F3/F4 | BPO | Breakpoint Operand Select |
| F5/F6 | INSTRS | Instruction Step |
| F7/F8 | CYCLES | Cycle Step |

NOTE: All signals are TCS single-ended and are assigned to evennumbered connector pins with the odd-numbered companion pins at ground.

Table 12: Station Control Interface, JO4



NO. 52410600 DATE 10/15/69 PAGE 80 REV. 01

COMPUTER DEVELOPMENT

| 50-PAK | Connector | Signal | Function |
|----------|-----------|--------|------------------------------|
| Location | Pins | Name | |
| Albor | 10/64 | GO | Not GO |
| | T0/30 | STOP | Not STOP |
| | K2/J5 | MC | Not Master Clear |
| A1801 | R2/Y5 | DIS-ST | Enable Storage Write |
| A1805 | DD/10 | FORCEF | Not Force Function |
| A1806 | F3/A2 | EN-OUT | Force Function Select |
| A1801 | B3MD3 | EOP-CC | End of Block Transfer Status |

NOTE: All signals are TCS single-ended with the connector pin to the left of the slash/asterisk designated as the signal pin and the companion contact to the right of the slash/asterisk designated as ground.

Table 13: Non-Pluggable Station Control Interface

| 50-PAK | Connector | Signal | Function |
|----------|----------------------------------|----------------------------|---|
| Location | Pins | Name | |
| EDALA | 81∞80 H1∞H0 L0∞L1 P1∞P0 | SRM-01 SRM-02 SRM-03 | Storage Address, Bit 00 01 02 03 |

NOTE: These signals are TCS differential with the true state level on the connector pin to the left of the asterisk and the negated state on the companion connector pin to the right of the asterisk.

Table 14: Non-Pluggable Storage Interface Signals



NO. 52410600 DATE 10/15/69 PAGE 81 REV. 01

COMPUTER DEVELOPMENT

Buffer Controller Backpanel: View from 50-PAK Side

| | | | : | | Cha | ssis | Αl | | | | | | |
|-----|----------|-----|----------|-----|-----|-------|-----------------|-------|-------------|--------|----------------|----------------|---|
| 0 | <u> </u> | 5 | 3 | 4 | 5 | Ь | 7 | 8 | 9 | 10 | <u>, "L</u> ., | 12, | |
| | * | | • | | | | | | | | | | |
| | | | 483 | ADU | ٨٥٢ | A D f | A C I TI | ٨٣٨ | A D9 | A 7 m | A 7 7 | A 3 - 7 | Α |
| ۸۵۵ | AO1 | AD2 | EDA | A04 | AD5 | AOL | AD7 | ADA | POA | A], O | A J J | ₽₽₽ | |
| | | | • | | | | | | | | | | |
| | | | | | | | | | | | ٠. | | |
| 800 | 801 | 802 | 803 | 804 | B05 | 806 | B07 | B 🗆 8 | 809 | B10 | Въъ | B 1 '5 | В |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |

NOTE: For mounting and silk-screen details see Connector Plate, Sub-Assembly: Drawing 52801500 and Connector Plate: Drawing 52762100

Figure 5: Buffer Controller Backpanel



NO. 52410600 DATE 10/15/69 PAGE 82 REV. 01

COMPUTER DEVELOPMENT

| 3 2 5 4 1 0 | | CRAUND DIN ASSIGNMENTS |
|--|--------------|--|
| 000000 | | GROUND PIN ASSIGNMENTS |
| 0000000 | 1. | KEY: Logic Pin Loc'n. |
| 0000000 | 2 | XX XX |
| 000000 | 3 | Column No- |
| | A | Row No. |
| 900000 | В | 00\0A E0\EA |
| $\begin{array}{c c} \circ \circ$ | C | B3/02 B2/15 B1/14 B0/01 C3/13 C2/12 C1/11 C0/10 |
| 000000 | D | D3/22 D2/25 D1/24 D0/21 |
| 000000 | E | E3/23 E2/35 E1/34 E0/20 F3/33 F2/32 F1/31 F0/30 |
| 0000000 | F | G3/A2 G2/A5 G1/A4 GD/A1 |
| 000000 | G | H3/C5 H2/B5 H1/B4 H0/C4 I3/E5 I2/D5 I1/D4 I0/E4 |
| 0,000000 | Н | J3/G5 J2/F5 J1/F4 J0/G4 |
| 0,00000 | I | K3/I5 K2/H5 K1/H4 K0/I4 L3/K5 L2/J5 L1/J4 L0/K4 |
| 0000000 | J | M3/L5 M2/M5 M1/M4 M0/L4 |
| 000000 | K | N3/05 N2/N5 N1/N4 N0/04 03/P5 02/Q5 01/Q4 00/P4 |
| 000000 | L | P3/R5 P2/S5 P1/S4 P0/R4 |
| 000000 | M | @3/T5 |
| 000000 | N | 4X\02 4Y\12 2Y\52 2X\E2 |
| 0 0 0 0 0 0 | O | T3/Z2 T2/Z5 T1/Z4 T0/Z1 U3/43 U2/42 U1/41 U0/40 |
| 000000 | Р | V3/53 V2/45 V1/44 V0/50 |
| 000000 | Q | W3/52 W2/55 W1/54 W0/51 |
| 000000 | R | Y3/- Y2/- Y1/- Y0/- |
| 000000 | S | Z3/- Z0/- |
| 000000 | T | |
| 0.000000 | U ~A♡ | Row 50-PAK Location |
| 000000 | Vie | wed from the Wiring Side |
| 000000 | W | |
| 000000 | X | |
| 00000 | Y | |
| 00000 | [Z] | |
| 000000 | 4 | |
| 000000 | 5 | |
| 000000 | s FIGU | RE 7: A Row Ground Pin Assignment |
| 4-40-40-10-10-10-10-10-10-10-10-10-10-10-10-10 | | |



NO. 52410600 DATE 10/15/69 PAGE 83 REV. 01

COMPUTER DEVELOPMENT

| 3 2 5 4 1 0 | |
|---------------|--|
| 700000 | GROUND PIN ASSIGNMENTS |
| 0000001 | ON THE ASSIGNMENTS |
| 0000002 | KEY:Logic Pin Locin. |
| 000000 A | ₩ Grnd. Pin Locin. |
| 0 0 0 0 0 B | XX XX 1 Column No. |
| 0000000 | Row No. |
| | |
| | A3/05 A0/04 |
| | C3/75 C5/72 C7/74 C0/77 B3/03 B5/05 B7/07 B0/00 |
| | D3/13 D2/25 D1/24 DO/10 |
| 0 0 0 0 0 6 | E3/23 E2/22 E1/21 E0/20 F3/A2 F2/A5 F1/A4 F0/A1 |
| | G3/C5 G2/B5 G1/B4 GD/C4 |
| | H3/E5 H2/D5 H1/D4 H0/E4 I3/G5 I2/F5 I1/F4 I0/G4 |
| | J3/I5 J2/H5 J1/H4 J0/I4 |
| | K3/K5 K2/J5 K1/J4 K0/K4 |
| | M3/05 M2/N5 M3/N4 M0/04 |
| | N3/P5 N2/Q5 N1/Q4 ND/P4 03/R5 02/S5 01/S4 0D/R4 |
| | P3/T5 P2/U5 P1/U4 P0/T4 |
| | 03/V5 02/W5 01/W4 00/V4 R3/X5 R2/Y5 R1/Y4 R0/X4 |
| 0 0 0 0 0 P | R3/X5 R2/Y5 R1/Y4 R0/X4 S3/Z2 S2/Z5 S1/Z4 S0/Z1 |
| | T3/33 T2/32 T1/31 T0/30 U3/43 U2/35 U1/34 U0/40 |
| 0 0 0 0 R | U3/43 U2/35 U1/34 U0/40 V3/42 V2/45 V1/44 V0/41 |
| 2000000 | W3/53 W2/52 W1/51 W0/50 |
| 0 0 0 0 0 0 T | X3\P3 X5\P5 X3\P1 X0\P0 |
| 000000 | Z3/- ZD/- |
| 000000 | |
| 000000 | |
| 000000X - | — ▽B▽ Row 50-PAK Location |
| 00000Y | Viewed from the wiring side |
| 000000z | |
| 00000 a | |
| 0000004 | |
| 0000005 | FTCURE A . D. Pau. Carana J. D. A. |
| 000000 | FIGURE A: B Row Ground Pin Assignments |
| | |



NO. 52410600 DATE 10/15/69 PAGE 84

REV. 01

COMPUTER DEVELOPMENT -

| REVISION RECORD | | | | | | |
|-----------------|------|--|-----------------|------|------|--------|
| REV. | PAGE | PARAGRAPH | | C.O. | APP. | DATE |
| 01 | | | Class B Release | į | whi | 11/5/6 |
| - | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| * | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| - | | | | | | |
| | | | | | | • |
| | | | | | , | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | ŀ | | | | | |
| | | | | - | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | · | | | | |
| | | | | | | |
| | | • | | | | |
| | | | | | | |
| | | ************************************** | | | | |
| | | | | | | |
| | | | | | | |
| | | | | - 1 | | |