


CDC® INFORMATION SYSTEMS TERMINAL II



HARDWARE MAINTENANCE MANUAL (SITE AND SUPPORT INFORMATION)

CAUTION

BEFORE READING THIS MANUAL, REVIEW FEDERAL COMMUNICATIONS COMMISSION REGULATIONS FOUND IN APPENDIX A. ALSO, ONLY TRAINED CDC PERSONNEL ARE AUTHORIZED TO MAKE REPAIRS TO THIS TERMINAL.

	REVISION RECORD				
REVISION	DESCRIPTION				
A (09-10-79)	Final release; includes ECOs 13578, 13614, 13632, and 13656.				
B (09-27-79)	Manual revised to reflect technical corrections.				
C (10-03-79)	Manual revised to reflect technical and editorial changes.				
D (10-10-79)	Manual revised to reflect changes and additions to text and incorporate ECO's 13627, 13646, 13672, 13675, 13700 and 13718.				
i					
·					
Publication No.	01989-2				
82100083	Address comments concerning this				

REVISION LETTERS I, O, Q AND X ARE NOT USED

© 1979 by Control Data Corporation Printed in the United States of America

Address comments concerning this manual to:

Control Data Corporation Technical Publications Department 2401 North Fairview Avenue St. Paul, Minnesota 55113

or use Comment Sheet in the back of this manual.

MANUAL TO EQUIPMENT LEVEL CORRELATION

This manual reflects the equipment configurations listed below.

EXPLANATION: Locate the equipment type and series number, as shown on the equipment FCO log, in the list below. Immediately to the right of the series number is an FCO number. If that number and all of the numbers underneath it match all of the numbers on the equipment FCO log, then this manual accurately reflects the equipment.

EQUIPMENT TYPE	SERIES	WITH FCO'S	COMMENTS
FC816-A	01		
FC816-B	01		
XA243-A	01		

MANUAL TO EQUIPMENT LEVEL CORRELATION (CONTD)

EQUIPMENT TYPE	SERIES	WITH FCO'S	COMMENTS
XA244-A	01		
XA247-A	01		·
	·		
			01987-3

LIST OF EFFECTIVE PAGES

New features, as well as changes, deletions, and additions to information in this manual are indicated by bars in the margins or by a dot near the page number if the entire page is affected. A bar by the page number indicates pagination rather than content has changed.

PAGE	REV
Cover Caution Title Page iii/iv v, vi vii/viii ix/x xi xii thru xvi xviii xviii xix xx 1-1 1-2, 1-3 1-4 1-5 1-6 1-7, 1-8 1-9 2-1, 2-2 2-3 thru 2-6 2-7, 2-8 2-9 2-10 2-11 thru 2-13 2-14 2-15 2-16, 2-17 3-1 3-2 3-3 3-4 thru 3-6 3-7 3-8 thru 3-16	DACAADADAABABCBDADACDABCADADCAD

PAGE	REV
4-1 4-2, 4-3 4-4 thru 4-8 4-9 4-10 4-11 4-12 4-13 4-14 thru 4-19 4-20 4-21 thru 4-24 4-25 4-26 4-27, 4-28 4-29 4-30, 4-31 4-42 4-45, 4-46 4-47 4-48 thru 4-50 4-51 4-52 4-53, 4-54 5-1 thru 5-57 6-1, 6-2 6-3 6-4 thru 6-6 6-7 6-8, 6-9 6-10 thru 6-17 6-18 6-19 6-20 6-21 6-22 thru 6-38 6-39 6-40	ABABABABABABABAAADABDACBACABC

PAGE	REV
6-41 6-42 6-43 thru 6-46 6-47 thru 6-56 6-57 6-58 thru 6-61 7-1 7-2, 7-3 7-4 7-5 7-6, 7-7 7-8 thru 7-19 7-20 thru 7-23 7-24 thru 7-31 7-32 thru 7-49 7-50, 7-51 7-52, 7-53 8-1 A-1, A-2 Comment Sheet Mailer Back Cover	D C D A D A A B A B A D A A D D

PREFACE

The CDC® Information Systems Terminal II Hardware Maintenance Manual contains site and support information. Sections contained in this manual are:

- General Description
- Operation
- Installation and Checkout
- Theory of Operation
- Diagrams
- Maintenance
- Parts Data
- Wire Lists

Appendix A contains the Federal Communications Commission Regulations.

Additional reference and hardware maintenance information applicable to the terminal is provided in the following publications.

<u>Title</u>	Publication Number
PLATO Terminal User's Guide	97404800
+5-Volt Regulator Hardware Maintenance Manual	62960700
Processor Module Hardware Maintenance Manual	62960000
Key to Logic Symbology for Terminal Equipment Manual	82172400

This manual and the previously listed manuals may be ordered from:

Control Data Corporation
Literature and Distribution Services
304 North Dale Street
St. Paul, Minnesota 55103

82100083

CONTENTS

1	GENERAL DESC	CRIPTION	
	Terminal Compisplay Operator Touchpane Keyboard Enclosure Controller Controller Video Bos Internal Mos Power Supply Communication Serial Clarallel Terminal Char Physical Electricat Environment Performant I/O Signa	rfiguration 's Panel el el el en er Board ard dem y on Line Interfaces hannel Interface Channel Interface aracteristics characteristics ental Characteristics nce Characteristics al Cables g .	. 1-2 . 1-2 . 1-2 . 1-3 . 1-3 . 1-4 . 1-5 . 1-6 . 1-6 . 1-7 . 1-9 . 1-9 . 1-9 . 1-10 . 1-10
2.	External Alphan Power Bright RESET DATA/ Parame SO: LOC KB- TE: External DTR DSR RTS RCV XMT ERR External		. 2-1 . 2-1 . 2-1 . 2-2 . 2-3 . 2-4

82100083 xi

		2-8
		2-10
	Composite Video Connector	2-10
	Telephone Connectors	2-13
	Telephone Connectors	2-13
	Internal Controls	2-11
	External Communications Loopback Switch .	2-11
	Refresh Memory Write Switch	2-12
		2-13
		2-13
		2-13
		2-14
	S2-8 - Serial Channel Stop Bits	
		2-14
	S2-7 - Forward/Reverse Channel	2-14
	S2-6 - Serial Channel Parity Inhibit .	2-14
	S2-3, S2-4, and S2-5 - Baud Rate	
		2-15
		2-16
		2-16
		2-16
	Power Supply Controls	2-16
	Internal Indicators	
	Video LED	2-16
	Power Supply LEDs	2-17
3.	INSTALLATION AND CHECKOUT	
	Crating	3-1
	Uncrating	3-1
	Installation	3 – 3
	Charles	3 - 0 3 - 3
	Moment Dimension Tradellation	ם כנ
	Memory Expansion Installation	3-8
	Installation Instructions for Optional Modem	
	$(XA247-A) \qquad \dots \qquad \dots \qquad \dots \qquad \dots$	3-9
	(XA247-A)	3-13
4.	THEORY OF OPERATION	
		4-1
	Controller Board	4-1
		4-3
		4-6
		4-6
		4-6
	· · · · · · · · · · · · · · · · · · ·	4-6
		4-7
		4-7
	Data Assembly/Transfer	4-7
	PLATO Transmitter	4-8
		4-8
		4-9
		4-9
		4-9
		4-9
	Signals	4-10

xii 82100083 D

Long Line Receiver			4-10
Long Line Driver	• (4-11
Serial Channel Interface			4-12
Interface	• •		4-12
Interface			4-12
Send			4-12
Received Data, BB			4-12
Send	•	• •	4-13
Clear to Send (CTS), CB			4-13
Data Terminal Ready (DTR), CD	•	• •	4-13
Data Set Ready (DIK), CD	•	• •	4-13
Data Set Ready, CC	•	• •	4-13
Carrier Detect	•	• •	
Data Format	•	• •	
Timing	•	• •	4-14
Switches	•	• •	4-15
Clear to Send (CTS)	•	• •	4-15
Parity Enable/Inhibit			
Program Instructions			
Load Serial Data (Output 06)	•		4-16
Load Serial Control (Output 07) .		4-16
Read Serial Data (Input 05) .			4-18
Read Serial Status (Input 06)			4-18
Parallel Channel Interface	•		4-20
Signals			4-20
Timing			4-22
Output Cycle			4-22
Input Cycle			4-24
Terminal Identification	_		4-25
Programming	•	• •	4-25
Programming	•	•	4-26
Memory Expansion	•	• •	4-28
Memory Expansion	•	• •	4-28
Programming	•	• •	4-20
Memory Structure	•	• •	4-28
Read-Only Memory	•	• •	4-29
Program RAM	•	• •	4-29
Display Refresh Memory	•	• •	4-30
I/O Peripheral Devices	• •		4-33
Read Configuration Switches			
(Input 00)	•		4-33
Load Maintenance Register			
(Output 00)			4-33
Read Keyboard Data (Input 01)			4-36
Load Transmitter Lower Bits			
(Output 01)			4-36
Read Touchpanel Data (Input 02)			4-36
Load Transmitter Upper Bits		_	
(Output 02)			4-36
Read Lower ID (Input 03)		•	4-36
Bulk Write/Erase (Video Enable,		• •	4-30
			4-36
	•	• •	4-30
Read Upper ID (Input 04)	• •	• •	4-37
Load Interrupt Mask (Output 04)	, •	•	
Read Serial Data (Input 05) .	• •	• •	4-39
Miscellaneous Control (Output (JD)	•	4-39

82100083 xiii

	Read Serial Status (Input 06)	4-40
	Load Serial Data (Output 06)	4-4
	Read Controller Status (Input 07) .	4-4
	Load Serial Control (Output 07)	4-43
	Read Communication Line (Input 08).	4-42
	Input Parallel Channel (Input 2Y, 3Y)	4-43
	3Y)	4-4.
		4-43
	3X)	4-43
		4-45
	Communication Interface/Internal Modem	4-48
	Internal Modem	4-49
	- Postarous Santos V V V V V V V V V V V V V V V V V V V	4-49
	•	
		4-50
		4-5]
	Keyboard	4-52
5.	DIAGRAMS	
	Logic Diagram Set Contents Sheet	5-2
	Key to Diagrams Physical Location Codes	5-4
		5-5
	4 4	5-6
		5-7
		5-8
	Video Controller (7BGD) External Connections .	5-9
	Schematic, Display Logic Cable	5-10
		5-1
		5-12
	· · · · · · · · · · · · · · · · · · ·	5-13
		5-14
		5-15
		5-16
		5-17
	Horizontal Timing, Memory Window Timing	5-18
	Memory Window Timing	5-19
	Video Shift RGTRS/MUX, Display Drive Logic	5-20
	Bulk Write/Erase, Video Disable	5-21
	Programmed EROM, Processor Memory Timing	5-22
	Display Address Register, Display Memory	
	Timing	5-23
	Display Memory Address MUX	5-24
	Display Memory	5-25
	Processor Memory	5-26
	Memory Output Buffers	5-27
	Data Bus Transceiver, Composite Video	5-28
	Video Controller Module (7BGD); Power, Ground,	
	& Decoupling	5-29
	Video Dot Timing, Character Timing and Memory	
	Windows	5-30
	Line Timing Field (50/60 Hz) Timing	5-3]
	Display Memory Timing	5-32

xiv 82100083

	Z80 Microprocessor, Reset Logic	345338 39 01123 14567 189
	PLATO Transmitter Timing	52 53 54 55 56
6.	Modem Option; Power, Ground, & Decoupling 5-5 MAINTENANCE) /
	Suggested Emergency Maintenance Procedure 6-1 Before Leaving for Customer Site 6-1 Upon Arriving at Customer Site 6-2 Maintenance Aids	1 2 3 3 4
	CRT Alignment, Touchpanel, and Keyboard Tests	5 5 7 7 8 9

82100083 xv

Sequence Quadrant	6-13 6-13
Maintenance Information	6-14 6-21
Diagnostics	6-21 6-23
nostic (DIAG)	6-24 6-26
CRT	6-29
Centering Rings	6-31
Procedure 8 - Replacing IC Chips Procedure 9 - Adjusting Power Supply .	6-32 6-36 6-38
Procedure 10 - Replacing Power Supply. Procedure 11 - Replacing 60 Hz or 50 Hz AC Entry Panel, and 50 Hz	6-41
Transformer	6-43
Switch/Circuit Breaker	6-45 6-46
Procedure 14 - Replacing Operator Panel	6-49
Procedure 15 - Replacing Operator Panel LEDs	6-50
Procedure 16 - Replacing BRIGHTNESS Control	6-51 6-52
Procedure 17 - Replacing Access Boor . Procedure 18 - Replacing CRT or Display Board	6-53
Procedure 19 - Replacing Voltage Doubler/Bleeder Assembly	6-55
Procedure 20 - Replacing Touchpanel . Procedure 21 - Replacing Internal	6-55
	6-57 6-58
Display Quality	6-59
INDEX	
PARTS DATA	
Spare Parts List IST-II Basic Terminal Spare Parts List Touch Panel Option Spare Parts List Internal Modem Option Spare Parts List Memory Expansion Option	7-2 7-4 7-5 7-6

xvi 82100083

7.

	IST-II IST-II AC Entr AC Entr P.C. Ca P.C. Ca Module P.C. Ca IC Proc Cable A Cable A Cable A Cable A	Terminal Terminal Y Assy Y Assy Ard Asser Assy-Ove Assy-Ove Display Assy-Log Assy-Vid	1 50 1 1 60 1 50 Hz mbly, mbly, mbly, EROM r Vol Logi ic Si Powe	Hz TL .220 8AGD 7BFD .7BVD 7BGD IST I tage tage c gnals	A	IST ontro	Pow ol M cor' Con	er sodu	Supple) anel) () () () () () () () () () () () () ()		7-20 7-22 7-24 7-28 7-32 7-34 7-36 7-40 7-42 7-46 7-48 7-50
8.	WIRE L	STS .	• • •	• •	• •	• •		•			•	8-1
				APPEN	DIX							
Α.	FEDERAI	COMMUN	ICATI	ONS C	OMMI	SSIC	ON R	EGU	LATI	ons	•	A-1
				FIGUR	ES.							
1.	GENERAI	L DESCRI	PTION									
	1-2 S 1-3 I	Terminal Serial W Long Lin Long Lin	ord F e Rec	ormat eiver	•			•			•	1-7
2.	OPERAT:	ION										
	2-2 2 2-3 1 2-4 3	External Alphanum External Internal Configur Polar	eric Conn Cont ation	Keybo ector rols /Mode	ard s . Se]	 Lect:	 ion	Swi	tch	• •	•	2-7
3.	INSTAL	LATION A	ND CH	ECKOU	T							
	3-2 3-3 3-4	Terminal Terminal Interfac Video Bo	/Tele e Cab ard I	phone le Ki C Loc	Cor t.	nect	tion for	Mem	 ory		•	3-2 3-3 3-7
	3-5 (3-6 i	Expan Optional Modem Sh	Mode ield	m Ins	tall rint	 Lation	on . Circ	uit	Boa	i.	•	3-9
		Insta										3-12

82100083 D xvii

4. THEORY OF OPERATION

	4-1	Block Diagram	4-2
	4-2	Controller Board Block Diagram	4-4
	4-3	Receiver Word Format	4-6
	4-4	Receiver Data Transfer	4-8
	4-5	Transmitter Word Format	4-9
	4-6	Transmit Data Transfer	4-10
	4-7	Long Line Receiver	4-11
	4-8	Long Line Driver	4-11
	4-9	Serial Word Format	4-14
	4-10	Serial Transmit Timing	4-14
	4-11	Sorial Possius Mining	4-15
		Serial Receive Timing	4-18
	4-12	Serial Channel Status Word	4-10
	4-13	External Input or Output Timing	
		(No Extra Wait States)	4-24
	4-14	External Input or Output Timing	
		(With Extra Wait States)	4-25
	4-15	External Input or Output Timing	
		(Timeout Condition)	4-26
	4-16	Video Board Block Diagram	4-27
	4-17	Memory Assignment	4-29
	4-18	Address 8409 ₁₆	4-31
	4-19	Controller Status Word Format	4-41
	4-20	Scan Line Timing (50/60 Hz)	4-44
	4-21	Frame Timing (50/60 Hz)	4-44
	4-22	Expansion Module/PLATO Interface Signal	
	7 22	Pouting	4-47
	4-23	Routing	4-57
	4-23	keyboard codes and Legends	4-52
6.	MAINT	ENANCE	
	6-1	RAM Chip Locations	6-6
	6-2	Example of a Diagnostic Decision Logic	
			6-12
	6-3	Table	
		Maintenance Information	6-14
	6-4	Keyboard Codes and Legends	6-22
	6-5	RAM Chip Location	6-23
	6-6	Welcome Page Display	6-25
	6-7	Group Name Page Display	6-26
	6-8	Hood Removal	6-27
	6-9		6-27
		Bottom of Terminal	
	6-10	Bracket Screws Removal	6-28
	6-11	Display PC Board	6-30
	6-12	CRT Centering Rings	6-31
	6-13	Video and Controller Board Locations	6-33
	6-14	Board Retainer Clips	6-34
	6-15	Video Board	6-34
	6-16	Controller Board	6-35

xviii 82100083

	6-25	CRT Chassis Removal
		TABLES
1.	GENER	AL DESCRIPTION
	1-1	Device Inputs and Outputs 1-4
2.	OPERA'	TION
	2-1 2-2	PLATO Communication Connector Pin Assignments
		Parallel Channel Connector Pin Assignments 2-9
	2-3	Serial Channel Connector Pin Assignments
	2-4	RS-232-C Interface Forward/Reverse Channel Selection
	2-5	PLATO Channel Baud Rate Switch Selections
3.	INSTA	LLATION AND CHECKOUT
	3-1 3-2	PLATO Interface Selections 3-6 Baud Rate Switch Selections 3-7

IC Locations on Controller Board . . . 6-37

IC Locations on Video Board 6-37

IC Locations on CRT Monitor Display Board 6-38 Power Supply Board 6-39 Test Points for +5 V on Controller Board 6-40

Test Points for +55 V on Display PC Board 6-40

6-17

6-18

6-19 6-20 6-21 6-22

82100083 D xix

4. THEORY OF OPERATION 4-1 4-2 4-16 Serial Channel Word Length Selection . . 4-3 4-17 Serial Channel Baud Rate Selection . . . 4-4 4-18 Input and Output Functions 4-5 4-35 Bulk Write/Erase - Video Enable Function. 4-37 4-6 4-7 Interrupt Description 4-38 4-8 Miscellaneous Control 4-40 4-9 I/O Expansion Module Pin Assignments . . 4-46 4-10 Touchpanel Connector AJ3 (Internal) . . . 4-50 4-11 Keyboard Connector AJ2 (Internal) 4-53 6. MAINTENANCE DDLT for Display Terminal CRTl CRT2 6-17 DDLT for Display Terminal CRT3 6-18 DDLT for Display Terminal 6-19 DDLT for Display Terminal 6-20 CRT4 CRT5 7. PARTS DATA

Explanation of Column Headings of Computer-

Generated Assembly Parts Lists 7-1

7-1

The basic terminal is a stand-alone device that operates in the CDC® PLATO Education Network.* This section discusses the terminal configuration, controller, internal modem, communication line interfaces, and terminal characteristics.

TERMINAL CONFIGURATION

An illustration of the terminal is shown in figure 1-1. The following paragraphs discuss the display, operator's panel, touchpanel, keyboard, and the enclosure.




Figure 1-1. Terminal

82100083

^{*}PLATO is an acronym for Programmed Logic for Automated Teaching Operations.

DISPLAY

The display is a noncomposite video display which receives vertical and horizontal sync pulses to deflect an electron beam in the cathode-ray tube (crt). The video information received is used to unblank the crt at proper times to present data on the screen. The display consists of electronics, yoke, flyback transformer, brightness potentiometer, high-voltage rectifier, and a crt.

The active display area is a raster of 512 by 512 picture elements which is refreshed in the noninterlaced mode. These 262,144 picture elements are individually programmable (ON or OFF). The active display area is approximately 8.5 in by 8.5 in (216 mm by 216 mm).

OPERATOR'S PANEL

This panel, located on the right of the bezel, contains all of the external indicators and controls, except for the POWER ON/OFF switch. These indicators and controls are described in section 2.

TOUCHPANEL

The touchpanel forms a 16 by 16 matrix of 0.5 in by 0.5 in (13 mm by 13 mm) square touch-sensitive areas, overlaid on the display screen. Pressure applied to the touchpanel/display surface interrupts the x and y scanning mechanism. When a touch is detected, the interface logic captures the intersecting X/Y coordinates for further processing, and an audible tone is produced.

KEYBOARD

The terminal keyboard provides for operator entry of specific symbol and control codes. When a key is pressed, a 7-bit code is sent to the control section of the terminal. It thus passes to the central computer for interpretation before data returns to the terminal for display.

1-2 82100083 B

Interpretation of the code by the central computer allows the code to be redefined before display. When used in conjunction with the computer software, the keyboard can communicate a limitless number of characters, lines, and symbols.

ENCLOSURE

The terminal is housed in a four-part integral housing consisting of the base, hood, bezel/keyboard cover, and display/touchpanel mask.

All the components, except the touchpanel brightness control, and operator's panel, fasten to the base. The removable hood gives access to all the modules of the terminal, except for the keyboard, touchpanel, and operator's panel.

CONTROLLER

The controller portion consists of two printed-circuit logic boards: the controller board and the video board.

CONTROLLER BOARD

The controller board provides the control function and processing capability required to support the input and output operations and to manage their interactions. Examples of control functions are:

- a. Character generation
- b. Line generation
- c. Instruction decoding and execution
- d. Routing of messages for peripheral devices
- e. Interrupt recognition and processing

The processor inputs data from, or outputs data to, the devices/interfaces listed in table 1-1.

82100083 B

TABLE 1-1. DEVICE INPUTS AND OUTPUTS

DEVICE	MICROPROCESSOR INPUT/OUTPUT
Memory	Both
Keyboard	Input
PLATO communication interface	Both
Serial channel	Both
Maintenance LEDs	Output
Switches	Input
ID code setting	Input
Touchpanel	Input
Parallel channel	Both
Interrupt mask	Output

VIDEO BOARD

The video board provides timing and memory to support the controller board and the display module. Features are:

- a. 32K 8-bit words of RAM for crt refresh
- b. 16K 8-bit words of RAM for programs (basic memory)
- c. Provision for 16K 8-bit words of RAM expansion
- d. 2K 8-bit words of ROM/EROM for terminal diagnostic and loader program
- e. Timing generation for the display, memory, and controller board
- f. Composite video output for external devices

The video board has in it the supporting logic for the memory expansion, including sockets where the memory chips are inserted. This feature expands the basic 48K-word RAM to 64K words (8-bit words). This increases the capacity of the random-access memory dedicated for programs from 16K to 32K 8-bit words. This memory expansion feature consists of the addition of eight memory chips.

INTERNAL MODEM

The internal modem PC board is a FSK (Frequency Shift Key) data modem designed for asynchronous operation on a voice-grade telephone line. Features are:

- RS-232-C interface to the terminal for transmitted and received data
- Forward (receive) channel 1300-Hz mark, 2100-Hz space binary, FSK modulated signal
- Reverse (transmit) channel 390-Hz mark, 490-Hz space binary FSK modulated signal.
- Receive data rate up to 1200 bps on unconditioned dial-up line
- Transmit data rate 0 to 150 bps
- Line impedance is 600 ohms balanced
- Operation is full duplex on a two-wire, dial-up line
- Transmitter output level is -9 dBm (+0, -4 dBm)
- Receiver input level is from -10 dBm to -43 dBm

POWER SUPPLY

The basic power supply is designed for 120-V ac, 50/60-Hz, or 220/240-V ac, 50/60-Hz input. However, the 220/240-volt operation requires a different ac entry panel. Regulated output voltages generated are:

- +55 volts
- +12 volts
- +5 volts
- -5 volts
- -12 volts

82100083 B 1-5

INTERFACES

Three interfaces are bidirectional: - serial channel, PLATO communication, and parallel channel. The terminal can be configured into several systems or communication networks.

SERIAL CHANNEL INTERFACE

The serial channel interface provides the terminal processor with an asynchronous, full duplex, bit-serial/word-serial interface that meets the RS-232-C standard.

The transmitter voltage levels are:

```
-12.0 \text{ V} \leq \text{Mark or OFF} < -3.0 \text{ V} +3.0 \text{ V} < \text{Space or ON} \leq +12.0 \text{ V}
```


Slew rate is 30 V per microsecond or less.

The receiver voltage levels are:

 $-22.0 \text{ V} \leq \text{Mark or OFF} < +0.8 \text{ V} +0.8 \text{ V} \leq \text{Undefined} \leq +2.0 \text{ V} +2.0 \text{ V} < \text{Space or ON} \leq +22.0 \text{ V}$

Open input gives a mark or OFF state (fail-safe condition).

The send-data and receive-data serial information is asynchronous having the format shown in figure 1-2.



- A I START BIT (SPACE OR HIGH)
- (B) 5, 6, 7, OR 8 DATA BITS (I=MARK OR LOW, O=SPACE OR HIGH)
- C I OR NO PARITY BIT (EVEN OR ODD)
- D I, 1.5, OR 2 STOP BITS (MARK OR LOW)

03342

Figure 1-2. Serial Word Format

The transmitter idles in the mark state.


Both the receive and send portions must operate with the same format (number of data bits, parity) and baud rates.

PLATO COMMUNICATION INTERFACE

This PLATO network-compatible communication interface allows asynchronous reception of 21-bit words at a nominal 1200 bps, and asynchronous transmission of 12-bit words at a nominal 75, 120, or 1200 bps (switch selectable) via RS-232-C or optically-coupled long line interface circuits.

This long line receiver is basically a light-emitting diode/phototransistor circuit. The sending device should provide enough current to drive the LED to the on state to transmit a logical 1, and turn the current off to transmit a logical 0. Figure 1-3 shows the typical long line receiver circuit.

The long line receiver data is ORed with the RS-232-C data. An internal switch determines which of the two signal inputs is to be used by the terminal.



RCVR = MCT2F, CDC PART NUMBER 95791300

= TRANSISTOR NPN, CDC PART NUMBER 51003059

= DIODE IN4148, CDC PART NUMBER 51007385


Figure 1-3. Long Line Receiver

03339

82100083 1 - 7 When long line transmitter is more positive than long line receiver, the LED will conduct and emit light, causing the NPN phototransistor in the receiver to conduct. This, in turn, will increase the voltage at the base of Ql, turning Ql on and lowering the output (collector) to a TTL low. When long line transmitter is equal to or lower than long line receiver, the LED will be off and the output of Ql high.

Therefore, the data is inverted by the receiver. The diode across the input lines prevents the LED from being reverse biased.

The long line driver lines, when enabled, provide the source and sink current required to match the long line receivers. Figure 1-4 shows the typical long line driver circuit.



DI = DIODE | N4148, CDC PART NUMBER 51007385

03339

Figure 1-4. Long Line Driver

These three drivers connected in parallel can drive a long line receiver (figure 1-4) 10 000 feet (3000 metres) when using the proper cable.

The diode prevents the long line transmitter from going more negative than the diode forward bias drop (0.6 V), thus protecting the receiving LED from large reverse bias voltage.

A low TTL input to the driver will switch long line transmitter to a positive voltage, driving current through the load (receiver). This is the on state.

1-8 82100083 B

PARALLEL CHANNEL INTERFACE

The parallel channel interface provides a means for the terminal to communicate and exchange information with 16 addressable, external devices. Data is exchanged in bit-parallel/byte-serial mode, with the terminal processor controlling the interface.

All voltage levels on the parallel channel are TTL compatible, defined as follows:

Terminal output

_				
na	ta	T. 9	nes	3
υa	La		1160	,

Others

$$+2.0 \text{ V} \leq \text{High} \leq +5.25 \text{ V} +2.4 \leq \text{High} \leq +5.25 \text{ V} +0.0 \text{ V} \leq \text{Low} \leq +0.4 \text{ V} +0.0 \leq \text{Low} \leq +0.4 \text{ V}$$

Terminal input

Data Lines

Others

+2.0	$V \leq High$	≤	+5.25 V	+2.4 V ≤	High	≤	+5.25 ♥
	V ≤ Low			+0.25 V ≤	Low	≤	+0.5 V

TERMINAL CHARACTERISTICS

The following are physical, electrical, environmental, performance characteristics, as well as I/O signal cables and grounding requirements of the terminal.

PHYSICAL CHARACTERISTICS

The terminal has the following dimensions and weights:

Width: 15.75 in (400 mm)
Height: 16.5 in (419 mm)
Depth: 23.75 in (603 mm)
Weight: 45 lb (20.5 kg), 60 Hz
53 lb (24.0 kg), 50 Hz

120-V ac = 45 lbs (20.5 kg) 220/240-V ac = 53 lbs (24.1 kg)

ELECTRICAL CHARACTERISTICS

The electrical power requirements for the domestic terminal, are listed below. The electrical power requirements for the international unit, are listed within parentheses in the cases where they differ from the domestic unit.

82100083 D

Voltage: 120 V ac (220/240 V ac)

Phase: Single

Frequency: 60 Hz (50 Hz) Current: 1.4 A (0.7 A)

Power Consumption: 0.154 kVA

ENVIRONMENTAL CHARACTERISTICS

The terminal has the following environmental characteristics:

Operating Temperature: 50°F to 105°F (10°C to 40°C)

Recommended Operating Temperature: 75°F (24°C)

Storage Temperature: -40°F to 158°F (-40°C to 70°C)

Maximum Temperature Gradient: 18°F/h (10°C/h)

Operating Relative Humidity: 10% to 90% (no

condensation)

Storage Relative Humidity: 0% to 100% (no condensation)

Humidity Gradient: 10%/h

Maximum Operating Altitude: 9850 ft (3000 m)

Heat Dissipation: 278 W (400 Btu/h)

Cooling: Natural Convection

PERFORMANCE CHARACTERISTICS

The Plato Interface has the following maximum performance characteristics.

Input Data Rate: 1200 bps Output Data Rate: 1200 bps Characters per Second: 171

Lines per Second: 57

1-10

Point Plots per Second: 57

I/O SIGNAL CABLES

The following list details the signal cables used by the terminal.

	Connects Between	Number of Pins		ndard ngth	Maximum Length	Mating Connector	<u>:</u>
and (inal (RJ1) Communica- s Network	25			10,000 ft (3000 m)	CDC 53397814	
Term	inal and Supp	plemental	Equip	ment			
	llel Channel (RJ2)	25			5 ft (1.5 m)	CDC 53397914	
	al Channel 2C(RJ3)	25			50 ft (15 m)	CDC 53397814	
_	osite Video Connector				500 ft (150 m)	Standard Plug	BNC
	phone ector	1	4 ft	(4.3 1	m)	51917911	

GROUNDING

No special grounding requirements are necessary for this terminal. A safety ground is provided through the three-pin ac power plug when connected to a properly grounded site outlet.

82100083 B

1-11

This section describes the location and function of all external controls, indicators and connectors, and all internal controls and indicators of the terminal. Terminal operating procedures are described in the Control Data PLATO Terminal User's Guide (refer to the preface of this manual for the publication number). Use of these controls and indicators for maintenance purposes is described in section 6 of this manual.

EXTERNAL CONTROLS, INDICATORS, AND CONNECTORS

The following paragraphs describe the function of the external controls, indicators, and connectors.

EXTERNAL CONTROLS

The locations of the external controls and indicators are illustrated in figure 2-1. They are:

- Alphanumeric keyboard
- Power ON/OFF switch
- Brightness Control
- RESET switch
- DATA/TALK switch
- Parameter/Mode switches

Alphanumeric Keyboard

The terminal keyboard, figure 2-2, is discussed in the PLATO Terminal User's Guide. Input codes are discussed in section 4 of this manual.

Power ON/OFF Switch

This is a horizontal rocker switch serving as both a circuit breaker and power switch.

82100083

Since this switch disconnects all power from the terminal, the user must wait approximately 45 seconds after applying power to allow the crt filament to warm up. Following the application of ac power, the terminal automatically clears and all logical elements set to their initial status.




Figure 2-1. External Controls and Indicators

Brightness Control

This control adjusts video brightness.

CAUTION

If the brightness control is set too high, the display will be out of focus, and the life of the crt will be unnecessarily shortened.




Figure 2-2. Alphanumeric Keyboard

RESET Switch

Pressing the RESET switch momentarily initializes the terminal logic and causes a check sum test of each major controlware block. Controlware blocks found to be in error reload automatically. Pressing the RESET switch and holding it down for longer than 3 seconds initializes the terminal logic, initiates the terminal resident diagnostics (as selected by front panel switches), and causes a full autoload of the terminal's controlware from the PLATO system.

Terminal logic is initialized as follows:

- 1. ROM and test mode selected
- 2. Next instruction fetch from address 0000
- 3. Interrupts disabled
- 4. Interrupt mask reset
- 5. I/O interfaces reset; ready to start new cycle
- 6. External indicators illuminated
- 7. Keyboard data not ready
- 8. PLATO communication character request set (trans-mission aborted)
- 9. PLATO communication character ready; not changed from previous state

82100083 D 2-3

10. Serial port

- a. Selects 150 bps clock
- b. Resets character request and ready interrupts
- c. Aborts transmission and sets character request
- d. Resets character ready status
- 11. Touchpanel data not ready

DATA/TALK Switch

This slide switch routes the signals from the telephone network to either a telephone set plugged into the terminal (TALK position) or to the internal modem (DATA position). This switch is only operational if the internal modem is installed.

Parameter/Mode Switches

These six rocker switches are behind a protective door on the front of the terminal. Each is labeled according to its function. Several have not been assigned, and their settings do not affect terminal performance. The following paragraphs describe the remaining four switches: SOFT/LOUD, LOOP/EXIT, KB-TP/SKIP, and TEST/SKIP.

CAUTION

Do not use a "lead" pencil to set rocker switches. Graphite dust from the pencil can cause a switch malfunction.

NOTE

Pressing RESET switch for more than 3 seconds is necessary to initiate terminal resident diagnostics.

SOFT/LOUD

This switch permits the operator to select between two alarm volume levels.

2-4 82100083 D

LOOP/EXIT

In the LOOP position, the terminal keeps repeating the internal diagnostic tests. In the EXIT position, it runs one pass of the internal diagnostic tests and exits. This switch functions only if TEST/SKIP switch is set to TEST.

KB-TP/SKIP

In the KB-TP, position the operator may perform the keyboard/touchpanel test. In the SKIP position, this portion of the internal diagnostic test is bypassed.

TEST/SKIP

In the TEST position, the terminal runs the internal diagnostic. In the SKIP, position it bypasses all tests and procedes with the autoload of the terminal controlware. This switch should be used in conjunction with the LOOP/EXIT switch.

EXTERNAL INDICATORS

These indicators consist of six red light-emitting diodes (LEDs). The LEDs are set slightly off-center within their sockets so as not to interfere with the operator's line of sight during normal operation.

The LED indicators serve two purposes: 1) to indicate the status of the terminal when running the resident diagnostic program and, if an error is detected, the area where the program failed (see section 6 for a description of these error codes); and 2) during normal terminal operation to monitor the signals described by the labels explained in the following paragraphs. All the LED indicators may be forced to the ON state by pressing the RESET switch and holding it depressed.

82100083 D 2-5

DTR

The Data Terminal Ready indicator is normally lit when the terminal is on.

DSR

The data set ready (DSR) indicator follows the state of the DSR signal as provided at the terminal's PLATO interface connector or as provided by the internal modem. This indicator will be lit when using the internal modem or when connected to a functioning external modem. It will always be lit when using the interface identified in table 3-1.

RTS

The Request to Send indicator is always lit when not in test mode.

RCV

The Received Data indicator monitors the Received Data line after being ANDed with the Carrier Detect and Data Set Ready (when the RS-232 interface is used) or the long line receiver (when the long line interface is used).

The indicator is lit when the input signal is in the space (logical 0) condition, and off in the mark (logical 1) condition.

XMT

The Transmitted Data indicator monitors the output of the transmit shift register before the signal gets to the RS-232-C or long line drivers. It is lit in the space (logical 0) condition and off in the mark (logical 1) condition.

<u>ERR</u>

The Error indicator indicates to the user that some kind of error condition has been detected by the controller. See section 6 in this manual for error codes and their definitions.

2-6 82100083 D

EXTERNAL CONNECTORS

Figure 2-3 shows the external connectors. Which are:

- PLATO Communication
- Parallel Channel
- Serial Channel
- Telephone




Figure 2-3. External Connectors

PLATO Communication Connector

This connector is on the lower rear panel of the terminal.

The pin assignments for the connector are listed in table 2-1. The RS-232-C interface is restricted to a shielded cable not to exceed 50 ft (15 m) in length. The long line interface is restricted to a twisted pair cable for each set of receive and transmit signals, not to exceed 10,000 ft (3048 m) in length.

82100083 2-7

TABLE 2-1. PLATO COMMUNICATION CONNECTOR PIN ASSIGNMENTS

Notes:

- Forward/reverse channel switch selectable.
- 2. RS-232-C/long line interfaces switch selectable.
- 3. These four lines go directly to module connector.
- 4. Internal/external clock switch selectable.

PARALLEL CHANNEL CONNECTOR

This interface provides a means for the terminal to communicate and exchange information with 16 addressable, external devices. Data is exchanged in bit-parallel/byte-serial mode with the terminal processor controlling the interface. Table 2-2 shows the pin assignments of this interface.

2-8 82100083

TABLE 2-2. PARALLEL CHANNEL CONNECTOR PIN ASSIGNMENTS

PIN NUMBER	SIGNAL	ACTIVE LEVEL	IN/OUT
RJ2-15	Data line 0	High	Both
RJ2-16	Data line l	High	Both
RJ2-17	Data line 2	High	Both
RJ2-18	Data line 3	High	Both
RJ2-21	Data line 4	High	Both
RJ2-22	Data line 5	High	Both
RJ2-23	Data line 6	High	Both
RJ2-24	Data line 7	High	Both
RJ2-2	Address line 0	High	Out
RJ2-3	Address line l	High	Out
RJ2-4	Address line 2	High	Out
RJ2-5	Address line 3 '	High	Out
RJ2-6	Address line 4	High	Out
RJ2-7	Address line 5	High	Out
RJ2-8	External write	Low	Out
RJ2-9	External output	Low	Out
RJ2-10	External read	Low	Out
RJ2-12	Interrupt	Low	In
RJ2-11	External ready	High	In

Note: Pins RJ2-1, -14, -19, -20, and -25 are

grounded. Pin RJ2-13 is open.

A 25-conductor shielded cable not exceeding 5 ft (1.5 m) in total length is recommended. The shield must be properly terminated to safety ground (the connector metal case).

Serial Channel Connector

The serial channel interface provides the terminal processor with an asynchronous full duplex, bit-serial/byte-serial interface.

A shielded cable not to exceed 50 ft (15 m) in length should be used. Table 2-3 shows the pin assignments.

TABLE 2-3. SERIAL CHANNEL CONNECTOR PIN ASSIGNMENTS

PIN NUMBER	SIGNAL		
RJ3-1	Safety Ground		
RJ3-2	Send Data		
RJ3-3	Received Data		
RJ3-4	Request to Send		
RJ3-5	Clear to Send		
RJ3-6	Data Set Ready		
RJ3-7	Signal Ground		
RJ3-8	Carrier Detect		
RJ3-20	Data Terminal Ready		
Note: All unlisted (unus	ed) pins of connector RJ3 are open.		

Composite Video Connector

This BNC connector supplies a composite video signal of the display picture that meets the RS-170 standard.

A 75-ohm coaxial cable is recommended.

Flood Screen Switch


This is a three-position switch that forces the video output to the active (white) state, thus illuminating the entire screen. The purpose of this switch is to enable maintenance personnel to separate logic from display problems. The switch is normally in the OFF position and is activated while pressed to either side. Operation of this switch does not alter the contents of memory or stop the activity of the microprocessor.

Configuration/Mode Selection Switches

These switches are on the controller board and are labeled S2-1 through S2-10. Switch polarity is shown in figure 2-5. The following paragraphs describe their function.

CAUTION

Do not use a "lead" pencil to set rocker switches. Graphite dust from the pencil can cause a switch malfunction.



03336

Figure 2-5. Configuration/Mode Selection Switch Polarity

S2-10 - Program Memory

This switch should be set to the ON (closed) position for 16K program memory; or to the OFF (open) position for 32K program memory.

82100083 2-13

S2-9 - Touchpanel

This switch should be set to the ON (closed) position if the touchpanel is not present; or to the OFF (open) position if the touchpanel is present.

S2-8 - Serial Channel Stop Bits Select

This switch selects the number of Stop bits to be transmitted after the Parity bit (or following the last data bit if parity is inhibited) on the serial channel interface. This switch on (closed) selects 1 Stop bit. This switch Off (open) selects 2 Stop bits when a 6-, 7-, or 8-bit word length is selected or 1.5 Stop bits when a 5-bit word is selected. The switch itself provides an input-high or input-low to the serial channel interface and a load serial control function must be executed in order for the serial channel to accept this new mode.

S2-7 - Forward/Reverse Channel

This switch selects the RS-232-C channel through which the terminal will transmit data to the central computer. In the OFF (open) position, the forward or primary channel is selected; in the ON (closed), position the reverse, low-speed channel is selected.

NOTE

To select either the forward or reverse channel, the S2-2 switch must be in the OFF (RS-232-C enabled) position.

Table 2-4 shows the outputs of the RS-232-C interface as controlled by this switch.

S2-6 - Serial Channel Parity Inhibit

This switch in the ON (closed) position, enables the insertion of the parity bit on transmissions, and parity checking on receptions of the serial channel interface. In the OFF (open) position, it disables the insertion and checking of parity bits.

2-14 82100083 B

TABLE 2-4. RS-232-C INTERFACE FORWARD/REVERSE CHANNEL SELECTION

PIN	SIGNAL	FORWARD SELECTED	REVERSE SELECTED
RJ1-2	Forward XMT	Dynamic	Mark
RJ1-14	Reverse XMT	Mark	Dynamic
RJ1-4	Forward RTS	ON	ON
RJ1-19	Reverse RTS	ON	ON
RJ1-20	DTR*	ON	ON

^{*}Programmable, normally ON.

Once the parity generation/checking capability is enabled, the processor can control whether this parity is even or odd. See section 4, subsection Programming, for a further explanation of the function of this switch.

S2-3, S2-4, and S2-5 - Baud Rate Selection

These three switches control the PLATO transmitter baud rate. The settings for these switches are described in table 2-5.

TABLE 2-5. PLATO CHANNEL BAUD RATE SWITCH SELECTIONS

S2-3	S2-4	S2-5	FREQUENCY
ON	X*	ON	75 bps
ON	X*	OFF	120 bps
OFF	ON	X*	1200 bps
OFF	OFF	X*	External clock**

^{*} X means that the position of that switch is irrelevant.

82100083 C 2-15

^{**} The external clock is brought in through RJ1-15 (RS-232-C transmitter signal element timing).

S2-2 - RS-232-C/Long Line Selection

This switch selects whether the RS-232-C or long line drivers or receivers will be enabled to transmit and receive data to and from the central computer.

In the ON (closed), position, the RS-232-C option is enabled; in the OFF (open) position the long line option is enabled.

S2-1-Clear to Send

In the ON (closed) position, this switch forces a constant Clear to Send signal, thus enabling transmission without the external CTS (no modem). In the OFF (open) position, an external signal active is required.

Video Controls Adjustments

The video controls are on the video monitor board. Access to these controls, as well as function, is described in section 6.

Power Supply Controls

These potentiometers are on the power supply board. Access to these controls, as well as their function, is described in section 6.

INTERNAL INDICATORS

The the video LED and power supply LEDs, are discussed in the following paragraphs.

Video LED

This red light-emitting diode (LED) indicates power is present on the video board; it is discussed in section 6.

2-16 82100083

Power Supply LEDs

There are five red LED indicators on the power supply board. Access to them, as well as their purpose, is described in section 6.

82100083 2-17

This section describes the crating, uncrating, installation, checkout procedures, memory expansion installation, and optional modem installation for the terminal as well as instructions for connecting the terminal to the PLATO system.

CRATING

Figure 3-1 details the crating procedures to be followed when preparing the terminal for shipment. Use only approved materials to protect against shipping damage. Ship only by van or air. Do not ship via truck or ocean vessel. Approximate shipping weight of the packaged terminal is 45 lb (21 kg) for the domestic unit, and 53 lb (24 kg) for the international unit.

To protect against shipping damage, always prepare the terminal for shipment using only approved procedures and materials. To obtain proper procedures and materials, contact the nearest CDC representative or:

Control Data Corporation
Corporate Traffic
8100 34th Avenue South
Minneapolis, Minnesota 55440

UNCRATING

The following instructions describe the uncrating procedures for the terminal. Refer to figure 3-1 to remove the terminal from the exterior container.

- 1) Open top of exterior container.
- 2) Lift terminal with end frames attached from exterior container. Remove end frames.
- 3) Inspect terminal for shipping damage.

82100083 D 3-1

NOTE: PERFORM THE FOLLOWING STEPS IN ORDER.

- I. INTERLOCK FOAM BASE LEGS WITH END FRAMES.
- 2. PLACE END FRAMES WITH BASE LEGS ON DISPLAY STATION.
- 3. PLACE DISPLAY STATION WITH END FRAME CUSHIONING INTO EXTERIOR CONTAINER.
- 4. LOCK "L" BLOCKS IN POSITION.
- 5. SECURE POWER CABLE IN SLITS OF END FRAMES. (DONT LET PLUG DANGLE).
- 6. CLOSE AND SEAL EXTERIOR CONTAINER WITH 3-in REINFORCED BOX SEALING TAPE.




Figure 3-1. Terminal Packaging

INSTALLATION

The following paragraphs define the installation instructions for the terminal. All procedures referenced in the instructions are contained in section 6 of this manual. An index is provided at the end of section 6 that lists the page numbers for the various procedures.

- 1) Set terminal on flat surface in area in which it is to be used. The terminal uses natural convection for its ventilation; allow a 4-in (101.6 mm) clearance around the terminal.
- 2) Set terminal power ON/OFF switch to OFF (procedure 1).
- 3) If internal modem is being employed, unplug the telephone set from the wall jack and plug it into the terminal jack labeled PHONE. Using the telephone cable supplied with the terminal, connect the terminal to the telephone line by plugging one end of this cable into the terminal jack labeled LINE and the other end into the wall jack (figure 3-2).

NOTE

If PLATO interface (RS-232 or long long driver) is to be used (no internal modem), see steps 4 through 6 for assembly instructions.




Figure 3-2. Terminal/Telephone Connection

4) If PLATO interface (RS-232 or long line driver) is being used, assemble interface cable kit as required for communication interface used by terminal.

NOTE

To use this interface when an internal modem is installed, connector AJ5 on the controller board must be disconnected.

- a) Connect applicable color-coded wires to connector according to table 3-1 and figure 3-3.
 - Do not connect more than one interface selection to connector.
 - Use Cannon CIET-20-HDB pin extractor for pin removal (CDC Part Number 95363200).
- b) Tape unused wires on both sides of cable back against cable jacket. Do not cut off as interface configuration of terminal may change in future.
- c) Place connector in mounting slot of connector hood and fasten cable tie strap as shown in figure 3-3.
- d) Close connector hood and fasten it together with two screws provided.
- 5) Install interface cable to PLATO I/F connector at rear of controller unit. Screw on locking devices to provide mechanical retention and good safety ground.
- 6) Connect respective color-coded wires of interface cable to site data access equipment terminals.
- 7) Remove terminal hood (procedure 4) and set configuration/mode switches on controller board to applicable settings: (see figure 6-16 for switch location).

3-4 82100083 C

- o S2-1 In the On (closed) position enables a constant Clear to Send signal and enables external clear to send. In the Off (open) position disables the constant Clear to Send.
- o S2-2 In Off (open) position enables long line interface. In On (closed) position enables RS-232-C interface.
- o S2-3, S2-4, S2-5 These switches must be set to the correct transmitter baud rate. Check with PLATO Site Director to determine transmission rate (normally set at 120 baud). Refer to table 3-2 for correct switch settings.
- o S2-6 In the On (closed) position enables the inserting of a parity bit on transmitted data and parity checking on received data on the serial channel interface. In the Off (open) position disables the inserting and checking of parity bits.
- o S2-7 In the Off (open) position selects the primary (forward) channel. In the On (closed) position selects the low-speed (reverse) channel. To select either the primary or low-speed channel, switch S2-2 must be in the On position.
- o S2-8 In the On (closed) position selects 1 stop bit. In the Off (open) position selects 2 stop bits for 6-, 7-, or 8-bit words or 1.5 stop bits for a 5-bit word.
- o S2-9 In the On (closed) position selects touchpanel not present. In the Off (open) position selects touchpanel present.
- o S2-10 In the On (closed) position selects 16K memory. In the Off (open) position selects 32K memory.
- 8) Verify that power ON/OFF switch is in OFF position. Plug ac power cord into site outlet. Replace hood (procedure 4) and proceed with checkout procecure.

82100083 C 3-5


TABLE 3-1. PLATO INTERFACE SELECTIONS

PIN		PLATO	PLATO
NO.	SIGNAL	Long Line	RS-232-C*
1	Protective Ground	Bare	Bare
2	Forward Channel Transmit	-	-
3	Receive	-	Red
4	Forward Channel Request to Send	-	-
5	Not used	_	-
6	Data Set Ready	Yellow Jumper'	*** Yellow Jumper***
7	Logic Ground	-	Black
8	Forward Channel Carrier Detect	Orange Jumper	*** Orange Jumper***
9	Reserved	-	-
10	Reserved	-	-
11	Reserved	-	-
12	Not used	-	_
13	Not used	-	-
14	Receive Channel Transmit	-	White
15	Transmit Clock	-	Green**
16	Not used	-	-
17	Not used	-	-
18	Reserved	-	_
19	Receive Channel Request to Send	Orange Jumper	*** Orange Jumper***
20	Data Terminal Ready	Yellow Jumper'	*** Yellow Jumper***
21	Long Line Transmit	White	-
22	Long Line Transmit Return	Green	_
23	Long Line Receive	Red	-
24	Long Line Receive Return	Black	_
25	Not used	-	-

^{*}If internal modem is installed, disconnect internal modem flat ribbon cable from controller board (AJ5 connector).

^{**}This pin is assigned for an externally supplied transmit clock signal and is only used in special installations.

^{***}Pins 6 and 20 and pins 8 and 19 are jumpered together.



CONNECTOR CONTACTS
REAR VIEW (WIRING SIDE)




Figure 3-3. Interface Cable Kit

TABLE 3-2. BAUD RATE SWITCH SELECTIONS

S2-5	S2-4	s2 - 3	FREQUENCY
ON	X*	on	75 bps
OFF	X*	on	120 bps
X*	ON	off	1200 bps
X*	OFF	off	External clock**

^{*} The switch position is irrelevant.

82100083

^{**} The external clock is brought in through RJ1-15
 (RS-232-C transmit clock).
On = closed; Off = open.

CHECKOUT

Perform the following steps for operational checkout of the terminal. Procedures and sections referred to in the checkout steps are defined in section 6 of this manual unless otherwise stated. Also, refer to section 6 if any difficulties are encountered.

- 1) Turn terminal power on per procedure 1.
- 2) Run resident diagnostics as per procedure 2.
- 3) Check for correct alignment and acceptable display quality (refer to procedure 23). When checks are complete, return switches on operators panel to bypass internal diagnostic checks.
- 4) Perform a basic systems check of terminal by executing quicklook portion of PLATO system diagnostic (DIAG) per procedure 3.

MEMORY EXPANSION INSTALLATION

The memory expansion consists of eight MOS type memory IC (integrated circuit) chips that plug into the terminal video board. The video board has all the sockets to accept the eight IC's and also the support logic for the operation of the memory expansion. Observe the following caution when installing the memory expansion IC's.

CAUTION


Follow precautionary rules for handling MOS type circuits as described in Section 6.

To install memory expansion reference figure 3-4 and do the following:

- 1. Turn terminal power off per procedure 1.
- 2. Remove video board from terminal per procedure 7.
- 3. Observe correct pin alignment and insert the eight memory IC's into ClO through Cl7 locations on video board. Dot or indentation on the IC's must be aligned with notched side of IC sockets.

3-8 82100083 D

- 4. Reinstall video board in terminal per procedure 7.
- 5. Set configurator/mode switch S2-10 on controller board to the OFF (open) position to indicate the presence of the memory expansion.
- 6. Apply power and test terminal per procedure 2.



03501-2

Figure 3-4. Video Board IC Locations for Memory Expansion

INSTALLATION INSTRUCTIONS FOR OPTIONAL MODEM (XA247-A)

To install the optional modem do the following:

- 1) Power off terminal per procedure 1.
- 2) Unplug ac power cord from site outlet.
- 3) Remove terminal hood per procedure 4.

82100083 D 3-9

- 4) Remove ac entry panel per procedure 11 and discard the ac entry cover plate. Install two telephone jack connectors and reinstall ac entry panel.
- 5) Remove three standoffs (if present) from monitor assembly and discard. See figure 3-6 for location of existing standoffs.
- 6) Remove operators panel cable clamp and discard.
- 7) Fasten a ground wire to monitor chassis mounting screw shown in figure 3-5. the other end will be connected in step 12.
- 8) Position shield as shown in figures 3-5 and 3-6 and insert three new standoffs (these are provided) through the shield and attach it to the monitor chassis.
- 9) Run the operators panel cable along the outside of the shield so it will fit between it and the modem printed circuit board after the board is installed.
- 10) Insert the remaining new standoff through the upper right hand corner of the modem printed circuit board (this is for proper spacing between the shield and modem board).
- 11) To install modem printed circuit board, do the following:
 - a) Position the board in the location shown in figure 3-6.
 - b) Make sure the operator panel cable is between the shield and board as shown in figure 3-6.
 - c) Align the board so its three mounting holes line up with the three standoffs on the shield.
 - d) Press the board into place by pushing it over the three standoffs until it is in the mounting position. The 4th standoff (this was installed in step 10) protrudes through a clearance hole in the shield.
 - e) Attach a tie wrap through the opening in the end of the three standoffs (leave tie wrap off the fourth standoff) and lock each tie wrap. Installing the tie wraps ensures a locking action to prevent the board from becoming detached from the shield and falling inside the monitor.
 - f) Connect modem printed circuit board cable to location AJ5 of controller board.

3-10 82100083 D




Figure 3-5. Optional Modem Installation

82100083 D 3-11




Figure 3-6. Modem Shield and Printed Circuit Board Installation

3-12 82100083 D

- 12) Fasten other end of ground wire installed in step 7 to ground (GND) lug on modem printed circuit board (figure 3-5).
- 13) Attach red wire from connector jack marked PHONE to terminal J5 and green wire to terminal J4 of modem printed circuit board (figure 3-5).
- 14) Fasten the red wire from connector jack marked LINE to terminal J2 and the green wire to terminal J3 of modem printed circuit board (figure 3-5).
- 15) Attach the two black wires from both connector jacks to terminal J7 of modem printed circuit board (figure 3-5).
- 16) Fasten the two yellow wires from both connector jacks to terminal J9 of modem printed circuit board (figure 3-5).
- 17) Install the remaining tie wrap around the wires going to the board mentioned in steps 13 through 16.
- 18) Install a identification plate on the modem printed circuit board in a approximate location shown in figure 3-5.
- 19) Update equipment identification log showing modem is installed.
- 20) Install FCC (Federal Communications Commission) certification tag as shown in figure 3-5.
- 21) Install FCO log per figure 3-5.
- 22) Replace hood per procedure 4.

CONNECTING TERMINAL TO PLATO SYSTEM

The following defines the instructions for connecting the terminal to the PLATO system. The procedure contains instructions for the direct connected terminal (RS-232 or long line driver interface) and the dial-in connected terminal (internal modem). To make the connections between the terminal and the PLATO system do the following:

- 1) Set terminal power ON/OFF switch to ON (procedure 1).
- 2) Set rocker switches for normal operating mode.

82100083 D 3-13

- a) LOOP/EXIT switch to EXIT position.
- b) KB/TP/SKIP switch to SKIP position.
- c) TEST/SKIP switch to SKIP position.
- 3) Direct connected terminal (RS-232 or long line driver interfaces).
 - a. The terminal must load its controlware from the PLATO system. This process takes about 1-1/2 minutes.

NOP

No operation. Indicates that the communication link between the terminal and the PLATO system is down. Refer to section 6.

NO REPLY

Indicates that the terminal has received no response from the PLATO system. The terminal continues to solicit a response from the PLATO system approximately every 4 seconds until a reply is received.

LOADING FAILURE

Indicates that the loading process was unsuccessful and the program has aborted. Refer to section 6.

LOADING XX

Indicates a successful loading process. XX signifies the block being loaded. This message is followed by the Begin Display.

- b) Proceed with sign-on sequence.
- 4) Dial-in connected terminal (internal modem).
 - a) Set the DATA/TALK switch to TALK.

● 3-14 82100083 D

- b) Dial telephone number that connects computer, and listen for the computer telephone to ring, followed by a period of no sound, and then a high-pitched answer tone which indicates connection to the computer.
- c) Set DATA/TALK switch to DATA, and hang up telephone.
- d) The terminal must be loaded with its controlware from the PLATO system. This process takes about 1-1/2 minutes.

During this loading process, the terminal displays one of the following messages:

NOP

No operation. Indicates that the communication link between the terminal and the PLATO system is down. Refer to section 6.

NO REPLY

Indicates that the terminal has received no response from the PLATO system. The terminal continues to solicit a response from the PLATO system approximately every 4 seconds until a reply is received.

LOADING FAILURE

Indicates that the loading process was unsuccessful and the program has aborted. Refer to section 6.

LOADING XX

Indicates a successful loading process. XX signifies the block being loaded. This message is followed by the Begin Display.

e) Proceed with sign-on sequence.

82100083 D 3-15

- 5) To disconnect the terminal from the PLATO system, sign off system, hang up telephone handset, and set the DATA/TALK switch to TALK.
- 6) Turn off terminal by setting power ON/OFF switch to OFF.

3-16 82100083 D

The maintenance philosophy for the terminal calls for troubleshooting and parts replacement down to the chip level in some cases. A block diagram of the terminal is presented in figure 4-1. This section describes the basic functional modules and chips that are replaceable in the terminal without a detailed analysis of their internal operation. The information is presented in the following order:

- Controller
- Communication Interface/Internal Modem
- Operators Panel
- Touchpanel
- Power Supply
- Video Monitor
- Keyboard

CONTROLLER

The controller portion of the terminal consists of two printed-circuit logic boards (PCBs): the controller board and the video board. The following paragraphs describe some of their features and capabilities.

CONTROLLER BOARD

This board provides the control function and processing capability required to support the input and output operations as well as to manage their interactions.

Examples of control functions are:

- Character generation
- Line generation
- Instruction decoding and execution

82100083 4-1

- Routing of messages for peripheral devices
- Interrupt recognition and process




Figure 4-1. IST-II Terminal Block Diagram

The Z80A microprocessor, on the controller board, inputs data from or outputs data to the devices and interfaces listed in table 4-1. A block diagram of the controller board is illustrated in figure 4-2.

TABLE 4-1. DEVICE INPUTS AND OUTPUTS

DEVICE	MICROPROCESSOR INPUT/OUTPUT
Memory	Both
Keyboard	Input
PLATO communication interface	Both
Serial channel	Both
Maintenance LEDs	Output
Switches	Input
Identification code setting	Input
Touchpanel	Input
Parallel channel	Both
Interrupt mask	Output

The following paragraphs discuss the execution times, PLATO communications interface, serial channel interface, parallel channel interface, terminal identification, and programming.

Execution Times

The state time is fixed at 250 nanoseconds. The program memory addresses 0000_{16} through 7FFF $_{16}$ are dedicated exclusively for program storage. The controller is the only user of this memory. The refresh memory addresses 8000_{16} through FFFF $_{16}$ contain the information to be displayed on the screen, and both the display logic (read) and the controller (read/write) have access to this memory, with the display having top priority. The fact that whatever information stored in the refresh memory is displayed on the screen does not preclude the possibility for storing and executing programs in it.

The following rules must be followed when calculating execution times:

 Add one state time (WAIT state) to each instruction (whether it is a 1-, 2-, 3-, or 4-byte instruction) if it is stored in the program memory.

82100083 B 4-3




Figure 4-2. Controller Board Block Diagram

4-4

 Add three state times (WAIT states) to each memory reference to the refresh memory.

For example, the instruction LD (nn), A stores the contents of the A register in address nn. It is a 3-byte instruction with four memory references (read operations code, read lower 8 bits of address, read upper 8 bits of address, and write the contents of the A register into that address).

Here are four typical cases:

<u>Case</u>	Address (Hex Code)	Code	Description
1	1000	32 00 70	A(7000)
2	1000	32 00 80	A(8000)
3	9000	32 00 70	A(7000)
4	9000	32 00 80	A(8000)

Case 1 - All addresses in program memory

Execution time = 13 states (basic)

l wait (program memory)

14 states = 3.5 microseconds

Case 2 - Program in program memory, write into refresh memory

Execution time = 13 states = (basic)

l wait (program memory)

3 wait (write in refresh memory)

17 states = 4.25 microseconds

Case 3 - Program is refresh memory, write into program memory

Execution time = 13 states (basic)

9 wait (three refresh memory reads)

22 states = 5.5 microseconds

Case 4 - All addresses in refresh memory

Execution time = 13 states (basic)

12 wait (four refresh memory references)

25 states = 6.25 microseconds

PLATO Communications Interface

This interface enables the terminal logic to communicate with the PLATO system and discussion here centers on the signals, pinouts, parameter selection, and operation of the PLATO Receiver and PLATO Transmitter.

PLATO Receiver

Important aspects of the PLATO Receiver are word format, word polarity, word parity, data rate, and data assembly/transfer.

Word Format - The asynchronous PLATO receiver receives 21 bits of serial data after detection of a Start bit (including the Start bit). After reception of the 21 bits it searches for another Start bit. If the bit following a 21-bit word is a logical 1, it is interpreted as a Start bit and 21 more bits are clocked in. If after 21 bits, the incoming data is a logical 0, the receiver stops in Search mode until the incoming data line switches from 0 to 1, at which point the receiver resumes its activity. Figure 4-3 shows the receiver word format.




Figure 4-3. Receiver Word Format

Word Polarity - The Start bit must be a logical 1 to trigger receiver activity. A logical 1 is received when the RS-232-C receiver (RJ1-3) is in the space condition or the interface receiver (AJ5-7) is in the space or TTL high condition (both interfaces require that the long line interface not be enabled), or the long line receiver on and the long line interface enabled.

4-6 82100083

The data following the Start bit is assembled and passed on to the microprocessor as a logical 1 if it has the same polarity as the Start bit; otherwise, it is assembled and passed on as a logical 0.

Word Parity - The receive logic does not have parity check circuits. Received word parity checking is accomplished by the terminal controlware program.

Data Rate - The receiver nominal data rate is 1200 bps.

When measured at the receiver inputs, the combination of frequency differential between receiver and transmitter, plus network distortion should not make the data string:

- Have the rising and falling edges more than 40 percent away from the 1200 bps nominal positioning. This 40 percent applies to any edge of any bit within the 21-bit word. Timing is resynchronized upon detection of the next Start bit, so the error is noncumulative.
- Contain bit times whose levels are stretched or shortened by more than 40 percent of the nominal 833-microsecond bit duration (1167- to 500microsecond duration).

Data Assembly/Transfer - Upon detection of the Start bit, the receiver logic starts clocking the incoming serial data into a 7-bit shift register. When the register is full, its contents are parallel-transferred to a holding register and the communication ready status/interrupt set. The shift register is available to receive the next 7 bits. The data in the holding register must be removed before the second byte of 7 bits is received to avoid losing data. The time available between the communication ready and the lost data condition is:

7 bits at 0.833 millisecond/bit = 5.83 milliseconds

The second assembled byte loads into the holding register and the process repeats for the last 7 bits of the 21-bit word.

Figure 4-4 shows the 21-bit incoming serial word and the way it passes on to the processor in 3 bytes.

82100083

Bit 7 of the 8-bit byte received by the processor sets when the first byte transfers and resets for bytes 2 and 3.

The Start bit, labeled S, is always a logical 1.




Figure 4-4. Receiver Data Transfer

PLATO Transmitter

The following paragraphs describe the PLATO Transmitter word format, word polarity, word parity, data rate, data transfer/disassembly, signals, and long line receiver, and driver.

<u>Word Format</u> - The PLATO transmitter transmits a Start bit plus 11 Data bits. A Stop bit adds at the end of the Data bits to generate a gap between characters. Figure 4-5 shows the transmitter word format.




Figure 4-5. Transmitter Word Format

Word Polarity - The transmitter output is in the TTL high state during the idle (inactive) state. The Start bit is a logical 0. The data is inverted; that is, if bit 4 output from the processor was a logical 1, it goes out of the transmitter as a logical 0.

These TTL levels show at the connectors as follows:

<u>Word Parity</u> - The transmitter logic does not generate parity.

 $\underline{\text{Data Rate}}$ - The transmitter can transmit at 75, 120, and 1200 bps.

<u>Data Transfer/Disassembly</u> - When the transmit data has been correctly loaded, the two output bytes shift out as shown in figure 4-6.

Bits 0, 1, and 2 of the load low bits output are not used (they can have any value). Bits 3 through 7 hold Transmitter Data bits 11 through 07, respectively. Bits 0 through 5 of the load upper bits output contain bits 06 through 01 of the Transmitter data word. Bits 6 and 7 are ignored and the transmit logic inserts the Start bit.

82100083 B 4-9




Figure 4-6. Transmit Data Transfer

<u>Signals</u> - The following paragraphs describe the Data Set Ready, Carrier Detect, Request to Send, Data Terminal Ready, and Transmit Clock.

- Data Set Ready This signal in the true state is required to enable the receiver to accept data. This condition is met when the RS-232-C input (RJ1-6) is in the on state or when the board connector AJ5-8 is a RS-232-C On or a TTL high.
- Carrier Detect This signal has the same use as Data Set Ready. The condition is met when the RS-232-C input (RJ1-8) is On or when the board connector AJ5-9 is a RS-232-C On or a TTL high.
- Request to Send Both the forward channel RTS (RJ1-4) and reverse channel RTS (RJ1-19) are always in the RS-232-C on state as long as the terminal is powered up.
- Data Terminal Ready This signal is programmable and comes up set upon power on, but its state can be controlled via software. This signal set means the RS-232-C output (RJ1-20) is in the space condition.
- Transmit Clock This signal brings a timing clock from an external source (that is, modem) to control the transmitter shift rate. The selection of the internal clocks or external clock is performed via switches.

Long Line Receiver - The receiver is basically a lightemitting diode/phototransistor circuit. Figure 4-7 shows the typical long line receiver circuit.

4-10 82100083

Request to Send (RTS), CA - This signal from the terminal to a data set (modem) indicates that data to be transmitted is available and the modem should condition the lines.

It is activated automatically. The interface, after receiving data from the processor, holds the data and activates the RTS line. It keeps it activated until the last bit of data has been clocked out.

<u>Clear to Send (CTS), CB</u> - This signal from the data set must be active to enable the interface to transmit data. It must follow the RTS signal.

<u>Data Terminal Ready (DTR), CD</u> - This signal is active as long as the terminal is powered up.

<u>Data Set Ready, CC</u> - This signal from the data set is passed on to the processor as a Status bit.


<u>Carrier Detect</u> - This signal from the data set is passed on to the processor as a status bit.

Data Format

The send data and receive data serial information is asynchronous. Figure 4-9 shows the serial data format. Both the receive and send portions must operate with the same format (number of data bits, stop bits, odd/even/no parity, and baud rates). The Least Significant Bit (LSB) of the character transmits first (after the start bit) and the Most Significant Bit (MSB) last. The receiver takes the first serial data bit as the LSB and the last one as the MSB. The transmitter idles in the mark state.

The number of data bits is selectable by program control. Parity or no parity is switch selectable (S2-5). If parity is enabled, the even or odd selection is performed under program control. The number of stop bits is switch selectable.

82100083 B 4-13




- (A) I START BIT (SPACE OR HIGH)
- (B) 5, 6, 7, OR 8 DATA BITS (I= MARK OR LOW, O= SPACE OR HIGH)
- (C) I OR NO PARITY BIT (EVEN OR ODD)
- D) I STOP BIT (MARK OR LOW)

03342

Figure 4-9. Serial Word Format

Timing

Figures 4-10 and 4-11 show the serial transmit and receive timing respectively.



① RTS → CTS DELAY CONTROLLED BY DATA SET

03344

Figure 4-10. Serial Transmit Timing




Figure 4-11. Serial Receive Timing

Switches

The Clear to Send and Parity Enable/Inhibit switches are available to select operating modes.

<u>Clear to Send (CTS)</u> - Switch S2-1 in the On (closed) position forces a constant CTS signal enabling transmission without the external CTS (without the modem). An active external signal is required when the switch is in the Off (open) position.

Parity Enable/Inhibit - Switch S2-6 in the On (closed) position enables the insertion of the Parity bit during transmissions and parity check during receptions. A load serial control function must be executed before a mode change is accepted. The even or odd selection is done under program control. This switch in the Off (open) position disables the parity circuits. The Stop bit must follow the last Data bit on transmission (receptions).

Program Instructions

The processor can, by means of I/O instructions, transfer information between itself and the serial channel interface as summarized in table 4-2 and discussed in the following paragraphs.

NAME	ADDRESS	DESCRIPTION		
Load Serial Data	Output 06	Data to be transmitted		
Load Serial Control	Output 07	Control parameters		
Read Serial Data	Input 05	Data received		
Read Serial Status	Input 06	Status information		

TABLE 4-2. SERIAL CHANNEL I/O INSTRUCTIONS

Load Serial Data (Output 06) - Upon reception of this function, the module transfers the contents of the data bus into the serial transmitter. If the transmitter is conditioned to transmit less than 8 data bits, it discards the excess most significant bits of the 8-bit-wide data bus; that is, the data bits to be transmitted have to be right-justified.

Before trying this command, the processor, or the system, must ensure the character-request signal is active (the transmit-holding register is empty); otherwise, data may be lost.

Upon loading of a character, the module activates the RTS signal and waits until the CTS becomes active before clocking the serial data out.

The module generates the Start, Parity, and Stop bits (according to the features previously selected) and inserts them in the corresponding bit slots.

Load Serial Control (Output 07) - The module loads the contents of the data bus into the control register. The information of the data bus is interpreted as follows:

Data Bus Line 0 (Enable CREQ Interrupt) - If this line is a 1, it enables the character request interrupt; if a 0, it disables it. An interrupt is

generated when both the enable and the character request condition are true simultaneously (character request means the transmitter can accept one character of data to send).

- Data Bus Line 1 (Enable CRDY Interrupt) The character-ready interrupt is enabled if this line is a 1 and disabled if it is a 0. An interrupt is generated when both the enable and the character-ready condition are true simultaneously (character-ready means the receiver has received a full character and the processor can take it). It does not mean that the character has no errors in it. The software should check the status word to verify the quality of the data.
- Data Bus Lines 2 and 3 (Select Word Length) These 2 bits select how many Data bits are transmitted in each serial character or expected in each serial character received. Table 4-3 shows how the selection is performed.

TABLE 4-3. SERIAL CHANNEL WORD LENGTH SELECTION

DATA	DATA	NUMBER OF
LINE 3	LINE 2	DATA BITS
0	0	5
0	1	6
1	0	7
1	1	8

 Data Bus Line 4 (Even/Odd Parity) - This line high conditions the module to generate and check for an even Parity bit. This line on low conditions the module to generate and check for an odd Parity bit. This circuit is disabled if parity is inhibited.

Even parity means that the number of logical ls in the data is even, while odd parity means that the number of logical ls in the data is odd. The Start and Stop bits are excluded in the calculation.

 Data Bus Lines 5, 6, and 7 (Baud Rate Select) - The module generates some of the commonly used baud rates. Their selection is performed by these 3 bits shown in table 4-4.

TABLE 4-4. SERIAL CHANNEL BAUD RATE SELECTION

DATA	DATA	DATA	BAUD
LINE 7	LINE 6	LINE 5	RATE
0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	150 300 600 1200 2400 4800 9600 19200

Read Serial Data (Input 05) - This function transfers data from the serial receiver to the processor. The data is valid only when the serial character ready status is set.

If the receiver is set to receive words with less than 8 bits, the data is right-justified within the 8-bit transfer.

Read Serial Status (Input 06) - This function transfers status information from the serial interface to the processor. The status word is as shown in figure 4-12.




Figure 4-12. Serial Channel Status Word

The following paragraphs explain the meaning and use of these Status bits:

 Status Bit 0, Interrupt Pending - This bit is sent when an interrupt has been generated by either character request or character ready and remains set until the processor services it.

- Status Bit 1, Character Request Character request means that the Transmitter Holding register is empty and a new character can be accepted. Loading data into it drops the character-request condition until the register is again empty.
- Status Bit 2, Character Ready Character ready means that the Receiver Holding register has a character in it that can be removed by the processor. If the character is not removed within a character time, the following character received is transferred into the holding register, thus destroying the character (lost data).

The character ready status is dropped by executing a read data function.

- Status Bit 3, Receive Error The receive error condition can be generated by:
 - Parity Error The Parity bit received in the character does not match the one generated by the receiver.
 - Framing Error No Stop bit was detected in the Stop bit slot of the character.
 - Lost Data A new character was received and transferred into the Receiver Holding register before the processor removed the previous one.

The Status bit does not indicate which of the possible causes actually forced the error condition. Software should be prepared to recover from this mode of failure (request retransmission). The error condition is cleared automatically by reception of a new character containing no errors, provided that the character-ready condition does not exist when this happens.

- Status Bit 4, Serial Channel Carrier Detected This bit, active low, indicates that the data set Carrier Detect signal is active at the serial channel interface.
- Status Bit 5, Clear to Send This bit indicates that the data set Clear to Send signal is active.
- Status Bit 6, Data Set Ready This bit indicates that the data set connected to this interface is ready.

• Status Bit 7, PLATO Channel Carrier Detected - This bit, active low, indicates that the Carrier Detect signal line is active at the PLATO communication interface connector (RJ1-8) or that the board connector signal AJ5-9 is an RS-232-C On or a TTL high.

Parallel Channel Interface

The parallel channel interface provides a means for the terminal to communicate and exchange information with 16 addressable, external devices. Data is exchanged in bit-parallel/byte-serial mode, with the terminal processor controlling the interface. The discussion here focuses on the signals and timing.

Signals

All voltage levels on the parallel channel are TTL compatible and defined as follows:

• Terminal output

Data Lines +2.0 V to +5.25 V = High +0.0 V to +0.5 V = Low Others +2.4 V to +5.25 V = High +0.0 V to 0.4 V = Low

• Terminal input

Data Lines

+2.0 V to +5.25 V = High	+2.4 V to 5.25 V = High
-0.25 V to +0.8 V = Low	-0.25 V to +0.8 V = Low

Others

The signal definitions for the parallel channel interface are as follows:

Data Line 0 through Data line 7 - These eight bidirectional lines carry the information from the terminal to the external devices or vice versa, depending on the setting of the control signals external write and external read. The kind of information carried is defined by the setting of the five address lines which determine the device being communicated with and the function taking place.

 These eight lines are driven by the terminal during module outputs (external write active) and by the device during terminal inputs (external read active).

NOTE

Unless a device is requested to place data on the data lines, its data line drivers must be in the high impedance state.

- Address Line 0 through Address Line 5 These six output lines, driven by the terminal, determine the device to receive or send data and the kind of function to be performed on the data.
- External Write When active, this control signal, driven by the terminal, indicates that the information on the data bus goes from the terminal to the device defined by the address bus. The device should get ready to receive data.
- External Output This control signal, driven by the terminal, complements the External Write signal. External Write defines the direction of the flow of data; External Output active indicates that the data is on the data lines and stable; and the device defined by the address lines is to act on it.
- External Read When active, this control signal, driven by the terminal, indicates that the device defined by the address lines is to place the requested information on the data lines. Only at this time can the device turn on its data line drivers.
- External Ready When active, this signal, driven by the addressed device, indicates that the I/O cycle initiated by the terminal has been completed by the device (data was taken by the device during terminal outputs or placed on the data lines by the device during terminal inputs).
- Interrupt Line This line is common to all devices on the parallel channel and any of them can activate it at any time. Its purpose is to tell the processor to process data over the parallel channel, since all the activities on this channel are initiated by the processor. When the processor has acknowledged and serviced the interrupting device, it must deactivate this line.

Timing

Figures 4-13, 4-14, and 4-15 show the three possible cases of interface timing for input and output cycles. The processor in the three cases starts the sequence in the same fashion; the difference between cases depends exclusively on the device response. All timing is referenced to the parallel channel connector RJ2 at the terminal.

The three cases described for the output cycle (no extra wait states, extra wait states, and timeout) also apply to the input instruction, the only difference in requirements being that in input cycles the device must have the requested data on the bus before 750 nanoseconds for the no extra wait state case or before the external ready goes high for the extra wait states case.

Output Cycle - The processor places the address and data on the bus (shown by the drivers going from tristate floating to bipolar state). Fifty nanoseconds later the External Write goes active (low). At this time, the devices on the bus can start sampling the address code, and the device that matches it can start conditioning the external ready line.

The External Output signal goes active (low) 250 nanoseconds after the External Write. The data is perfectly stable at this time, and the addressed device can use this strobe to latch the data. The processor timing stops and the sequence is restarted by the External Ready Signal.


The processor samples the external ready line continuously, starting 750 nanoseconds after the External Write was issued. To allow for gate delays, cable length, and a safety margin, the device should condition the external ready line within 625 nanoseconds after the External Write is received. It should be in the high state (ready) if the data on the data bus was taken or processed; pulled down (not ready) otherwise.

 Output with no extra wait states (figure 4-13) - If the external ready line is high and stable 750 nanoseconds after the External Write, the processor assumes that the data was successfully transferred and terminates the output cycle by turning all the drivers off and executing the next program instruction.

4-22 82100083

- Output with extra wait states (figure 4-14) If the external ready line is low 750 nanoseconds after the External Write, the processor goes into Wait mode until it sees the external ready line go high. At this point, the sequence continues as described in the previous paragraph. Notice that in the Wait mode the processor could not execute the program; therefore, the processor overall throughput is decreased.
- Output with timeout (figure 4-15) If the external ready line is low 750 nanoseconds after the External Write and remains low for the next 64 microseconds (+20 percent), the interface terminates the output cycle by simulating an External Ready and setting a timeout status bit. Note that:
 - The timeout condition is guaranteed not to occur if the external ready line is high and stable within 43.2 microseconds after the External Write signal.
 - Since the processor does not know whether the completion of the cycle was due to a device-activated External Ready or a timeout condition, the driver routine for this interface should have a check of the status bit immediately after the output instruction.
 - While in the Wait mode, the processor is not refreshing the program memory. The processor must perform 128 refresh cycles during every 2-millisecond period in order to maintain the program memory contents. These refresh cycles are performed automatically by the processor, one after each fetch instruction operation. Given the worst case practical condition of executing block move instructions located in the display memory space with all memory references also within the display memory space, there is 752 microseconds to spare during any 2-millisecond period while still satisfying the refresh requirements. To ensure that program memory refresh requirements are met under all conditions, the program prevents the occurrence of more than 11 timeout conditions during any 2-millisecond period.

The timeout status is automatically reset at the beginning of an I/O cycle.



NOTE: ALL TIMES IN NANOSECONDS.

03340

Figure 4-13. External Input or Output Timing (No Extra Wait States)

Input Cycle - The processor places the address on the bus (shown by drivers going from tristate floating to bipolar state). Fifty nanoseconds later the External Read signal goes active (low). At this time, the devices can start sampling the address bus and the device that matches the address code can start conditioning the external ready line and turn the data drivers on (shown by the drivers going from tristate floating to bipolar state).

The processor timing stops and the sequence is resumed by the External Ready signal.

82100083




Figure 4-14. External Input or Output Timing (With Extra Wait States)

Terminal Identification

There are 16 selection jumpers on the controller board that have been individually opened or left shunted, as required, to establish a unique 16-bit terminal identification (ID) code. Under program control, this ID code can be read and transmitted to the host. This ID code is factory set only.

Programming

All the I/O instructions whose address have bit 2^5 set route through the parallel channel interface. The actual addressing/function codes (lower 5 bits of address code), as well as the meaning of the information transferred is device dependent.

82100083 B 4-25




Figure 4-15. External Input or Output Timing (Timeout Condition)

VIDEO BOARD

The video board provides timing and memory capabilities to support the controller board and the display module. A block diagram of the video board is illustrated in figure 4-16. The following is a list of some of the features provided by the video board:

- 32K 8-bit words of RAM for crt refresh
- 16K 8-bit words of RAM for programs (basic memory)
- Provision for 16K 8-bit words of RAM expansion

4-26 82100083

4-27

FROM Processor

ADDRESS BUS DISPLAY ADDRESS

CR1 08

CR108

PROCESSOR Address

CR100

CR100

(7)

(1)

(1)

REFRESH NEW

MUX.

CR106

MUX

REF Mem

HOLD RGTR

CR112

REF Mem

HOLD RGTR

CR112

(8)

(8)

(8)

(8)

VIDEO SHIFT RGTR

ODD BITS)

CR105

VIDEO Shift RGTR

(EVEN) (BITS)

CR105

CR1 05

XOM O301A VIDEO

REFRESH MEMORY 16k X B (ODD LINES)

CR110

UPPER 32K

REFRESH MEMORY 16K X B

(EVEN LINES)
CR110

- 2K 8-bit words of ROM/EROM for terminal diagnostic and loader program
- Timing generation for the display, memory, and controller board
- Composite video output for external devices

Memory Expansion

The memory expansion consists of 16K 8-bit words. The module consists of 8 ICs which are to be plugged into the Video PCB. The board already has all the sockets to accept the ICs and support logic to integrate them into the terminal. Switch S2-10 on the Controller Board must be placed in the Off position (open).

Programming

All functions and capabilities of the terminal are controlled by a program residing in memory and executed by a Z80 microprocessor LSI chip. State time is set at 250 nanoseconds. The following paragraphs discuss the memory structure.

Memory Structure

Figure 4-17 shows the memory breakdown and addressing. The following paragraphs discuss:

- Read-Only Memory
- Program RAM
- Display Refresh Memory
- Control of Peripherals
- I/O Peripheral Devices
- Read Configuration Switches
- Load Maintenance Register
- Read Keyboard Data
- Load Transmitter Lower Bits
- Read Touchpanel Data
- Load Transmitter Upper Bits
- Read Lower ID

- Bulk Write/Erase
- Read Upper ID
- Load Interrupt Mask
- Read Serial Data
- Miscellaneous Control
- Read Serial Status
- Load Serial Data
- Read Controller Status
- Load Serial Control
- Read Communication Line
- Input Parallel Channel
- Output Parallel Channel

4-28 82100083




Figure 4-17. Memory Assignment

Read-Only Memory - There are 2K by 8 words of ROM in the terminal. Starting address is 0000_{16} and final address is $07FF_{16}$. Access time of this memory is 350 nanoseconds.

<u>Program RAM</u> - The terminal has a minimum of 16K 8-bit words of RAM. A memory expansion can be added to obtain a total of 32K 8-bit words of RAM.

Starting address for the basic program memory is 0000_{16} and final address is $3FFF_{16}$. The first address of the memory expansion is 4000_{16} and the final address is $7FFF_{16}$. Access time is 300 nanoseconds.

NOTE

The set of addresses between 0000_{16} and $07FF_{16}$ define both ROM and RAM. Upon power on or activation of the RESET switch, this range of addresses selects the ROM, and remains in this mode until the program instructs the hardware to deselect the ROM and select the RAM (or vice versa).

Display Refresh Memory - These 32K 8-bit words of memory (262 144 bits) are part of the processor memory and contain all the information to be displayed on a 512 by 512 (262 144 dots) matrix crt screen. Each bit of information in this memory represents a dot on the screen. A logical 1 (0) in memory equals a white (black) dot on this screen. The starting address is 8000_{16} and the final address is FFFF16 (Address Bit 2^{15} is always set when referencing this memory).

Both the processor and the display have access to this memory, with the display having a higher priority, which means that, on the average, the processor has to wait to gain access to this memory.

Control of the Peripherals - A peripheral device is any device, interface, or function that performs a task when commanded to do so by the processor. The peripherals may be internal or external, and their complexity may vary from simple holding registers to sophisticated LSI functions. Their operation and responses are described in the following paragraphs.

 Display - As seen by the processor, the display is nothing more than a portion of the terminal memory (the refresh memory). Data is displayed on the screen by executing write instructions into this memory.

Each bit of information written on this memory represents a dot on the screen (as opposed to alphanumeric terminals, where a 7-bit code in memory represents, for example, a 7- by 9-dot matrix symbol).

- Refresh Address/Display Portion There is a one-toone relationship between the address of the refresh memory where data is written and the X/Y coordinate where this data is displayed. The correspondence is as follows:
 - Each refresh memory address contains 8 bits (dots) of information. These 8 bits are positioned on the screen in the horizontal direction, with the data bit 0 at the left and data bit 7 at the right.
 - The lowest refresh memory address (8000₁₆) corresponds to the upper left corner of the display (the corner dot plus the seven dots to the right of it).

4-30

- Increasing the address by one is equivalent to moving one dot to the bottom on the screen (still controlling eight horizontal dots).
- There are 512 horizontal lines within a column. The lower 9 bits of the 16-bit refresh memory address determine 1 of the possible 512 lines.
- The next 6 bits (A09-A14) of the refresh memory address select 1 of the 64 vertical columns (each column is 8 bits, or dots, wide). Increasing the column address by one is equivalent to selecting the next column to the right.

Each address uniquely selects a group or set of 8 bits (dots). Selection of a bit or bits within this group is accomplished by data manipulation.

For example, write a 1 and then a 0 in the screen position located 21 dots to the right and 9 dots below the upper left corner dot (figure 4-18). Do not modify any other data on the screen.




Figure 4-18. Address 8409₁₆

82100083 B 4-31

The addressing is formed as follows:

• The lower 9 bits define the line position, with 0 0000 0000 at the top. The desired location is 9 dots away from the top the line address is:

$$A_8 - A_0 = 0 0000 1001$$

 The column address defines groups of 8 bits in the horizontal direction, with 00 0000 on the extreme left. The desired location is 21 dots away from the left, the column address is:

$$A_{14} - A_{09} = 21/8 = 2$$
 (Remainder = 5)
 $A_{14} - A_{09} = 00$ 0010 (Data Bit 5)

By dividing the X coordinate by 8 it can be seen that the integer result defines the column and the remainder defines the Data Bit to be used in the manipulation.

 Address Bit 15 must be set to select the refresh memory address.

The complete address is:

The Read/Write instruction affects 8 bits at the time. Only the Data Bit 5 must be altered, the following masks are generated.

```
Write Mask = 0010 0000 (DB5 set) = 20_{16}
Erase Mask = 1101 1111 (DB5 clear) = DF<sub>16</sub>
```

4-32 82100083

The program is:

LD	А, (8409Н)	Load A register with 8-bit word from location 8409H
OR	А, 20Н	OR data in A register with write mask. This sets bit 5 of the data without modifying the other 7 bits.
LD	(8409), A	Store contents of A register in location 8409H. The desired dot on the screen is now illuminated.
AND	A, ODFH	The data just stored in memory and still in the A register is ANDed with the erase mask. Bit 5 is reset without modifying the other 7 bits.
LD	(8409), A	Store the A register in location 8409H. The desired dot on the screen is now dark.

I/O Peripheral Devices - All the peripheral devices except the display are controlled by the processor by means of I/O instructions. These instructions perform functions, such as transfer data, control parameters, and status information. The secondary byte of the I/O instruction defines the device/function with which the processor exchanges data. Table 4-5 is a complete list of all the defined device/functions of the terminal.

Read Configuration Switches (Input 00) - This command reads the setting of eight switches, five of them external, the rest on the controller board.

Load Maintenance Register (Output 00) - This instruction transfers the data output by the processor into an 8-bit holding register. Each bit of this register has a function, as follows:

Data Bit 0, ERR LED - This maintenance register output drives an LED labeled ERR (error). Loading a 0 in the register turns the light on (1 equals off). This output is a 0 upon power on or reset.

- Data Bit 1, XMT LED If the terminal is in Test mode the output of this register drives an LED labeled XMT (transmitted data). A 0 turns the light on and a 1 turns it off. It is a 0 upon power on or reset.
- Data Bit 2, RCV LED The same description as Data Bit 1 but to the LED labeled RCV (Received Data).
- Data Bit 3, RTS, LED The same description as Data Bit 1 but to the LED labeled RTS (Request to Send).
- Data Bit 4, DSR LED The same description as Data Bit 1 but to the LED labeled DSR (Data Set Ready).
- Data Bit 5, DTR LED The same description as Data Bit 0 but to the LED labeled DTR (Data Terminal Ready).
- Data Bit 6, Test Mode This bit controls the hardware maintenance features of the terminal. It
 places the PLATO communication interface and the
 serial channel interface in loopback mode (the
 transmitters connected to their respective
 receivers) and disconnects the external drivers.
 Data output by the processor under these conditions
 is received by the same processor that is now able
 to compare the data integrity. It also controls the
 source signals to drive the front panel LEDs. In
 Test mode, the processor has control of these six
 indicators. When not in Test mode, only the ERR and
 DTR indicators remain under processor control; the
 others are driven by the modem or terminal hardware.

A 0 loaded in this bit position puts the terminal in Test mode, and a 1 puts it in Normal mode. The terminal goes into Test mode automatically upon power up or activation of the RESET switch.

• Data Bit 7, ROM Enable - This bit controls the ROM/RAM overlap. Both ROM and RAM can be referenced in the address range from 0000₁₆ through 07FF₁₆, and the memory selection itself is done by this bit. ROM is selected when this bit is a 0, and RAM will be selected when it is a 1. This bit is a 0 (ROM selected) upon power up or when the RESET switch is pressed.

NOTE

RAM addresses 0000_{16} through $07FF_{16}$ are not available when executing programs in ROM, and ROM is not available when running programs in 0000_{16} through $07FF_{16}$ in RAM.

4-34 82100083

TABLE 4-5. INPUT AND OUTPUT FUNCTIONS

	1	ADI	ORI	ESS	5*			NORMALIZED	I/O DESCRIPTION	
7	6	5	4	3	2	1	0	(HEX) **	1/0	DESCRIPTION
X	х	O	X	0	0	0	0	00	I	Read configuration switches
Х	x	0	х	0	0	0	0	00	0	Load maintenance register
Х	х	0	х	0	0	0	1	01	I	Read keyboard data
x	X	0	х	0	0	0	1	01	0	Load transmitter lower bits
х	x	0	x	0	0	1	0	02	I	Read touchpanel data
x	X	0	Х	0	0	1	0	02	0	Load transmitter upper bits
x	x	0	х	0	0	1	1	03	I	Read lower ID
X	X	0	х	0	0	1	1	03	0	Bulk write/erase - video enable
х	x	0	х	0	1	0	0	04	I	Read upper ID
х	X	0	x	0	1	0	0	04	0	Load interrupt mask
x	X	0	х	0	1	0	1	05	I	Read serial data
X	x	0	Х	0	1	0	1	05	0	Miscellaneous control
X	x	0	X	0	1	1	0	06	I	Read serial status
Х	X	0	х	0	1	1	0	06	0	Load serial data
x	x	0	x	0	1	1	1	07	I	Read controller status
x	X	0	х	0	1	1	1	07	0	Load serial control
x	x	0	x	1	X	х	x	08	I	Read communication line
X	X	1	Y	Y	Y	Y	Y	2Y,3Y	I	Input - parallel channel
X	X	1	Y	Y	Y	Y	Y	2Y,3Y	0	Output - parallel channel

^{*}X = 0 or 1 irrelevant. Y = External device address.

^{**}The normalized hexadecimal code is obtained by making X = 0.

Read Keyboard Data (Input 01) - This function transfers data from the keyboard interface to the processor. This data is valid only when the keyboard ready status is present or after receiving a keyboard interrupt.

Load Transmitter Lower Bits (Output 01) - This function transfers 8 bits of data from the processor to the 12-bit shift register, which serializes the data to be sent to the PLATO system. Data should be transferred only when the transmitter is not active, that is, communication line request status is present, to avoid losing or destroying data. This function loads part of the transmit shift register; it does not initiate transmission or modify the status of the interface.

Read Touchpanel Data (Input 02) - This function transfers data from the touchpanel interface to the processor. This data is valid only when the touchpanel ready status is present or after receiving a touchpanel interrupt.

The data format is as follows: This word defines 1 of 16 X columns and 1 of 16 Y rows (1 of 256 locations). The origin X equals 0, Y equals 0 is the lower left corner of the screen.

Load Transmitter Upper Bits (Output 02) - This function transfers 8 bits of data from the processor to the 12-bit shift register, which serializes the data to be sent to the PLATO system. Data should be transferred only when the transmitter is not active, that is, communication line request status is present, to avoid losing or destroying data. In addition, this function loads data into the transmit register, initiates the transmission, and drops the request status condition.

Read Lower ID (Input 03) - This function transfers the setting of the lower 8 bits of the ID switches to the processor. The 16 ID switches are set to a unique code for each terminal and sealed at the factory.

Bulk Write/Erase (Video Enable/Disable, Output 03) - The operation of this function is dependent on Data Bits 0, 1, and 2 as summarized in table 4-6.

4-36 82100083

TABLE 4-6. BULK WRITE/ERASE - VIDEO ENABLE FUNCTION

DA	TA BI	TS	ODEDAMAON			
2	1	0	OPERATION			
0	0	x x	Disable video Enable video			
1	0	0	Bulk erase and Disable video			
1	0	1	Bulk write and Disable video			
1	1	0	Bulk erase and Enable video			
1	1	1	Bulk write and Enable video			
	W 0 and 1 days 1					
X =	X = 0 or 1 irrelevant.					

This function with Data Bits 1 and 2 equals 0 places the terminal in nondisplay mode without affecting the display memory contents. In this nondisplay mode, the video signal to the monitor and to the composite video interface is forced to the blanking state. The intended use of this nondisplay mode is to allow blanking the display, if desired, while the display memory space is being used as extended program memory.

This function with Data Bit 2 equals 0 and Data Bit 1 equals 1 reenables the video to the monitor and to the composite video interface (if previously disabled) without affecting the display memory contents.

This function with Data Bit 2 equal to 1 initiates a hardware write or erase of the complete refresh (display) memory. The state of Data Bit 0 determines whether all 1s (Data Bit 0 equals 1) are written, giving a completely illuminated display, or all Os (Data Bit 0 equals 0), producing a totally blank (black) display. Either the bulk write or bulk erase operation, when completed, also reenables the video to the monitor and to the composite video interface (if previously disabled). The full refresh memory bulk write or erase takes about 14 milliseconds, and writing data to the refresh memory should not be attempted during this time as it may be destroyed. The Bulk Busy status bit monitors this activity. Data Bits 2 through 7 are ignored during this output function as indicated in table 4-6.

Read Upper ID (Input 04) - This function is the same as Read Lower ID; but, transfers the remaining 8 bits.

Load Interrupt Mask (Output 04) - This function transfers 8 bits of data from the processor to the Interrupt Mask register, whose outputs control the interrupt traffic to the processor. Each of the eight interrupt levels of the terminal has an associated bit in the Mask register. If the bit in the mask is a 1, the incoming interrupt is allowed to pass and reach the processor, otherwise it is blocked off.

Each interrupt level that reaches the processor generates an interrupt vector uniquely defining its level (interrupt trap address). If more than one interrupt level is active at the same time, the hardware blocks all except the one that has the highest priority. Table 4-7 shows the data bit assignments, priorities, interrupt sources, and interrupt vectors.

PRIORITY	SOURCE	INTERRUPT MASK (DATA BIT)	INTERRUPT VECTOR (HEX CODE)
0*	Serial channel	0	00
1	Communication line ready	7	02
2	Communication line request	4	04
3	Keyboard data ready	6	06
4	Touchpanel data ready	5	08
5	Short interval	1	0 A
6	External interrupt	3	0C
7**	Long interval	2	0E

TABLE 4-7. INTERRUPT DESCRIPTION

The interrupt sources are:

- Serial Channel Either character request or character ready.
- Communication Line Ready The PLATO receiver has a byte ready to be transferred to the processor.
- Communication Line Request The PLATO transmitter is inactive and can accept data from the processor.

^{*}Highest order bit.

^{**}Lowest order bit.

- Keyboard Data Ready The keyboard interface has detected the depression of a key and is saving the data for the processor.
- Touchpanel Data Ready The touchpanel interface has detected a touch and is saving the X/Y data for the processor.
- Short Interval This interrupt is generated by a flip-flop that is switched to the set state every 104 microseconds. The only way to clear this flip-flop is to make its associated mask bit a 0 (if more interrupts are needed, the mask should then be reenabled).

NOTE

This interrupt guarantees only that a 104-microsecond interval occurs between interrupts.

- External Interrupt This interrupt is generated by devices external to the terminal and connected to it by the parallel channel.
- Long Interval Analogous in operation to the short interval, but the time between interrupts is set to 833.3 microseconds.

The interrupt vector forms the lower 8 bits of the interrupt trap address. The processor must execute programs in Interrupt Mode 2 and preset the upper 8 bits of the address in the I register. The mask is reset to all Os - all interrupts disabled - upon power on or reset.

Read Serial Data (Input O5) - This function transfers 8 bits of data from the serial channel receiver to the processor.

Miscellaneous Control (Output 05) - This function transfers data from the processor to a control register to implement the features shown in table 4-8 and further explained in the following paragraphs.

TABLE 4-8. MISCELLANEOUS CONTROL

Data Bit	Control Feature
0	1 = Sound alarm
	0 = No operation
1	0 = DTR ON
	1 = DTR OFF
2	0 = Reset flag
	l = Set flag

- Data Bit 0, Alarm The output function with bit 0 set to 1 triggers an 80-millisecond audible tone. If bit 0 is not set, the alarm does not sound. The alarm timer is retriggerable; therefore, the programmer can repeat this output function and keep the alarm sounding. The alarm keeps sounding for 100 milliseconds after the last function is received.
- Data Bit 1, Programmable DTR The processor has control of the DTR signal. It is forced to the ON state by power on or the RESET switch, and then it can be software controlled. Data Bit 1 set to 0 turns the signal on and Data Bit 1 set to 1 turns it off.
- Data Bit 2, Hardware Flag This bit controls the state of a flip-flop that can be read by the processor. A l sets the flip-flop and a 0 clears it.

A unique feature of this flip-flop is that it comes up set upon power on, but it is not modified by the RESET switch. These two conditions force the processor to start executing at address 0000, this flip-flop can inform the processor as to which of the conditions actually occurred. (The program should check the state and reset it immediately.)

 Data Bits 3 through 7 (Not assigned) - These five bits are ignored by the terminal.

Read Serial Status (Input 06) - This function transfers status information from the serial channel interface to the processor.

Load Serial Data (Output 06) - This function transfers data from the processor to the serial channel.

Read Controller Status (Input 07) - This function transfers status information from different interfaces of the terminal to the processor. Figure 4-19 shows the configuration of the status word and the following paragraphs explain their meaning.




Figure 4-19. Controller Status Word Format

- Data Bit 0, Communication Ready This bit set indicates that the PLATO receiver has clocked in 7 bits of serial data and that it is ready to transfer them to the processor. The processor should remove this byte by executing a read communication line function, which transfers the data and reset the status bit. This signal also generates the comm line ready interrupt.
- Data Bit 1, Hardware Flag This bit is the output of the hardware flag flip-flop, which is controlled by the processor or the power-on sequence.
- Data Bit 2, Communication Request This bit set indicates that the PLATO transmitter is inactive and can accept data to transmit. A load transmitter lower bits and load transmitter upper bits should be executed to load data, initiate the transmission, and reset this status bit. This signal also generates the communication request interrupt.
- Data Bit 3, Keyboard Data Ready This bit set indicates that the keyboard interface has detected a key depression and is holding the code to transfer it to

the processor. A read keyboard data function transfers the data and resets this status bit. This signal also generates the keyboard data ready interrupt.

- Data Bit 4, Touchpanel Data Ready This bit set indicates that the touchpanel interface has detected a touch and is saving the X/Y information. A ready touchpanel data function should be executed to transfer the data and reset this status bit. This signal also generates the touchpanel data ready interrupt.
- Data Bit 5, Timeout This bit set indicates that an I/O cycle to an external device on the parallel channel was not completed in the allotted time. The hardware aborts the I/O cycle and sets this status bit. The program should, after every I/O cycle to external devices, check this bit to know whether the completion of the I/O was due to normal or abnormal circumstances.

This bit clears automatically at the beginning of the next external I/O cycle (and sets again if it fails).

- Data Bit 6, RESET Switch This bit carries information on the status of the RESET switch: a 0 when it is being held down and a 1 under normal conditions. (The reset pulse acting on the hardware is independent of the duration of the switch depression, therefore, the terminal could be running while this switch is down.)
- Data Bit 7, Bulk Busy This bit monitors the activity of the hardware Bulk Write/Erase circuit. It is a l only while the hardware Bulk Write /Erase is taking place.

Load Serial Control (Output 07) - This function transfers control parameters from the processor or the serial channel interface.

Read Communication Line (Input 08) - This function transfers 8 bits of information from the PLATO receiver to the processor. This data is valid only when the Communication Ready status bit or interrupt is set. This status/interrupt condition is removed automatically at completion of the transfer cycle.

4-42 82100083

<u>Input Parallel Channel (Input 2Y, 3Y)</u> - Any input instruction whose address has bit 2⁵ set indicates a transfer of data from external devices to the processor.

Output Parallel Channel (Output 2X, 3X) - Any output instruction whose address has bit 25 set indicates a transfer of data from the processor to an external device.

Composite Video Interface

The composite video interface generates and supplies a non-interlaced, composite video signal equivalent to and in synchronous with the picture being displayed on the terminal screen. The output signals consist of three voltage levels:

V_{out} = 0.0 to 0.2 V sync level

V_{out} = 0.5 to 0.7 V black level

V_{out} = 1.5 to 1.7 V white level


The video information is digital, black or white, with no intermediate gray levels.

The maximum data rate supplied by this interface is 12.048 mHz (41.5 nanoseconds, white; 41.5 nanoseconds, black).

The timing of the signals is nonstandard. Figures 4-20 and 4-21 show the 60-Hz and 50-Hz timing for the line and frame portion of the signals.

A display monitor connected to this interface duplicates the image of the terminal display when:

- Line scanning (34.23 kHz rate) is performed horizontally, from left to right of the screen (retrace from right to left)
- Frame scanning (50 or 60 Hz) is performed vertically, from top to bottom (retrace from bottom to top).



t_{SL}= SYNC WIDTH

= 2.998 uSEC

t_{D1} = SYNC/VIDEO DELAY= 2.998 uSEC

t_{VL}= VIDEO FIELD

= 21.248 uSEC


tD2 = VIDEO/SYNC DELAY = 1.972 USEC

LINE

=29.216 USEC (34.23 KHZ)

03358

Figure 4-20. Scan Line Timing (50/60 Hz)



	60 HZ		50 HZ	
	(LINES)	(m SEC)	(LINES)	(m SEC)
VIDEO WIDTH	512	14.959	512	14.959
TD3 VIDEO/SYNC DELAY	19	0.555	73	2.133
TSF FRAME SYNC	4	0.117	4	0.117
tD4 SYNC/VIDEO DELAY	25	0.730	96	2.805
FRAME TIME	570	16.653	685	20.013

03358

VIDEO/SYNC DELAY 16.653

Figure 4-21. Frame Timing (50/60 Hz)

COMMUNICATION INTERFACE/INTERNAL MODEM

This expansion module interface connects the terminal processor to a communication adapter module (modem). The interface connector is a PC-mounted, 20-pin flat ribbon cable, CDC #51847500; the mating connector is CDC #65853405. Table 4-9 describes the pin assignments of the internal interface. Figure 4-22 shows the actual wiring of the PLATO interface signals and expansion module signals. The signal descriptions are as follows:

 Power and Ground - Power available for the optional adapter board is:

> +5 V - 250 mA (1.25 W) +12 V - 100 mA (1.2W) -5 V - 150 mA (0.75 W) -12 V - 100 mA (1.2 W)

• DATA/TALK Switch - This switch is on the front panel of the terminal. Set to TALK, the contacts are open, and set to DATA, the contacts are closed. This switch simulates the exclusion key of some telephone sets.

82100083 B 4-45

TABLE 4-9. EXPANSION MODULE PIN ASSIGNMENTS

PIN (RJ5)	SIGNAL	ORIGIN	DESTINATION
1	Logic Ground	-	-
2	-12 V	-	-
3	Logic Ground	-	-
4	-5 V	-	-
5	DATA/TALK Switch	Front panel	
6	Transmitted Data	Controller	
7	Received Data	*	Controller
8	Data Set Ready*	**	Controller
9	Carrier Detect**	***	Controller
10	Logic Ground	-	-
11	+12 V	-	-
12	Logic Ground	-	-
13	+5 V	· -	-
14	Logic Ground	-	-
15	Undefined	RJ1-9	RJ1-9
16	Undefined	RJ1-10	RJ1-10
17	Undefined	RJ1-11	RJ1-11
18	Undefined	RJ1-18	RJ1-18
19	Logic Ground	-	-
20	4-mHz Clock	Controller	Option
1			

^{*} Wired OR with RJl-3 (Received Data)
** Wired OR with RJl-6 (Data Set Ready)
*** Wired OR with RJl-8 (Carrier Detect)




Figure 4-22. Expansion Module/PLATO Interface Signal Routing

- Transmitted Data This signal is the output of the PLATO interface shift register. Levels are TTL compatible. The signal is a TTL high when idle (marking state). Data rates are switch selectable at 1200, 120, and 75 bps.
- Received Data This signal carries information to the PLATO interface receiver. Voltage levels can be TTL or RS-232-C. The marking state is defined as either a TTL or RS-232-C off (V_{in} = +0.8 V). The data rate of this signal must be 1200 bps.

82100083 4-47

- Data Set Ready This input to the PLATO interface is wired ORed with the RS-232-C DSR signal. It must be a TTL high or RS-232-C ON to enable the receiver logic.
- Carrier Detect This input to the PLATO interface is wired ORed with the RS-232-C Carrier Detect signal. It must be a TTL high or RS-232-C ON to enable the receiver logic.
- Undefined Signals These four signals bypass the PLATO interface logic and go directly to connector RJ1. This allows the internal optional board to have direct communications with external devices.
- 4-MHz Clock This signal carries a symmetrical squarewave (50-percent duty cycle +20 percent) at TTL levels.

INTERNAL MODEM

This module is a 1200-bps Receive/150-bps Transmit PCB modem and data access arrangement (DAA). The module contains a digital interface for communications with the terminal processor and an analog interface for two-wire full duplex data communications via the telephone network.

A terminal with the modem installed and connected to the telephone network has the following general capabilities:

- Asynchronous, serial, binary data
- Phase-coherent FSK modulation
- Operates full duplex with a two-wire local or longdistance unconditioned dial-up line
- Receiver data rate is 1200 bps
- Transmitter data rate selectable at 75 bps or 120 bps via switches on controller board.

4-48 82100083 B

OPERATORS PANEL

This panel consists of 2 PCB attached to the bezel/keyboard cover. Attached to it are: the tone generator (alarm), reset switch, six LEDs, DATA/TALK switch, and six rocker switches. The brightness control potentiometer also attaches to the bezel/keyboard cover, but is not part of the operator's panel PCB.

TOUCHPANEL

The touchpanel assembly consists of the touchpanel and connectors. The scanning and touch detection logic is part of the basic unit and is in the controller PCB.

It consists of a 16 by 16 matrix of touch-sensitive areas installed adjacent to the display surface. Pressure applied to the touchpanel/display surface interrupts the X and Y scanning mechanism. When a touch is detected, the interface logic captures the intersecting X/Y coordinates for further processing.

The touchpanel interface, as present at the internal controller board connector AJ3, consists of the signals listed in table 4-10. The 16 Y signal lines are connected to the 16 touchpanel rows (on the mylar of the touchpanel assembly). The 16 X signal lines are connected to the 16 touchpanel columns (on the glass of the touchpanel assembly). The characteristics of the touchpanel are such that if pressure is applied to a particular cell, the intersecting column signal line and row signal line are effectively shorted together. The touchpanel interface logic on the controller board operates basically as follows. 4 outputs of an initially free-running 8-bit counter are fed into a 1-of-16 decoder, which then sequentially drives each column signal line to a logical low while leaving the others high. During the excitation of each column signal line, the lower 4 outputs of the counter are employed, via a 16-input multiplexer, to sequentially select each row signal line for sampling. Upon detection of a logical low row signal line, the controller logic:

- 1. Delays (debounces) the signal
- 2. Stops the counter
- 3. Sets the Touchpanel Data Ready status/interrupt

82100083 B 4-49

- 4. Passes the current counter outputs (X-Y coordinate) to the processor program upon request
- 5. Enables the counter to continue scanning after being statused by the processor.

TABLE 4-10. TOUCHPANEL CONNECTOR AJ3 (INTERNAL)

PIN NO.	SIGNAL	PIN NO.	SIGNAL
AJ3-1	Y15	AJ3-2	X15
AJ3-3 AJ3-5	Y14 Y13	AJ3-4 AJ3-6	X14 X13
AJ3-7	Y12	AJ3-8	X13
AJ3-9	Yll	AJ3-10	X11
AJ3-11 AJ3-13	Y10 Y9	AJ3-12 AJ3-14	X10 X9
AJ3-15	Y8	AJ3-16	X8
AJ3-17	¥7	AJ3-18	X7
AJ3-19 AJ3-21	Y6 Y5	AJ3-20 AJ3-22	X6 X5
AJ3-23	Y 4	AJ3-24	X4
AJ3-25 AJ3-27	Y3 Y2	AJ3-26 AJ3-28	X3 X2
AJ3-29	Yl	AJ3-30	X1
AJ3-31	YO	AJ3-32	X0
AJ3-33	Not used	AJ3-34	Not used

POWER SUPPLY

The basic power supply is designed for 110-V ac, 50/60-Hz input power. For 220/240-V ac operation a transformer is placed between the ac entry and the basic power supply to allow for commonality of parts. Input power is applied from the ON/OFF switch on the lower right side of the terminal. The ac entry for the 110-V ac unit consists of a three-wire power card, line filter (RF filter), remote circuit breaker with auxiliary tripout (this is the ON/OFF switch), and a surge-limiting thermistor. The ac entry for the 220/240-V ac units is similar to the 110-V ac unit except for power cord plug, wiring harness, and the addition of a stepdown transformer.

The power supply converts the input ac power to five dc-regulated output voltages: +55 V, +12 V, +5 V, -5 V, and -12 V. The power supply adjustments and indicators are described as follows:

4-50 82100083 B

- +5-V Adjustment This potentiometer, in the power supply, allows for the adjustment of the +5-V output of the power supply. The voltage should be measured at the PCB level when this adjustment is being made.
- +5-V Indicator This red LED indicator, in the power supply, indicates, when lit, that the +5-V output of the power supply is energized. A voltmeter should be used to measure the actual voltage.
- +55-V Adjustment This potentiometer, in the power supply, permits the adjustment of the +55-V output of the power supply. The voltage should be measured at the monitor PCB when this adjustment is being made.
- +55-V Indicator This red LED indicator, in the power supply, indicates, when lit, that the 55-V output is energized. A voltmeter should be used to measure the actual voltage.
- +12-, -12-, and -5-V Indicators These three red LED indicators, in the power supply, show the condition of the +12-, -12-, and -5-V outputs of the power supply, lit when energized, off otherwise. These outputs are not adjustable. They are supplied by solid state voltage regulators.


VIDEO MONITOR

The display is a noncomposite raster scan display that utilizes standard TTL/DTL logic level inputs. The display inputs are horizontal sync, vertical sync, and video information. DC power is provided for the display circuits. The display consists of deflection electronics, high voltage, video electronics, cathode-ray tube (crt) and necessary mechanical support components. Adjustments are provided for size, centering, focus, contrast, brightness, and linearity. All adjustments except brightness are factory set, but may be adjusted by maintenance personnel. The high frequency line scan is from left to right and the low frequency field scan is from top to bottom (facing the screen).

82100083 D 4-51

KEYBOARD

The terminal keyboard provides for operator entry of specific symbol and control codes. The codes generated by the keyboard are illustrated in figure 4-23. The function of the keys is not defined because every key pressed at the terminal becomes a 7-bit code, processed by the application program being executed; therefore, this code can take the form of displayable data, control commands, and/or information to be passed on to the central computer.



NOTES:

- 1) Each key has two-different inputs. The heradeaimal number below the box is the input when a key is pressed singly, and the number above the box is the input when the SHIPT key is heldedown as a key is pressed. The SHIFT key alone-does not initiate input data transfer, but merely access an addition of 020 (Hex) to the normal input.
- 2) There are artotal of 124 different inputs. Input codes of 15, 15, 35, 35 are not used.
- 3) Shaded areas indicate difference-in keycap:colors.

Figure 4-23. Keyboard Codes and Legends

The keyboard interface, as presented at the internal controller board connector AJ2, consists of the signals listed in table 4-11.

TABLE 4-11. KEYBOARD CONNECTOR AJ2 (INTERNAL)

PIN NO.	SIGNAL
AJ2-1 AJ2-2 AJ2-3 AJ2-4 AJ2-5 AJ2-6 AJ2-7 AJ2-8	Ground -Strobe +KBD 00 01 02 03 04 +KBD 06
AJ 2-8 AJ 2-9 AJ 2-10	+KBD 06 -Shift +5 V dc

The signals +KBD XX are the outputs of a counter residing on the controller board. The keyboard decodes these 6 signed lines to select one of the 64 keys. The keyboard passes the state of the selected key back to the controller via the Strobe signal: logical high when at rest; logical low when depressed. If a particular selection (count) results in an active Strobe reply (logical low), then the controller logic

- 1. Delays (debounces) the signal
- 2. Stops the counter
- 3. Sets the Keyboard Data Ready status/interrupt
- 4. Passes the current counter outputs to the processor (program) upon request
- 5. Enables the counter to continue scanning after being statused by the processor.

NOTE


The design/layout of the keyboard is such that the output of the counter to select a particular key is equal to the code assigned to that key. This means that the keyboard does not send the keycode to the controller, only the state of the selected key.

82100083 4-53

The SHIFT key is just a modifier to the 6-bit code generated by the counter. This key is connected directly to the interface and passed to the processor as a seventh bit.


Section 5 contains logic diagrams for the terminal. Information on how to interpret the logic diagrams precedes, and is part of, the logic diagram set. Information on the operation of individual logic chips may be found in the Key to Logic Symbology for Terminal Equipment Manual (see preface).


The title block of each logic diagram contains the following information:





In the diagrams that follow, the logic drawing set number refers to the entire set of diagrams while the diagram cross-reference number identifies the specific diagram. The cross-reference number is the only reference term that can appear on the inputs and outputs of the circuitry to indicate that the source or destination of the signal is found internally on another diagram of this logic set. Lack of a cross-reference number on an input or an output line indicates that this line comes from or goes to an external location (one that is not part of this logic set).


82100083 5-1




































































































































































This section provides information necessary to perform field maintenance on the terminal subsystem. Information is organized under the following major headings:

- Suggested Emergency Maintenance Procedure -describes a suggested approach to emergency maintenance (field maintenance).
- Maintenance Aids -- describes the diagnostics available to troubleshoot the terminal.
- Preventive Maintenance -- describes minor preventive maintenance tasks and related procedures.
- Special Tools and Test Equipment -- describes special items required for terminal maintenance.
- MOS Circuit Handling Precautions -- describes special procedures to be used when replacing MOS circuits.
- Diagnostic and Corrective Maintenance Procedures -describes procedures to be used to diagnose and correct a malfunction.

Diagnostic decision logic tables (DDLTs) are used to identify malfunctions in the terminal subsystem. These tables use a logical process of elimination to trace a malfunction to a field replaceable part, and the part is then replaced. This type of table is described in greater detail later in this section.

SUGGESTED EMERGENCY MAINTENANCE PROCEDURE

The following procedure provides suggested steps for the customer engineer (CE) to follow when responding to a customer request for maintenance on the terminal.

BEFORE LEAVING FOR CUSTOMER SITE

Before leaving for the customer site, the CE should call the customer and talk to the person operating the terminal at the time the malfunction occurred, then:

82100083 6-1

- 1. Determine the following:
 - a. Specific configuration of terminal; for example, does terminal use a touchpanel and/or an internal modem.
 - b. Type of symptoms terminal exhibited to indicate that a malfunction occurred.
 - c. Whether terminal is operating and what symptoms, if any, are present when an attempt is made to operate.
- 2. Decide course of action to take, for example:
 - a. Go to customer site and begin troubleshooting.
 - b. Deduce that terminal itself is probably not at fault and most likely cause of problem is either communication lines or a power reduction or loss. In either case, CE can notify responsible party (common carrier or customer) of problem.
 - c. Decide that an error in operating procedure rather then equipment failure is probably cause of malfunction, and notify customer of correct operating procedure.
- 3. If a site maintenance trip is required, CE should try to determine a probable cause for failure and gather necessary tools, manuals, and spare parts that may be needed.

UPON ARRIVING AT CUSTOMER SITE

Upon arriving at the customer site, the CE should locate the appropriate supervisory personnel and again talk to the terminal operator concerning the malfunction, then:

- 1. Visually inspect terminal to ensure that correct input/output and power cable connections exist.
- 2. Verify that a malfunction does exist, and then begin to troubleshoot terminal.
- After source of malfunction is corrected, CE should:
 - a. Run terminal diagnostics explained later in this section to ensure that terminal is operational.

6-2 82100083

- b. Perform preventive maintenance tasks listed in this section.
- c. Demonstrate to customer that terminal is now operating properly within system.

MAINTENANCE AIDS

Resident diagnostics provide error indications of basic hardware faults. A system diagnostic lesson (DIAG) provides additional tests.

RESIDENT DIAGNOSTICS

To run the terminal resident diagnostics, the TEST/SKIP, KB/TP/SKIP, and/or LOOP/EXIT rocker switches must be used. These switches are behind the protective door on the front of the terminal. See section 2 for definitions of each switch. Procedure 2 describes how to run these diagnostics.

As the RAM test is run, the terminal displays a pattern of white vertical lines written from right to left across the crt. If the crt alignment/keyboard touchpanel test is selected, the test concludes with the alignment pattern being displayed.

The terminal resident diagnostic program consists of three sections. These sections test the random access memory (RAM), the PLATO serial interface, the external serial interface, the crt alignment, keyboard, and the touchpanel.

RAM Memory Test

This test includes writing, reading, and verifying the following data patterns:

- Write/read 55 hexadecimal code in all memory locations above 08FF₁₆.
- Write/read AA hexadecimal code in all memory locations above 08FF₁₆.
- Clear all memory locations above 08FF₁₆. Write a data pattern into a test address, and read all

82100083 D 6-3

memory to ensure that it was written into the desired address only.

Serial Interface Tests

These tests check the PLATO and external serial interfaces.

PLATO Serial Interface Test

This test checks that the status and control lines of the PLATO interface are functioning properly and checks that data is transmitted and received correctly. The following conditions are tested:

- Character request status is present.
- Character request status does not drop after low order bits are output to the interface.
- Character request status drops after the high order bits are output to the interface.
- First byte flag is set.
- Start bit is present.
- Character ready status is present.

External Serial Interface Test

This test checks that the control and status lines of the external serial interface are functioning properly and checks that data is transmitted and received correctly at 9600 bps, using the internal loopback feature. The following conditions are tested:

- Character request status present.
- Character read status present.

6-4 82100083

CRT Alignment, Touchpanel, and Keyboard Tests

This section consists of three test segments. These are an alignment pattern, a touchpanel test, and a keyboard test.

The alignment pattern consists of four lines outlining the screen border with two diagonal lines intersecting at screen center. Pattern is used to check for correct crt alignment and touchpanel installation.

The touchpanel has 256 touch sensitive areas. Touching any one of these areas causes the crt pattern of that area to be displayed in inverse video. Repeated touches cause repeated inversions.

The keyboard portion of this test displays upon the screen a binary representation of the hexadecimal code received from the keyboard. These keyboard codes are defined in the IST-II Hardware Maintenance Manual. This binary representation is made up of long bars (binary ls) and short bars (binary 0s) with the bottom bar being the lowest order bit. Refer to procedure 2 later in this section for additional information.

Diagnostic Error Indication

When an error is detected, the alarm sounds and an error code displays in the LED indicators on the front panel of the terminal. The following octal error codes display, where the ERR LED represents the 2^0 bit:

Code	Cause of Error
01	Memory error writing/reading 55 ₁₆ pattern
02	Memory error writing/reading AA ₁₆ pattern
03	Memory error due to addressing problem
04	PLATO serial interface error
05	External serial interface error
06	Keyboard/touchpanel test in progress

82100083 6-5

For error codes 01 and 02, pressing any key provides a second level LED indication. The second level is the chip number where the error was first detected (figure 6-1).




Figure 6-1. RAM Chip Locations

For error codes 04 and 05, pressing any key provides a second level of indication. The second level for an 04 error is as follows:

<u>Code</u> <u>Description</u>

01 No character request status

- O2 Character request dropped after output of lower bits
- O3 Character request active after output of upper bits
- 04 First byte flag not set
- 05 Start bit not received
- 06 No character ready status
- 07 Data error

The second level for an 05 error (serial transmission error) is as follows:

Code	<u>Descript</u> :	<u>ion</u>
01	No character	request
02	No character	ready
03	Data error	

SYSTEM DIAGNOSTIC LESSON (DIAG)

The system diagnostic lesson DIAG can be used to troubleshoot a faulty terminal. DIAG provides diagnostics to exercise the PLATO terminal. Some of the available options are a pattern test, character tests, and a keyboard/touchpanel test. DIAG can be used with any terminal.

The user can access lesson DIAG by typing the word diag on the welcome page, pressing the NEXT key, typing m on the group name page, and pressing the SHIFT and STOP keys simultaneously. A list of the available tests will be displayed at the beginning of the lesson.

PREVENTIVE MAINTENANCE

Preventive maintenance should be performed immediately following and as a part of an emergency maintenance call. The following suggested preventive maintenance steps help to minimize maintenance calls by verifying correct crt

82100083 B 6-7

alignment and related operations of the terminal. General inspection of the terminal, including proper seating of cable connectors, should also be made. Procedures referred to in text are found after the DDLTs in this section.

Remove power from terminal (procedure 1) and clean as follows:

CAUTION

Do not use solvents to clean keyboard. Solvent can cause defective keyswitch operation.

- 1. Dust keyboard with soft-bristled brush.
- 2. Clean touchpanel in front of crt screen using a soft cloth dampened with a mild soap and water solution. Apply cleaning agent to cloth (avoid splashing on crt screen or keyboard) to prevent the cleaning agent from entering behind the bezel.
- 3. Wipe exterior of the terminal cabinets using a damp lint-free cloth.

Reapply terminal power (procedure 1) and verify correct crt alignment as follows:

- 4. Set KB-TP/SKIP rocker switch on operator panel to KB-TP. Set TEST/SKIP switch to TEST. Press RESET switch.
- 5. Check for correct alignment and acceptable display quality (refer to procedure 23). If required perform related adjustments per procedure 5.
- 6. Return KB-TP/SKIP and TEST/SKIP rocker switches to SKIP.

SPECIAL TOOLS AND TEST EQUIPMENT

In addition to the normal complement of hand tools and test equipment carried by the field CE, maintenance of this terminal requires a special tuning wand tool (CDC Part Number 12263476) when performing adjustments on the power supply and display boards. A plastic keyswitch insertion tool (CDC Part Number 51919702) is required for work on the

6-8 . 82100083 D

keyboards. Also, a chip removal tool (CDC Part Number 87365900) is required. To perform adjustments on the monitor board use a hex adjustment tool (Part Number 12263299) and the special tuning wand previously mentioned. It is recommended that the hook be snipped off the hex tool prior to its use to prevent it from locking into the inductor slug.

MOS CIRCUIT HANDLING PRECAUTIONS

The control and video boards contain a number of MOS (metal-oxide semiconductor) integrated circuits. The MOS circuits are susceptible to irreparable damage if they are exposed to excessive static electricity and thus require special handling. Follow the precautions listed here at all times when handling the PC board.

 Never insert, remove, or otherwise connect/disconnect any circuit(s) while primary power is applied.

WARNING

To prevent accidental shock when observing static-grounding precautions, do not touch powered-on electrical equipment and chassis frame at the same time.

- Before touching (with hands and/or tool) or handling any circuit, connector cable, or logic backpanel, always touch hand(s) (and/or tool) to an exposed portion of the associated chassis frame to discharge any buildup of static electricity.
- Especially in dry ambient air, any movement may cause static electricity buildup due to friction. In the case of shuffling one's feet across a dry carpet, such static buildup may be quite high and may easily jump from a cable connector being held onto the pins being mated to. This could damage the MOS circuits within the equipment. Thus, the chassis frame must always be touched immediately before connecting any cable to it.
- When removing, replacing, or otherwise handling any assembly/module that contains MOS circuits, do not touch circuit paths or conductors if at all possible. Do not carry a MOS circuit assembly across a room while touching its circuits.
- When a module is removed from its chassis and placed where it may be touched, carried to some other

82100083 D 6-9

location, or if it is to be shipped, wrap the module in static protective material, such as aluminum foil or conductive foam.

DIAGNOSTIC AND CORRECTIVE MAINTENANCE PROCEDURES

This portion of the text concentrates on diagnostic and corrective maintenance. Diagnostic maintenance provides an organized means of diagnosing a malfunction and of identifying its source. Corrective maintenance consists of the procedures for correcting a diagnosed malfunction and of those procedures used to verify that the malfunction has been corrected. It uses the diagnostic decision logic tables and the procedures in this section to efficiently diagnose and correct a malfunction.

DIAGNOSTIC DECISION LOGIC TABLES

The key to isolating a terminal malfunction to its probable cause is proper use of the diagnostic tables that follow. These tables, termed diagnostic decision logic tables (DDLTs), or decision tables, identify and isolate a malfunction in an equipment to a replaceable module; or where equipment design does not permit this approach, to a replaceable part or component. The tables present test setup and resulting symptom information in a logical, organized manner; and where necessary, they refer to procedures for testing, adjusting, or replacing a suspected component. References to procedures are also made in a sequenced manner so they refer to the most likely cause first or easiest procedure and progress to the least likely cause, or most difficult procedure.

The following paragraphs describe the decision tables in greater detail. Anyone not familiar with the format and structure of diagnostic decision logic tables should read the following paragraphs and study the sample table in figure 6-2 carefully before attempting to use the decision tables later in this section. Also, anyone using decision tables for the first time should always start at the beginning of the tables and continue through to the end.

The diagnostic decision logic table is a specialized format for displaying logic in a way that is superior to the conventional logic flowchart because the logic is more visible. The DDLT analyzes a situation down to a set of

6-10 82100083

specific conditions and then directs the customer engineer to those actions that will correct the situation. Basically, the table is arranged in four sections, or quadrants: conditions, situations, sequence, and actions. Figure 6-2 illustrates the layout of a diagnostic decision logic table; the sample table is for illustration purposes only and is not a table for this terminal.

Conditions Quadrant

The conditions quadrant of a DDLT contains test conditions and questions that can be answered with either a yes or no. The CE should read and answer all of the questions in the conditions quadrant and write the answers to each question (Y or N) in a vertical column before proceeding to the situations column.

Situations Quadrant

The situations quadrant of the example table contains 10 vertical columns of Ys and/or Ns, and one column with the word Other in it. Each of the first 10 columns represents a unique set of answers to the questions asked in the conditions quadrant. A hyphen (-) in a column indicates that the answer to the associated condition is irrelevant; that is, the answer may be either a yes or a no without affecting the result. In using the tables, the CE should look for a match between the Y and N column written down while answering the questions posed in the conditions quadrant and the Y and N answers listed in a column of the situations quadrant.

As an example, refer to the shaded area of the sample figure and assume that each question in the conditions quadrant was answered no (N) as it was tested. The full column of N answers to the conditions questions would actually match situations column 2 even though situations column 2 contains three hyphens. This is true because the hyphens indicate that their respective conditions questions are irrelevant. As can be seen by examining the conditions questions, it is indeed irrelevant to ask which indicators light or which motors run if it is already known that no indicators light and no motors run.

When using the tables, look for a match between the answers to the conditions and the situations columns starting from the left situation column and moving toward the right one. Do this because overriding situations are normally listed

VISUAL CHECKS											
ASSUME											
Card-reader power cord is connected to ac outlet. Power is on. If power is not on, see procedure 1.											
CONDITIONS SITUATIONS											
·	1	2	3	4	5	6	7	8	9	10	11
Is POWER ON indicator illuminated?	Y	Ν	Z	N	Υ	Υ	Υ	Υ	Υ	Y	
Cycle rear-panel toggle switch \$1. Press READ CHECK indicator/ switch. Do all other indicators illuminate?	Y	N	2	Υ	2	Z	Υ	Υ	Y	Υ	O T
Do any indicators illuminate?	•	N	Z	-	7	Υ	-	-	-	-	н
Press and release RESET indicator/switch。 Is RESET indicator illuminated?	Υ	_	-	-	_	-	7	Y	Y	Y	E R
Do all three motors start when RESET indicator/switch is pressed (observe card-feed drum and coils of stacker motors)?	Y	-	-	_	-	_	_	Z	Z	Υ	N.
Do any motors start?	-	N	Υ	-	-	-	-	Υ	7	-	
Did motor power drop within 10 to 30 seconds after releasing RESET indicator/switch?	Υ	-	-	-	_	-	-	_	-	7	
actions					SEC	Qυ	EN	CE	75	(2 ¹ 5.	
Go to sheet 2, Electromechanical Checks.	×	-	-	-	-	-	_	-	-	-	-
Check that toggle switch \$1 (rear panel) is up.	-	ī	-	-	-	-	-	-	-	-	-
Check that removable power card is connected securely to card reader.	-	2	-	-	-	-	-	-	-	-	-
Check fuses (rear panel).	-	3	-	-	-	-	-	-	-	-	-
Check switch board and associated cabling (procedure 40). Replace, if required (procedure 41).		4	_	2	2	2	3	_	_	_	-
Refer to CB10X manual.	-3	5	4	4	3	4	5	3	3	3	-
Check +17-volt power supply (procedure 36).	-	-	1	-	-	-	-	-	-	-	-
Check for +17-V dc between ground and control-board connector P2, pins 2 and 3 and between ground and switch board connector, pins 2 and 3 (two pins joined by foil).	_	_	2	_	-	-	_	_	_	-	_
Check cable between control board and switch board.	-	-	3	-	-	-	_	-	-	-	_
Replace lamp in failing indicator (procedure 41).	-	-	-	1	-	ı	-	-	-	-	-
Check failing indicator and/or switch (procedure 40) and replace, if required (procedure 41).	-	_	-	3	_	3	_	_	_	_	-
Check READ CHECK indicator/switch (procedure 40) and replace, if required (procedure 41).	-	_	_	_	1	_	_	_	_	_	_
Check +5-volt power supply (procedure 35).	-	-	-	-	-	-	1	-	-	-	-
Check RESET indicator/switch (procedure 40) and replace, if required (procedure 41).	_	_	-	_	_	_	2	_	-	_	-
Replace control board (procedure 44).	-	-	-	-	-	-	4	-	2	2	-
Check for ac power at motor connectors (procedure 37).	-	-	-	-	-	-	-	1	-	-	-
Check failing motor. Replace motor, if required (procedure 46 for card-feed motor, or procedure 47 for card-stacker motor).	-	-	-	_	-	-	_	2	_	_	-
Check common cable connections to motors.	-	-	-	-	-	-	<u> </u>	-	1	-	-
Check that T0 switch (control board) has labeled side, T0, up.	[-	-	-	-	-	-	-	-	-	1	-
Call for assistance.	Ŀ	Ŀ	E	Ŀ	-	-	Ŀ	-	-	Ŀ	Х
		Ь—					Ь		٠	ь	Ь

Figure 6-2. Example of a Diagnostic Decision Logic Table

6-12 82100083

first (on the left) within the situations quadrant. Overriding situations are those that move the user out of the table and onto the next test, table, or action.

Sequence Quadrant

The sequence quadrant contains numbers that indicate the sequence in which corrective actions are to be taken. The sequence of actions for a particular set of conditions appears in the same vertical column as the situations column that matches the conditions. For example, the sample figure shows the sequence 1, 2, 3, 4, and 5 directly under the situations column. These sequence numbers indicate that the first action to be taken is check that toggle switch S1 (rear panel) is up; the next action to be taken is, check that removable power cord is connected securely to card reader; and the last action to be taken (5) is, refer to CB10X manual. The sequence of actions normally selects either the easiest procedure or most likely cause first and progresses to the most difficult procedure or least likely cause.

In the figure 6-2, also notice that some of the sequence columns contain only an X. The X indicates that there is only one possible action to take. As an example, the X in the situation 11, or Other column of the sample table, indicates that the only action available is to call for assistance. The Other term in the situation 11 column indicates that none of the previous situations match the answer written down for the conditions questions.

Actions Quadrant

The actions quadrant lists specific actions that the CE is to take in the process of troubleshooting an equipment. The actions listed are taken in the order listed in the sequence quadrant.

Notice that either the conditions or the actions quadrants can direct the CE to perform specific procedures. A condition, for example could direct the CE to run a particular checkout procedure before asking a question about the results (yes or no answer) of the checkout procedure. An action, on the other hand, could direct a CE to perform a checkout procedure, perform an adjustment or remove-and-replace procedure, exit this table and go to another table, or to call for assistance in troubleshooting the malfunction.

To facilitate locating the corrective action procedures that are part of this section, an index at the end of this section lists all of the corrective action procedures and their respective page numbers.

ARRANGEMENT OF DIAGNOSTIC AND CORRECTIVE MAINTENANCE INFORMATION

The arrangement of the diagnostic and corrective maintenance information is shown in figure 6-3.




Figure 6-3. Arrangement of Diagnostic and Corrective Maintenance Information

WARNING

LETHAL VOLTAGES EXIST IN THE CRT ASSEMBLY. USE EXTREME CAUTION WHEN PERFORMING INTERNAL ADJUSTMENTS OR SEVERE PERSONAL INJURY OR LOSS OF LIFE MAY RESULT.

NOTE

If you are unfamiliar with DDLTs, read the explanation of their use described earlier in this section. Then, start at the beginning of the tables and work through to the end of the section, ensuring that all malfunctions detected are corrected. If a table pertains to equipments or functions not present in a particular terminal configuration, skip to the following table or tables and continue in this manner until all applicable tables are completed.



CAUTION

Because many of the circuits used in this system are of the MOS integrated circuit type, always observe the rules for handling MOS type circuits as described earlier in this section. Failure to do so can result in these circuits being destroyed by an excessive discharge of static electricity.

POWER FAULTS

ASSUME

Power applied per procedure 1.

Note - LED's will light with voltage present, however the voltage may not be correct. Refer to procedure 9 to check/adjust voltages.

	SITUATIONS					
CONDITIONS	1	2	3	4	5	6
Does ON/OFF switch trip when set to ON?	Y	N	N	N	N	0
Is there complete absence of power on J1-2 of the power supply?	-	Y	N	N	N	T H
Are any (or all) power supply board LEDs unlit?	-	_	Y	N	N	E R
Does video or raster fail to display on crt?	-	-	-	_	Y	
ACTIONS		S	EQU	ENC	E	
Check ac power cord and whether site power is available.	-	1	-	-	-	-
Replace ac entry assembly (procedure 11) if line filter pin 4 has no voltage.	-	3	-	-	-	-
Replace power supply board (procedure 10)	2	-	2	-	-	-
Replace power ON/OFF switch (procedure 12)	3	4	-	-	-	-
Check internal cable connections for shorts and/or damage.	1	2	1	-	-	-
Go to table CRT2 and do No Video, No Raster checks.		1	-	-	Х	-
Problem not covered in manual. Call for assistance.		-	-	-	-	Х
Perform power supply voltage check/adjust (procedure 9). Replace power supply board (procedure 10) if unable to adjust or if voltages are incorrect.	-	-	_	х	-	-

NO VIDEO, NO RASTER

ASSUME							
Terminal.power on (and present) per procedure 1 and BRIGHTNESS control turned to maximum and no raster.							
	SITUATIONS						
CONDITIONS	1	2	3	4	5	6	7
Is +55-V indicator lit on power supply?	N	Y	Y	Y	Y	Y	0
Is fuse okay on display PC board?	_	N	Y	Y	Y	Y	Т
Is LED lit on display PC board?	-	-	N	Y	Y	Y	Н
Is crt filament lit?	-	-	-	N	Y	Y	E
Is +55 V present on display board (procedure 9)?	-	-	-	_	N	Y	R
ACTIONS		S	EQU	ENC	E		
Check display PC board connector, connector to power supply board, and yoke connector.	-	-	1	1	1	_	_
Check +55 V on display board (procedure 9). If measurement is less than +55 V, replace power supply board (procedure 10).	-	_	2	2	1	1	-
Replace Doubler/Bleeder assembly (procedure 19).	-	-	-	-	-	1	-
Replace power supply board (procedure 10) only if other LEDs on power supply are lit. If none are lit, go to table CRT1 (power faults).	х	_	_	_	2		-
Replace display PC board (procedure 18).	-	2	3	3	-	2	-
Replace crt/yoke (procedure 18).	-	-	-	4	-	3	-
Replace fuse.	-	1	-	-	-	-	-
Problem not covered in manual. Call for assistance.	_	-	-	-	-	-	х

TABLE CRT3. DDLT FOR DISPLAY TERMINAL

VIDEO AND RASTER PROBLEMS (GENERAL)

ASSUME

Terminal power on per procedure 1. Resident diagnostics ran without error.

	SITUATIONS							
CONDITIONS	1	2	3	4	5	6	7	8
Did resident diagnostics run OK?	N	Y	Y	Y	Y	Y	Y	
Adjust BRIGHTNESS control. Is alignment pattern present?	-	N	Y	N	N	N	N	
Is alignment pattern distorted or incorrect?	-	-	Y	-	-	-	-	
Turn BRIGHTNESS control to maximum. Is raster present?	-	N	-	Y	Y	Y	Y	0
Is video present?			-	N	Y	Y	Y	T
Force video output to white state with Flood Screen switch (procedure 22). Is entire screen illuminated?				-	N	Y	Y	H
Load memory with ones and zeros (procedure 22). Does crt respond?		-	-	-	-	Y	N	R
Are ones and zero displayed correctly? (No picked or dropped bits.)				_	_	N	_	
ACTIONS SEQUENCE				E		- A. J		
Go to table CRT4.	х	Ī -	_	Γ-	T -	_	-	-

ACTIONS			s	EQU	ENC	E		
Go to table CRT4.	x	1	1	-	-	-	-	-
Perform crt alignment checks and adjustments if necessary (procedure 5).	-	-	1	-	-	-	-	-
Check internal connectors.	-	•	-	1	1	1	1	-
Replace chip 74S05 on display board (procedure 8).	-	1	1	2		-	-	-
Replace video board (procedure 7).	-	-	3	3	2	3	2	-
Go to table CRT2 and do No Video, No Raster checks.	-	x	-	-	3	-	-	-
Run internal diagnostics (procedure 2) and replace bad RAM chip (procedure 8).	-	-	-	-	_	2	-	-
Replace display board (procedure 18).	-	-	2	4	-	-	-	-
Problem not covered in manual. Call for assistance.	-	-	-	-	-	-	-	х
					•			

RESIDENT DIAGNOSTIC ERRORS

ASSUME

Internal configuration/mode switches set correctly (see section 2 of this manual). Resident diagnostics executed per procedure 2 and an error condition occurs. All voltage LEDs lit. Error codes are displayed on operator panel.

· · · · · · · · · · · · · · · · · · ·											
	SITUATIONS										
CONDITIONS	1	2	3	4	5	6	7	8	9	10	11
Error code 01 or 02 with beep?	Y	N	N	N	N	N	N	N	-	N	
Error code 03 with beep?	Ŀ	Y	N	N	N	N	N	N	-	N	
Error code 04 with beep?	<u>-</u>	-	Y	N	N	N	N	N	-	N	0
Error code 05 with beep?	<u> </u>	-	-	Y	N	N	N	N	-	N	Т
No error code, invalid error code, error code with no beep, or diagnostics will not start?	-	-	1	-	Y	Y	N	N	N	N	H
Are any power supply LEDs unlit?	-	-	1	ı	Y	N	N	N	N	N	R
Code 06 (keyboard/touchpanel test)?	-	-	-	-	-	-	Y	Y	Y	N	K
Keyboard code incorrect or no response?*	-	-	-	-	-	-	Y	N	N	N	
Touchpanel test does not cause crt patterns to invert or no response?**	_	-	-	1		-	_	Y	N	N	
ACTIONS					S	EQU	ENC	ÈΕ			
Press any keyboard key to get second level indication (procedure 2)	1	1	1	1	-	-	-	-	-	-	-
Replace RAM chip on video board as indicated by diagnostics (procedure 8).	2	-	-	-	-	-	-	-	-	1	-
Replace TR1602A UART chip on controller board (procedure 8).	-	-	-	3	-	-	-	-	-	-	-
Replace video board (procedure 7).	3	2	-	-	-	3	-	-	-	-	-
Replace controller board (procedure 7).	4	3	3	4	-	2	3	2	-	-	-
Replace keyboard assembly or faulty keyswitch (procedure 13).	-	-	_	-	_	-	2	_	-	-	-
Replace touchpanel (procedure 20).	-	-	-	1	-	-	-	3	-	-	-
Check all internal and external connectors for loose connections, shorts, opens or reversed cables.	-	_	2	2	_	1	1	1	_	_	_
Keyboard/touchpanel tests are OK.	1-	-	-	-	-	-	-	-	х	-	_
Resident diagnostics ran OK.	-	 	-	-	-	_	-	-	-	х	-
Go to CRT1 and do power fault checks.	1-	-	-	-	х	-	-	-	-	-	-
Problem not covered in manual. Call for assistance.	1 -	-	-	-	-	-	-	-	-	-	х
*To check for a shorted keyswitch, hold "0" key depressed and reset or power on terminal. Wait for keyboard/touchpanel to display, then release "0" key. Keycode of shorted switch displays on crt.											
**A shorted touchpanel beeps and displays the shorted spot during power up and a long reset. A short reset indicates the touchpanel pattern only and not the shorted area.											

82100083 B 6-19

UNABLE TO ESTABLISH COMMUNICATION WITH CENTRAL SITE

ASSUME

		T			
CONDITIONS	1	1 TU	JATI 3	ONS 4	3
"NOP" message displayed?	Y	-	-	-	
"NO REPLY" message displayed?	1-	Y	Y	-	1
Transmit indicator flashes every few seconds?	-	Y	N	-	
"LOADING FAILURE" message displayed.	-	-	-	Y	1
ACTIONS		SEÇ	QUEN	ICE	
Press RESET switch three seconds or longer and check that all LEDs on operator's panel light. If not, replace operator panel (procedure 13). Terminal tries to autoload.	1	1	1	1	
Check communication cable hookup.	5	-	-	1	
Check internal connectors	6	-	2	-	
If internal modem used: 1) Check setting of DATA/TALK switch. 2) Check hookup (procedure 21).	3	1	-	-	
Replace controller board (procedure 7).	8	5	4	4	Γ
Replace internal modem, if used (procedure 21).	7	4	3	-	Γ.
Check external communication device(s).	4	3	-	2	
System is down. Wait a few minutes and try again.	-	-	-	-	Γ.
Verify that terminal is being dialed to an active (connected) system	2	-	-	•	
Replace video board (procedure 7).	-	-	-	3	
Verify that PLATO system is operational.	-	2	-	-	
Problem not covered in manual. Call for assistance.	-	1	-	-	

Procedure 1 - Turning On/Off Terminal

To apply input ac power to the terminal:

- 1. Verify that power cord is plugged into site outlet.
- 2. Press ON side of Power ON/OFF rocker switch. See figure 6-10 for location of switch.
- 3. Adjust BRIGHTNESS control for desired viewing intensity.

To remove power from the terminal:

- 1. Press the OFF side of the Power ON/OFF rocker switch.
- 2. To remove all power from the terminal, disconnect power cord from site outlet.

Procedure 2 - Executing Resident Diagnostics

To run resident diagnostics:

- 1. Set rocker switches on operator's panel as follows:
 - TEST/SKIP (S1) Set to TEST to execute any of the terminal diagnostic routines. In SKIP position, all terminal diagnostics are bypassed.

 - LOOP/EXIT (S3) Set to LOOP position to repeat diagnostic tests. In EXIT position, diagnostic test runs only once.
- 2. Press RESET switch to initialize diagnostic tests. Terminal diagnostics run RAM Memory and Serial Interface tests. If keyboard/touchpanel test is selected, it runs last. Alignment pattern consists of four lines outlining the screen border with two diagnonal lines intersecting at screen center.


82100083 C 6-21

3. Touchpanel has 256 touch sensitive areas. Touching any one of these areas causes crt pattern of that area to invert. Repeated touches cause repeated inversions.

Keyboard portion of this test displays on screen a binary representation of hexadecimal code received from keyboard. These keyboard codes are defined in figure 6-4. This binary representation is made up of long bars (binary ls) and short bars (binary 0s) with the bottom bar being the lowest order bit.

Example: Binary representation of w keyboard code, 5716.

```
Bit 6 ---
Bit 5 -
Bit 4 ---
Bit 3 - = 1010111<sub>2</sub> = 57<sub>16</sub>
Bit 2 ---
Bit 1 ---
Bit 0 ---
```



NOTES:

- 1) Each key has two different inputs. The hexadecimal number below the box is the input when a key is pressed singly, and the number above the box is the input when the SHIFT key is held down as a key is pressed. The SHIFT key alone does not initiate input data transfer, but merely causes an addition of 020 (Hex) to the normal input.
- 2) There are a total of 124 different inputs. Input codes of 1E, 1F, 3E, 3F are not used.
- 3) Shaded areas indicate difference in keycap colors.


Figure 6-4. Keyboard Codes and Legends

Error Indications

When an error is detected, the alarm sounds and an error code is displayed in the LED indicators on the front panel of the terminal. The following error codes are displayed where the ERR LED represents the lowest order bit. To isolate error conditions, refer to DDLTs in this section.

Code	Cause of Error
01	Memory error writing/reading 55 ₁₆ pattern
02	Memory error writing/reading AA ₁₆ pattern
03	Memory error due to addressing problem
04	PLATO serial interface error
05	External serial interface error
06	Keyboard/touchpanel test in progress

For error codes 01 and 02 a second level of LED indication is provided by pressing any keyboard key. The second level is the chip number where the error was first detected. (See figure 6-5).



82100083

For error codes 04 and 05 a second level of indication is provided by depressing any keyboard key. The second level for an 04 error is as follows:

Code	<u>Description</u>
01	No character request status
02	Character request dropped after lower bits output
03	Character request active after upper bits output
04	First byte flag not set
05	Start bit not received
06	No Character ready status
07	Data error

The second level for an 05 error (serial transmission error) is as follows:

Code	Description
01	No character request
02	No character ready
03	Data error

4. With S2 (KB/TP) not set and the diagnostics run successfully, testing stops with a 70 code and a "NOP" displayed on the screen.

Procedure 3 - Executing System Diagnostic (DIAG)

This procedure describes how to access the PLATO system to execute the system diagnostics. The expected display is shown for the log-in portion of the sequence. The diagnostic display provides instructions for test execution (figures 6-6 and 6-7).

1. Turn terminal power on (procedure 1)


6-24 82100083

- 2. Ensure that the TEST/SKIP rocker switch is set to SKIP.
- 3. Dial into system, if applicable
- 4. When dialing in, DATA/TALK switch on terminal front panel must be in TALK position. When tone is heard, switch to DATA position, and hang up phone.
- 5. Terminal then initiates a downline load. This takes two to three minutes to perform and is indicated by an incrementing visual display of the data block being loaded (00 to 1C).

NOTE

If terminal displays a NOP, No Reply, or Loading Failure, refer to DDLT CRT5 for corrective action

6. When loading is complete, Welcome Page is then displayed as shown in figure 6-6. Type the word "diag" and press NEXT key as instructed.



03495-1

Figure 6-6. Welcome Page Display

7. Group name page is displayed next as shown in figure 6-7. Type "m" and press SHIFT and STOP keys as directed to access DIAG.

o. FOLLOW DIAG INSTRUCTIONS FOR test desired.

Type the name of your PLATO group. Then, while holding down the SHIFT key, press the STOP key.

When you are ready to leave, you should press these same keys (SHIFT-STOP) to "sign off".

> m

03496-1

Figure 6-7. Group Name Page Display

Procedure 4 - Removing Hood and Bezel

To remove hood:

- Remove two bolts at rear of display unit (figure 6-8). lift rear slightly and slide hood toward rear to remove.
- 2. To reinstall, perform reverse of step 1.

NOTE

When reinstalling hood, be sure connector panel is in slot at rear of hood

To remove bezel:

- 1. Remove power from terminal per procedure 1.
- 2. Lay terminal on its side and remove two screws at bottom of terminal, (figure 6-9).

82100083

Set terminal upright, and remove hood as per preceding instructions.




Figure 6-8. Hood Removal




Figure 6-9. Bottom of Terminal

- 4. Refer to figure 6-10 and remove two bracket bolts as indicated.
- 5. Disconnect touchpanel and operator panel flat ribbon cables from controller board. Operator panel cable is routed behind modem board, therefore tiewrap must be cut and top of modem board must be loosened to remove cable.

6. If adequate space is available, bezel can be removed and placed to right of terminal while leaving brightness cable and ground cable attached. If space is not available and bezel must be removed completely, continue with the following steps.

NOTE

Before bezel is replaced, it is suggested that face of crt be cleaned with a suitable glass cleaning agent.

- 7. Remove knob from BRIGHTNESS control by pulling knob straight off.
- 8. Remove hex nut and washer from BRIGHTNESS control.
- 9. Loosen touchpanel retainer clip above BRIGHTNESS control and carefully work control out around touchpanel. Retighten touchpanel retainer clip.
- 10. Remove ground wire at upper left by removing touchpanel retainer clip. Retighten retainer clip.
- 11. Replace bezel by reversing procedure of preceding steps.




Figure 6-10. Bracket Screws Removal

Procedure 5 - Aligning and Adjusting CRT

To align and adjust crt:

- 1. Power terminal on per procedure 1.
- 2. Select alignment pattern by:
 - a. Placing KB-TP/SKIP rocker switch to KB-TP.
 - b. Placing TEST/SKIP rocker switch to TEST.
 - c. Pressing RESET switch.
- 3. Adjust BRIGHTNESS control for sharpest video and carefully observe the alignment pattern for a symmetrical display and correct alignment with touchpanel etched pattern at sides, top, and bottom of display screen. Refer to procedure 23 for acceptable display quality definitions.

NOTE

Allow a warm-up period of 15 to 30 minutes before performing adjustments.

Minor adjustments may be performed by the use of the Horizontal Linearity. Horizontal Width, Horizontal Frequency, Vertical Linearity, Vertical Height, Vertical Frequency, Video Gain and Focus adjustments. To perform these internal adjustments, remove the terminal hood (procedure 4) and refer to figure 6-11 for location of internal controls.

WARNING

Lethal voltages exist in the crt assembly. Use extreme caution when performing adjustments or severe personal injury or loss of life may result.

- 4. Adjust Focus control such that top center and extreme right center focus are of equal display quality.
- 5. Adjust BRIGHTNESS control on front of terminal so that scan lines are visible in background of display.
- 6. Adjust Horizontal Frequency control to center display horizontally until margins on right and left are of equal distance.




Figure 6-11. Display PC Board

- 7. Adjust BRIGHTNESS control until background scan lines are no longer visible.
- 8. Adjust Horizontal Linearity control until diagonal lines of touchpanel test display are an equal distance from right and left sides.
- 9. Adjust Vertical Linearity control until diagonal lines of touchpanel test display are an equal distance from top and bottom.
- 10. To adjust Vertical Frequency control, first turn potentiometer 90° in each direction, then adjust so that potentiometer is in middle of range where display is not moving vertically.
- 11. Use Horizontal Width and Vertical Height controls to adjust picture size to 8.5 in by 8.5 in (216 mm by 216 mm). Use plastic ruler or a piece of 8 1/2 by 11 inch paper to measure display size.

6-30

12. Adjust video contrast using Video Gain control.

Turn Video Gain control in a counterclockwise
direction until saturation just occurs, then back
off the control 30 degrees clockwise.

NOTE

Video gain is increased by adjusting the potentiometer in a counterclockwise direction. Over adjustment results in saturation of the video amplifier. This is indicated by the end-points on the right of the display overshooting.

Procedure 6 - Adjustment of Yoke Centering Rings

NOTE

Perform this procedure only after procedure 5 has been completed.

If after having followed procedure 5, the display is not centered, or if portions of the display are missing, see figure 6-12 and do the following:




Figure 6-12. CRT Centering Rings

- 1. Remove power from terminal per procedure 1.
- 2. Remove terminal hood per procedure 4.
- 3. Break glue on centering rings by turning each approximately one-quarter turn each way.

- 4. Ensure that yoke is snug against crt neck.
- 5. Power on terminal per procedure 1.

WARNING

Lethal voltages exist in the crt assembly. Use extreme caution when performing adjustments or severe personal injury or loss of life may result.

- 6. Run keyboard/touchpanel resident diagnostic per procedure 2 to display alignment pattern.
- Adjust centering rings to ensure display pattern is centered. Distance between each side and center should be 4.25 in (108 mm).
- 8. After picture is centered:
 - a. Power off terminal and disconnect ac power cord from site outlet.
 - b. Wait 60 seconds to permit crt to bleed off power.
 - c. Reglue centering rings. Use torque seal glue or equivalent.
 - d. Reapply power to terminal and verify that centering rings did not move while being glued.
- 9. Replace hood per procedure 4.
- 10. Go back and repeat procedure 5.

Procedure 7 - Replacing Video or Controller Printed Circuit Boards

To replace the video or controller boards perform the following steps as applicable:

- 1. Remove terminal power per procedure 1.
- 2. Remove terminal hood per procedure 4.
- 3. Refer to figure 6-13 for board locations.




Figure 6-13. Video and Controller Board Locations

4. To replace video board:

- a. Disconnect cables from board taking care not to bend pins.
- b. Unlock board from each retainer clip by holding retainer between thumb and forefinger (figure 6-14) and use thumbnail to press on protruding portion of retainer. Gently pull board out about 0.25 in (6 mm) and remove board.
- c. Place replacement board over retainer clips and press to snap into position.
- d. Reconnect cables to board. Refer to figure 6-15 for correct cable connections/pin alignment.

5. To replace controller board:

- a. Disconnect I/O cables from connectors at rear of terminal.
- b. Disconnect cables from board taking care not to bend pins.





Figure 6-14. Board Retainer Clips



03501-1

Figure 6-15. Video Board

- c. Unlock board from each retainer clip by holding retainer between thumb and forefinger (figure 6-14) and use thumbnail to press on protruding portion of retainer. Gently pull board out about 0.25 in (6 mm) and remove board.
- d. Disconnect ground lead from board mounting frame.
- e. Connect ground lead to replacement board mounting frame.
- f. Place replacement board over retainer clips and press to snap into position.
- g. Reconnect cables to board. Refer to figure 6-16 for correct cable connections/pin alignment.
- h. Reconnect I/O cables to connector panel.
- i. Verify that configuration/mode switches on board are set correctly (see Installation, section 3 of this manual).
- 6. Apply power and test terminal (procedure 2) with new board installed before replacing hood.




Figure 6-16. Controller Board

Procedure 8 - Replacing IC Chips

Observe the following caution when replacing IC chips:


CAUTION

Follow precautionary rules for handling MOS type circuits as described earlier in this section.

The following plugable chips can be removed on site:

- Z80A Processor IC on controller board (figure 6-17)
- TR1602A UART IC on controller board (figure 6-17)
- All 32 RAM ICs on video board (figure 6-18)
- One EROM IC on video board (figure 6-18)
- One 14-pin IC (IC2) on crt monitor display board (figure 6-19)
- 1. Turn terminal power off per procedure 1.
- 2. Remove controller board or video board from terminal as applicable per procedure 7.
- 3. Use chip remover tool (CDC part number 87365900 or equivalent) for 14 and 16-pin ICs, or use a small screwdriver for larger ICs, and lift IC straight out to avoid bending pins.
- 4. Observe correct pin alignment when installing replacement IC. Dot or indentation on IC must be aligned with notched side of IC socket.
- 5. Apply power and test terminal per procedure 2 after replacing any IC.

6-36 82100083



03502 -2

Figure 6-17. IC Locations on Controller Board




Figure 6-18. IC Locations on Video Board




Figure 6-19. IC Location on CRT Monitor Display Board

Procedure 9 - Adjusting Power Supply

To adjust the output voltages of the power supply regulator assembly:

- 1. Remove terminal hood per procedure 4.
- 2. Apply terminal power per procedure 1.
- Verify that five LEDs on power supply board are lit (figure 6-20)

NOTE

A lit LED does not necessarily mean that the correct voltage is present. An LED will light whenever a voltage having the proper polarity and of a sufficient level to light the indicator is present.




Figure 6-20. Power Supply Board

4. Measure +5 V at controller board, see figure 6-21.

NOTE

Voltage measurements are made on the controller PC board rather than the power supply because a voltage drop occurs over the cables.

- 5. Measure +55 V at display board of crt monitor assembly, see figure 6-22.
- 6. To adjust voltages use special tuning wand tool (CDC part number 12263476). Access to the adjustment pots is through holes in the monitor chassis. Each of the two holes is labeled with the corresponding voltage of the pot. See figure 6-23.

82100083 B 6-39




Figure 6-21. Test Points for +5 V on Controller Board




Figure 6-22. Test Points for +55 V on Display PC Board




Figure 6-23. Power Supply Adjustments

Procedure 10 - Replacing Power Supply

To replace the power supply:

- 1. Turn terminal power off (procedure 1).
- 2. Unplug ac input power cord from site power outlet.
- 3. Remove terminal hood per procedure 4.
- 4. Disconnect the following cables:
 - Keyboard cable at controller board (see figure 6-16)
 - Touchpanel cable at controller board (see figure 6-16)
 - Operator panel cable at controller board (see figure 6-16)

82100083 D 6-41

5. Remove internal modem board from chassis (procedure 21).

CAUTION

When removing and installing crt chassis, use care so that crt yoke is not bumped against video PC board. TILT CHASSIS SO THAT YOKE IS DOWN. Also when installing crt chassis use care to prevent pinching the touchpanel cable.

- 6. Remove six crt chassis mounting bolts (figure 6-24) and carefully lift crt chassis and place on a firm surface.
- 7. Disconnect four cables and ground wire from power supply board (see figure 6-20).




Figure 6-24. CRT Chassis Removal

8. Remove power supply board by removing six mounting screws as shown in figure 6-25.

- 9. To replace power supply board reverse procedure of preceding steps.
- 10. Perform power supply adjustments per procedure 9.




Figure 6-25. Power Supply Removal

Procedure 11 - Replacing 60 Hz or 50 Hz AC Entry Panel, and 50 Hz Transformer

To replace 110 V, 60 Hz ac entry panel, reference 60-Hz ac entry panel assembly drawing in Section 7 (Parts Data Section) and do the following:

- 1. Power off terminal per procedure 1.
- 2. Unplug ac power cord from site outlet.
- 3. Remove terminal hood and bezel per procedure 4.
- 4. Disconnect cable at connector J1 from power supply board (reference figure 6-20).
- 5. Disconnect Video Out BNC connector from video board.
- 6. Disconnect Fastons from terminals A and B (yellow wires) of ON/OFF switch (reference figure 6-26).

82100083 D 6-43

- power cord).
- 8. Remove two bolts that mount ac entry panel to terminal base (see figure 6-).
- 9. Lift ac entry assembly out of unit. Remove telephone connectors (if used) from panel by pressing latching mechanism and sliding them out.
- 10. Unscrew BNC connector from panel.
- 11. To install replacement ac entry panel, perform reverse of preceding steps.

To replace 220/240-V, 50-Hz ac entry panel, reference 50-Hz ac entry panel assembly drawing in Section 7 (Parts Data Section) and do the following:

- 1. Power off terminal per procedure 1.
- 2. Unplug ac power cord from site outlet.
- 3. Remove terminal hood and bezel per procedure 4.
- 4. Disconnect Video Out BNC connector from video board.
- 5. Disconnect Faston from terminal B (yellow wire) of ON/OFF switch (see figure 6-26).
- 6. Disconnect other yellow wire of ac entry panel that connects to either the 220 V or 240 V input lead of power transformer. Make note of which input power lead wire was connected to. (From transformer 220-V wire is black and 240-V wire is brown.)
- 7. Disconnect four ground wires from ac entry panel mounting frame.
- 8. Remove two bolts that mount ac entry panel to terminal base (see figure 6-).
- 9. Lift ac entry assembly out of unit. Remove telephone connectors (if used) from panel by pressing latching mechanism and sliding them out.
- 10. Unscrew BNC connector from panel.
- 11. To install replacement ac entry panel, perform reverse of preceding steps.

6-44 82100083 D

To replace 220/240-V, 50-Hz input power transformer:

- 1. Power off terminal per procedure 1.
- 2. Unplug ac power cord from site outlet.
- 3. Remove terminal hood and bezel per procedure 4.
- 4. Remove crt chassis per procedure 10, steps 4 thru 7.
- 5. Disconnect Faston from terminal A (blue wire) of ON/OFF switch (reference figure 6-26).
- 6. Disconnect Jl from power supply board (reference 6-20).
- 7. Disconnect ground wire from side of transformer.
- 8. Remove four mounting screws and lift transformer from unit (reference figure 6-25.1).
- 9. To install replacement transformer, perform reverse of preceding steps.




Figure 6-25.1. 50 Hz Transformer Removal

82100083 D 6-44.1/2

Procedure 12 - Replacing Power ON/OFF switch/circuit breaker:

- 1. Power off terminal per procedure 1.
- 2. Unplug ac power cord from site outlet.
- 3. Remove terminal hood and bezel per procedure 4.
- 4. Position new switch above bad switch with ON/OFF label orientated correctly. Remove each wire one at a time from bad switch and connect to corresponding terminal of new switch. Figure 6-26 shows the ON/OFF switch wire connection on the 60-Hz and the 50-Hz units.
- 5. Remove faulty switch by removing two bolts as shown in figure 6-26.
- 6. Install new switch and secure with two mounting bolts removed in step 5.
- 7. Replace bezel and hood per procedure 4.




Figure 6-26. Power Switch Replacement

rocedure to - rebracting relangth upsellinth and combonency

To replace the keycaps, keyboard, space bar, or keyswitches perform the following steps as applicable:

To Replace Keycap:

- 1. Turn terminal power off (procedure 1).
- 2. Remove keycap by using chip removal tool (CDC part number 87365900).
- 3. Install new keycap by pressing down on new keycap until it seats firmly.

To Replace Spacebar:

- Place a finger under each end of spacebar and pull up to release. Move spacebar to one side and carefully pull wire from bracket (see figure 6-27).
- 2. Install replacement spacebar in a reverse manner.





Figure 6-27. Space Bar Removal

To Replace Keyboard:

- 1. Turn terminal power off (procedure 1) and disconnect ac power input cord from site outlet.
- · 2. Remove terminal hood and bezel (procedure 4).
 - 3. Disconnect keyboard cable.
 - 4. Refer to figure 6-28 and remove four bolts mounting keyboard assembly to terminal base.
 - 5. Install new keyboard assembly by reversing preceding steps. When reconnecting keyboard cable to controller board, make sure that red stripe on cable is correctly lined up (refer to figure 6-16).

NOTE

Check that bezel does not bind key caps on top or sides before tightening down. If binding occurs, remove bezel, loosen keyboard and reposition slightly.



03506-1

Figure 6-28. Keyboard Assembly Removal

82100083 6-47

To Replace Keyswitch:

- 1. Turn terminal power off (procedure 1) and remove keyboard assembly as previously described in this procedure.
- 2. Remove keycap as described earlier in this procedure.

CAUTION

The black plunger housings for the entire keyboard are molded in one piece. Do not pry against housing as it is subject to breakage and would require complete keyboard replacement.

3. Grasp white plunger firmly with a long nose plier and pull straight up. Remove spring.

CAUTION

Use a low wattage soldering iron to prevent damage to the PC board. A vacuum action desoldering tool or solder wick is suggested when unsoldering the switch.

- 4. Unsolder switch contacts and remove them by pulling straight up using a long nose plier. Do not pry against plunger housing.
- 5. Insert new switch contacts into keyswitch insertion tool (CDC part number 51919702). Refer to figure 6-29 for proper loading of tool. Be sure to use one bifurcated and one solid contact.
- 6. Place insertion tool into plunger housing with switch contacts facing right and left of keyboard (not up and down). Press insertion tool plunger firmly down until it stops. Check that solder tabs are exposed on back of PC board.
- 7. Solder each solder tab of switch.
- 8. Place spring over switch contacts (figure 6-29) and carefully snap plunger down over spring. Be sure that divider bar inside plunger goes between contacts.

6-48 82100083




Figure 6-29. Keyswitch Replacement

9. Replace keycap and reinstall keyboard.

NOTE

Spacebar keyswitch replacement is performed in the same manner described in the preceding procedure. However, note that the spacebar has a 3-ounce spring rather than the 2-ounce springs used for the remaining switches.

Procedure 14 - Replacing Operator Panel

To replace operator panel:

- 1. Power off terminal per procedure 1.
- 2. Remove hood and bezel per procedure 4.
- 3. Remove touchpanel per procedure 20.
- 4. Remove bolt holding alarm, see figure 6-30.

82100083 6-49

- Remove three bolts holding operator panel, see figure 6-30.
- 6. Disconnect flat ribbon cable from controller board.
- 7. To replace operator panel, perform reverse of preceding steps.




Figure 6-30. Operator Panel Removal

Procedure 15 - Replacing Operator Panel LEDs

To replace the LED indicators on the operator panel, perform the following:

- Turn terminal power off (procedure 1) and unplug ac power cord from site outlet.
- 2. Remove operator panel per procedure 14.

6-50 82100083

CAUTION

Use a low wattage soldering iron to prevent damage to PC board. A vacuum action desoldering tool or solder wick is suggested when unsoldering the LED.

- 3. Unsolder faulty LED from operator panel.
- 4. Install new LED making sure that it is configured as shown in figure 6-31, then solder to PC board.
- 5. Reinstall operator panel (refer to procedure 14).




Figure 6-31. Operator Panel

Procedure 16 - Replacing BRIGHTNESS Control

To replace BRIGHTNESS control:

- 1. Power off terminal per procedure 1, unplug ac power cord from site outlet.
- Remove hood and bezel per procedure 4 (steps 1 through 6).

82100083 6-51

- 3. Pull BRIGHTNESS knob off and remove hex nut and washer from front of BRIGHTNESS control.
- 4. Loosen touchpanel mounting clip above potentiometer and move clip to one side.
- 5. Remove BRIGHTNESS control by carefully working it around touchpanel and touchpanel mounting clip.

CAUTION

Use a low wattage soldering iron. A vacuum action desoldering tool or solder wick is suggested to unsolder wires from potentiometer.

- 6. Place replacement potentiometer next to bad one. Unsolder wires one at a time and resolder to corresponding lug of replacement potentiiometer.
- 7. Carefully install potentiometer in bezel by working it around touchpanel. Insert potentiometer in bezel opening with key positioned properly.
- 8. Attach nut and washer to front of potentiometer and replace bezel and hood per procedure 4.

Procedure 17 - Replacing Access Door

To replace access door on operator panel, perform the following:

- 1. Power off terminal per procedure 1.
- 2. Remove hood and bezel per procedure 4.
- 3. Remove black bezel insert by breaking two metal keepers that hold both bezel pieces together.
- 4. Insert new access door and fasten both bezel pieces back together using two new keepers.
- 5. Reinstall bezel and hood per procedure 4.

6-52 82100083


Procedure 18 - Replacing CRT or Display Board

To replace the crt or display board, the crt monitor chassis must be removed.

- 1. Turn terminal power off, per procedure 1, and disconnect ac power cord from site outlet.
- 2. Remove terminal hood per procedure 4.
- 3. Disconnect touchpanel, operator panel, modem, and keyboard cables from controller board (see figure 6-16).
- 4. Disconnect display board connector, see figure 6-32.

CAUTION

When removing chassis from terminal, use care so that crt neck is not bumped against video PC board. Do not handle crt by its neck. Tilt the chasis so that the neck is down.



82100083 6-53

5. Remove six screws as shown in figure 6-32, and lift chassis out of terminal. Set on firm surface to work on.

WARNING

Use care when handling crt as rough handling, nicks, or scratches can cause crt to implode. Wear heavy gloves and safety goggles.

- 6. To remove crt, see figure 6-32 and 6-33, and disconnect the following cables:
 - CRT socket
 - Yoke cable
 - CRT anode (fold back suction cup on two sides and squeeze to remove).




Figure 6-33. Front Chassis View

7. Remove four screws on front of chassis and lift crt up and out.

8. To install new crt, reverse above steps. Perform crt alignment checks according to procedure 5.

To remove display board assembly:

- 9. Disconnect display board connector, yoke connector plug, high voltage lead, and ground wire from display board.
- 10. Remove two screws and remove board.
- 11. To replace board reverse above steps. Care must be taken when replacing display board; align tongue on board with slot on chassis. Perform crt alignment checks per procedure 5.

Procedure 19 - Replacing Voltage Doubler/Bleeder Assembly.

To replace the voltage doubler/bleeder assembly, refer to figure 6-32 and perform the following:

- 1. Turn terminal power off per procedure 1.
- 2. Remove hood per procedure 4.
- 3. Disconnect anode lead from crt (to remove, fold back suction cup and squeeze).
- 4. Disconnect input lead from flyback transformer.
- 5. Remove doubler/bleeder assembly from panel by loosening bottom screw and removing top one. If proper length screwdriver is not available, it is necessary to remove crt first (procedure 18) before screws are accessable.
- 6. Replace assembly by reversing preceding procedure steps. Be sure both ground wires are reattached to top mounting screw.

Procedure 20 - Replacing Touchpanel

To replace the touchpanel refer to figure 6-34 and perform the following

1. Turn terminal power off (procedure 1) and pull ac power cord from site outlet.

82100083 6-55

- 2. Remove terminal bezel and hood per procedure 4.
- 3. Disconnect touchpanel connectors from controller board.
- 4. Remove touchpanel by loosening four mounting bracket screws holding touchpanel to bezel.




Figure 6-34. Touchpanel Removal

To install replacement touchpanel:

- 5. Place touchpanel in bezel opening with ribbon cable on top of bezel.
- 6. Align touchpanel so that etched alignment marks on panel (figure 6-35) are lined up with marks on bezel. Alignment marks on bezel are hard to see. Use a lead pencil to highlight them.
- 7. Carefully tighten four brackets while holding touchpanel to bezel. Check that touchpanel remains correctly aligned.

- 8. Check front of touchpanel for dimples in the mylar. Any dimples caused by tightening touchpanel down too tight may cause errors.
- 8. Reinstall bezel and hood per procedure 4.
- 9. Connect touchpanel connectors to controller board (see figure 6-16).
- 10. Perform touchpanel alignment according to procedure 5.
- 11. Place the defective touch panel in the shipping carton the replacement panel came in, the curved side goes down for protection.




Figure 6-35. Touchpanel Alignment Marks

Procedure 21 - Replacing Internal Modem

To replace internal modem:

- 1. Power off terminal, remove ac power cord from site outlet.
- 2. Remove hood per procedure 4.
- 3. Disconnect telephone cables.
- 4. Disconnect modem cable from controller board (see figure 6-16).

82100083 D 6-57

- board out.
- 6. Install new modem board by pressing into retainers and installing new tie-wraps.
- 7. Reconnect wires from telephone cable as follows:
 - a. Attach red wire from connector jack marked PHONE to terminal J4 and green wire to terminal J5 of modem board.
 - b. Attach red wire from connector jack marked LINE to terminal J2 and green wire to terminal J3 of modem board.
 - c. Attach two black wires from both connector jacks to terminal J9 of modem board.
 - d. Attach two yellow wires from both connector jacks to terminal J7 of modem board.
- 8. Reconnect modem cable to controller board.
- 9. Replace hood per procedure 4.

Procedure 22 - Checking Video Offline

Perform the following steps to check the basic function of the video board.

- 1. Remove terminal hood (procedure 4) and apply terminal power (procedure 1).
- Activate the Flood Screen Switch (located on video board, see figure 6-15) to force video output to active (white) state. Entire display should appear completely white. If display is not complete, refer to CRT-3.

NOTE

Operation of the Refresh Memory Write Switch changes the contents of the refresh memory.

3. Write and display contents of refresh memory by placing Refresh Memory Write Switch (located on

6-58 82100083

video board, see figure 6-15) to the right to write all ones (white) or to the left to write all zeroes (black).

4. Examine display for any missing bits when writing all ones, and for any picked bits when writing zeroes. If bit errors are observed, perform specified actions listed in CRT-3.

Procedure 23 - Defining Acceptable Display Quality

This information is listed for reference whenever definitions of acceptable display quality are required.

Brightness -- The retrace and nonintensified scan lines should not be visible. The intensity should be set high enough for the display to be read by the user from at least 3 feet away, but not so high that the displayed data changes in size and symbols appear defocused.

Focus -- Focus is to be adjusted so that the focus at top center and extreme right center of screen is the same.

Orthogonality and Linearity -- With the line mode test pattern displayed (square with crossing diagonal lines), the pattern should appear square and coincide with the outer edges of the touchpanel grid. The point where the diagonals intersect should be equidistant from each edge of the square.

82100083 6-59/60

INDEX

Procedure	Page	Procedure	Page	Procedure	Page
1 2 3 4 5 6 7 8	6-21 6-21 6-24 6-26 6-29 6-31 6-32 6-36	9 10 11 12 13 14 15	6-38 6-41 6-43 6-45 6-46 6-49 6-50 6-51	17 18 19 20 21 22 23	6-52 6-53 6-55 6-55 6-57 6-58 6-59
Figure	Page	Figure	Page	Figure	Page
6-1 6-2 6-3 6-4 6-5 6-6 6-7 6-8 6-9 6-10 6-11 6-12	6-6 6-12 6-14 6-22 6-23 6-25 6-26 6-27 6-27 6-28 6-30 6-31	6-13 6-14 6-15 6-16 6-17 6-18 6-19 6-20 6-21 6-22 6-23 6-24	6-33 6-34 6-35 6-37 6-37 6-38 6-39 6-40 6-40 6-41	6-25 6-26 6-27 6-28 6-29 6-30 6-31 6-32 6-33 6-34 6-35	6-43 6-45 6-46 6-47 6-49 6-50 6-51 6-53 6-54 6-56
<u>Table</u>	Page	<u>Table</u>	Page	<u>Table</u>	Page
CRT1 CRT2	6-16 6-17	CRT3 CRT4	6-18 6-19	CRT5	6-20

82100083

This section contains parts data information necessary to maintain the terminal, touchpanel, modem and memory expansion. The spare parts lists are included at the beginning of this section. Table 7-1 explains the column headings of computer-generated assembly parts lists.

TABLE 7-1. EXPLANATION OF COLUMN HEADINGS OF COMPUTER-GENERATED ASSEMBLY PARTS LISTS

COLUMN HEADING	EXPLANATION
FIND NO.	Identifies an electrical or mechanical part on an assembly drawing. If more than one listing appears for a find number, refer to LI, WK IN, and WK OUT.
LI (Line Item)	Gives a chronological or historical record of the addition of a new part to a find number. For example, 01 indicates that the part was the first one used, and 02 indicates the second, etc. See also WK IN and WK OUT.
PART NUMBER	Gives the Control Data Corporation part identification. Use this number when ordering replacements.
CD (Check Digit)	Gives the information-control system a means of cross-checking the correctness of a part number.
QUANTITY	Lists the total number of a part required to complete an assembly. The vertical line near the center of the column acts as a decimal point. Numbers to the left of the line are whole numbers. Those to the right of the line are tenths, hundredths, and thousandths.
U/M (Unit of Measure)	Indicates how the information-control system counts or supplies a part.
PART DESCRIPTION	Describes the physical appearance, type, or name of a part.
MC (Material Code)	Supplies additional descriptive data to the information-control system.
YLD (Yield)	A 2-digit number that indicates the usable portion of any quantity of parts expressed as a percentage.
ECO NO. IN	Engineering Change Order that adds a new part to an assembly. See also WK IN.
ECO NO. OUT	Engineering Change Order that deletes a part from an assembly. See also WK OUT.
S/N (Serial Number)	Used to specify an ECO's effectivity by serial number.
WK IN (Week In)	Lists the date when manufacturing begins using a new part and when it is available for parts replacement. For example, 7222 means a part is available of the 22nd week of 1972.
WK OUT (Week Out)	Lists the date when manufacturing no longer uses a part in building an assembly. See also WK IN. Do not order a part after its week-out date.

0643-2A

82100083 7-1

DWN CHKD ENG HES	R.	Tra	utm	an 7	5-1-7 5-21 6-26	5	G5 CONT CORP	ROII	DATA ION			SPA IST	-II				T RMI	MAL		60 BOE 64			Ĕ,
APFR ES	-	Z . 1		عر علا	6-27-		CCD	5125 5120	ųτ)					FC	816	A/E	1			SHEET	10	F 4	
					SHEE	TR	EVIS	ION	STAT	rus									REVISION	RECORD			
													£	3	2	1	REV	ECO	DESCRIPT	ION	DRFT	DATE	APP
													-	-	1	1	-	50003.10	RELEASED CL	8 22A	_	5/21/17	(A)
	\mathbb{I}												01	1	-	01	ō	50702	ADD P/N 33		W16	l	984
													02	1	٥٧	ઇ	02	50715	ADD FAN 34 \$	NOTE 12	R		外外
													Α	Α	•	A	٨	1275 <i>9-5</i> 2	RELEASED C		/	1/2/19	sech
		T											Α	В	Α	B	В	13635	F/N 15 WAS 519	19716	830-79 BJU		9194
	T	T																					
	T		T																			j	
	T		T																				
	T	1	T					Γ															
	1		T					Γ															
\sqcap	T	\top	T	\top			T	Π															
\Box	T	\top	T	1				T															
	1	1	T	1				Τ			\vdash					Г						1	
\sqcap	T	\top	T	T	\Box		\vdash						-										
NOTE	1	L. a	uan ina	tity	sh	owr Qua	is Inti	th	at s f	use	d F	er 168	equ	ipm e l	ent ist	. a	uant	ities for	FCålbA are :	listed und	der	.	1

107 DATA CODE IDENT DOCUMENT NO. REV A SHEET 2 SPL 65080E3 A

- 3. Individual keycaps are documented in drawing 51919625 as CDC part number 51920001 thru 51920063.
- 4. Indicated parts are included as part of Keyboard Assy 51918093.
- 5. Either tool can be used. Plastic version less expensive than metal.
- b. Indicated part is included as part of display PC Assy 51919715.
- 7. Indicated parts are included as part of 78GD PC Assy 66308140.
- 8. Indicated parts are included as part of 78FB PC Assy 90446108.
- 9. Only one AC Entry Assy per equipment; 63408033 for FC836A:63408032 for FC836B.

2. EQUIPMENT CONFIGURATOR-15531279 for FC816A and 15532064 for FC816B. TOP LEVEL ASSEMBLY-15531280 for FC816A and 15532065 for FC816B.

- 10. Xformer required for FC816B only. Not used on FC816A.
- 11. Other Applicable / Reference Documents:

66305604 - CDC P/N to wendor P/N cross Ref PL for Bisplay Assy.

6630844 - SPL for Touch Panel Option {XA244-A}.

66308095 - SPL for Internal Modem Option {XA247-A}.

66308096 - SPL for Memory Expansion Option {XA243-A}.

12. Indicated part is included as part of 78V9 PC Assy 90460843.

7-2

DETACHED LISTS

PRINTED IN U.S.A

CON	TROL DATA						۹ ا	ODE ID	ENT	SHEET				DOCUMENT N	0.	REV.
								1592	0	SHEET	3		SPL	663080	193	13
IND NO.	PART IDENTIFICATION			- 01	YTITHAL	REQUI	RED			UN	-		ENCLATI			CATIONS,
	 	_ A_	В					_		<u> </u>	4					
ı	51918093	1	ı		4						\perp	Keyboard	Assy			
2	51919625	1	1		$\perp \perp$							Keycap S	et		Notes 3	2 4
3	51919695	1	1		1			_	_		\perp	Space Ba	r Mech	anism	Note 4	
4	51919696	- 54	ьч.		+		_	\dashv	_		4	Plunger			Note 4	
5	51919697	64	64		4-4						┵	Contact	Solid		Note 4	
Ь	51919698	Ь4	Ь4		1		\dashv		_		\perp	Contact.	Quad		Note 4	
7	51919699	P3	ьз		1						1	Spring	2 oz		Note 4	
8	51919700	ı	1		$\perp \perp$							Spring			Note 4	
٩	51919701	1	ı		\perp							54 Posit	ion ousina		Note 4	
ם.ב	51919702	_0_	0		\perp							Tool, Pl	stic		Note 5	
11	51919703	0	0		1 1	_					\perp	Contact . Tool, Me		ion	Note 5	
12	51919711		-		4-4		_		\perp			CRT/Yoke	{Matc	hed}		
13	51919714	1	1		1_1				\perp			Doubler/6	Bleede	r Assy		
14	51919715	1	1		44				\perp			Display F	CAss	у		
15	51650215	1	1								L	Fuse .75	Z AMA	. В .	Note 6	
4د	66308140	٦.	<u>.</u>		$\downarrow \downarrow$						\perp	Populated 7BGD PC				
17	66308141	1	1		$\downarrow \downarrow \downarrow$				\perp		\perp	Programme	-	1	Note 7	
18	15153821	24	24		$\perp \perp$				\perp			4116 RAM	{}bk}		Note 7	
ופנ	90446108	۱ ا	1		$\downarrow \downarrow$						\perp	7BFD PC	Assy			
20	15163501	ı	ı						1			ZBDA Prod	essor		Note &	

(0.)	ROL DATA						1	1592	-	SHE	ET	4		SPL	DOCUMENT N		REV.
IND	PART IDENTIFICATION				QUANTI	TY REQUI	RED				UNIT		1	ENCLATI	JRE	SPECI	FICATIONS,
NU.	IDENTIFICATION	A	В				<u> </u>				MEAS		OK L	ESCRIPT	104	MOTES,	OR MATERIAL
51	15125700	ı	1										TRILOZA	UART		Note 8	
55	90445851	ı	ı										BAGD PC	Assy			
23	90460843	ı	ı										7BVD PC	Assy			
24	51907757	ı	ı									CRT BKR/	Trip (oil			
25	51911801	ı	1				<u> </u>						Brightne	ss Pot			
2Ь	51915101	ı	ı				<u> </u>	<u> </u>					Brightne	ss Kno	ь		
27	61408444	ı	ı										Cable As	sy {C0	AX/BNC}		
28	614D8D25	١.	ı										(able As	sy {RI	BBON3		
29	71492795	ı	ı									Cable Assy (RIBBO Access Door					
30	61408031	ı	0										AC Entry	{110	VAC3	Note 9	
31	61408032	0	ı										AC Entry	{550	VAC3	Note 9	
32	51918788	0	ı										Stepdown	Xform	er	Note 1)
33	88914700	1	١		L								IC 74505			Note 6	
34	51903800	Ь	Ь										LED			Note 1	?
						1							<u> </u>				
							<u> </u>										
													ļ				
													<u> </u>				
							<u> </u>										
											ļ						

82100083 B

7-3

DWN CHKD ENG	Z	Tre	pr.	n 2	5-21	22		ROL I ORAT		FIR			ЮH	PAR			TON	•	j	REFIX SPL	bb3	ON THE			A
APPR AS	7	F. H	16	4	6.27	7	CCD	592C	NT)					CBl	LA /	В				_		SHEET) of	5	
					SHE			ION	ST#1	US										REVIS	ION REC	ORD			
\perp			L					L				L			2	3	REV	ECO		DESC	RIPTION		DRFT	DATE	APP
\perp		L		L			L								-	_	_	50003.10	RELE	VZED	CLASS	8	_	5/21/2	,Æ
															A	Α	A	12754-50	PELE	ASE	0 (4	155 A'	/	1/27/	act
																L	l							1	
\perp	\perp	\perp		L		L					L						l							l	
				L		L	L				L													ł	
	\perp			L		L	L																	l	
\perp	\perp					L	L									L	l							1	
				L		L											l		1					1	
\perp																									l
\perp		\perp		L					L			<u> </u>	L				1								1
\perp			L	L													l								
\perp											L						ı							l	
\perp	L	\perp	L	L		L	<u> </u>	L																1	
\perp	\perp	\perp		L		_		L									l								
丄	\perp	\perp										L												<u> </u>	
NOTE	1.	Q	uani	iity	sh	own	is	th	at	use	d p	er	equ	ipm	ent										
	2.	E	QUIF	MEN	T C	ONF	IGL	RAT	OR-			1	5 b 3	506	2										
		11	vr l	. E V E	LA	226	.ngL	. 1				1	363	214	b								DETAC	HED LIS	TS
13180	EV.	71																							D IN U.S.

4.4	the date							1	359		SHI	EET	2		SPL	DOCUMENT NO		REV.
FIND NO.	PART IDENTIFICATION				QUA	NTITY	REQUI					UNIT OF MEAS			MENCLATI DESCRIPT	RE	SPECIFICA NOTES, OR A	
												-	-	Touch Pa				
•	63408448	1											\vdash	Assy				
	•																	
_		_	_									_	-	 				
-			-									-						
														<u> </u>				
			_	-					ļ	_	-	-	-					
			-							-		 		<u> </u>				
			<u> </u>								_	_	_	 				
			-					-	-	-		-	_	 				
			_				-		-		<u> </u>	ļ	<u> </u>	 				·
		-	 	-	-		-	-	-			\vdash	-	 				
48181	REV. 8/71	Ц	ــــــــــــــــــــــــــــــــــــــ		Ь		L	L	Ь	ь	L	Ь	Ц.	Ь				

7-4


DWN CHKD ENG PFG		7-	it ma		4/7 5-1-7	200	35	ORATI	MTA ON	71 7 1		SPA INT	ERN	PAR AL	ZT MOD	LIS	T OPT	<u> </u>	SPL 66306				Š
APFR	S.	N	h.		6 14 5 ())	î		105 05P		- IK:	31 03	ED 0	N	FC	816	A/B			SHE		1 of	2	
					SHEE		EVIS	ION S	TAT	US									REVISION RECOR				
															2	ı	REV	ECO	DESCRIPTION		DRFT	DATE	APP
	ļ													\perp	_	-	<u> </u>	50003-10	RELEASED CLASS	3		6/21/19	, Pu
															Α	A	4.	i	RELEASED CLASS	5 A		127/19	
										BBB13635 REVISED GER EC									REVISED GER ECO	,	بالد 1909ع		gest
_	_				Ш													·					
\perp																				l			
		L										_											
	1																			- 1			
																				l			
					Ш																		
\perp		L			Ш														,				
																				l			
NOTE	1.	Q	Jant	ity	sho	own	is	th	at	use	d p	er	equ	ipm	ent								
	5.	E	P L	MEN Eve	T CC	SSE	IGU MBL	RAT Y	0R_ 			-15 -15	P35 P35	110 145									
																				1	DETAC	HED LIST	rs
A3180 F	EV. 8"	71																		•		PRINTE	IN U.S


	Str. 1944							1	1920 1592		SHI	ET	2		2ºL	DOCUMENT 6		REV.
IND NO	PART IDENTIFICATION		Ι —		QUA	NTITY	REQUI	RED				UNIT OF MEAS		•	MENCLATI DESCRIPT		SPECIFIC NOTES, OR	CATIONS, MATERIAL
ı	90445982	ı												BCHD PC	Assy			
5	51917910	5												table Ass	у			
3	51917907	1												Cable As	sy		fTo Wall	Jack}
4	51777315	3	L											Support	Ckt Bo	1	<u> </u>	
			<u> </u>										<u> </u>	ļ				
														1				
													_				ļ	
											L	ļ	_				ļ	
				ļ		ļ						<u> </u>	_				-	
												ļ	L				ļ	
											ļ	<u> </u>	L				ļ	
			<u> </u>	ļ		ļ		<u></u>				ļ	L	ļ			ļ	
					ļ					<u> </u>		-	_	ļ			ļ	
			<u> </u>		_	<u> </u>	<u> </u>	L.		<u> </u>		ļ	_					
			ļ	ļ	<u> </u>	<u> </u>	<u> </u>	ļ		<u> </u>	ļ	ļ	_	1				- · · · · · · · · · · · · · · · · · · ·
				ļ					ļ	ļ		<u> </u>	_				-	
	}		_	ļ	-	<u> </u>	ļ	<u> </u>		ļ		 	_					
			<u> </u>			ļ			ļ			ļ	_					
		L	<u> </u>		<u></u>		L			L	L		<u> </u>					

82100083 B 7-5


CHKD ENG	2	rau Tage	tma Ley		4/7 5-1-7 5/4/	2	35	ROL D	MTA ON	717								PTION	ı	REFIX SPL	DOCUM	ENT NO			A
APPR	5	X	n	<u> </u>	627	79	L CCD	301 3 05P	NT.	- IK	31 0.		, ~	FC	816	A/B				_		SHEET	1 of	2	
	-				SHEE	TR	EVIS	ION S	TAT	US										REVIS	ION RE	CORD			
T															2	1	REV	ECO		DESC	RIPTION		DRFT	DATE	APP
															-	١	-	50003.10	RELE	AZED	CLASS	L	_	92412	Je-
															A	A	A	12754.50	RELE	45.6.6	CLA	55 "A"	/	42/19	net
			Г																						
\top	\vdash	\vdash	\vdash	-			1	Н			\vdash			П											
+	╁╴	╁	╁	-			├-	Н			\vdash				_	\vdash									
	_	-	├	<u> </u>	-		├-			-	<u> </u>	<u> </u>	-			-	1								1
	L	↓_	L				$oxed{oxed}$			_	L						1								
	1.																l						1		1
	Π	T		Γ													•		ł					Ì	
	T	\vdash	Г	T													1		İ						
	1	\vdash	+-	╁	-	-	+-	\vdash	-	 	 	_	-			\vdash	t		ł				Ì	1	
-	-	+-	-	┢	┼-	-	╁	-	-		-	-	-	-	-	-	1						l		
4	↓_	↓_	↓_	↓_	ļ	_	↓_	-	<u> </u>	<u> </u>	_	<u> </u>	_			<u> </u>			Ì				Ì		
	_	$oldsymbol{ol}}}}}}}}}}}}}}}}}$		L	L	_	L									L	1	1	1					<u> </u>	
	L		L						L								l		1				1		
	T			Γ																					
NOTES	1.	Qu	ant	ity	she	own	is	the	et (JSE	d p	er (equ:	i pred	ent	•								*	
		Ea	UIP	MEN	T C	ONF	IGU	RAT)R			-1,51	P351	060											
ĺ		. •			_ ^.																		DETAC	HED LIS	TS
AA3180 R	EV. 8	71																							D IN U.S.

								ł	CODE IDENT SHI			EET	5		SPL	DACE 44		A	
FIND NO.	PART IDENTIFICATION	-			QUA	HTITY	REQUI	RED				UNIT OF MEAS			ENCLATI ESCRIPT		SPECIFICATIONS, NOTES, OR MATERIA		
1	15153821	a										РС		4336 RAI	1 CLLK	>			
•																			
_																			
												_							





2100083 B



						ACCEMBLY BART			PRINT DA	TE	PAGE	FIL	CHANGE	HO
		BUILD ARC	440			ASSEMBLY PARTS	L	151	09-10-7	9	1		0001	3666
DIV.	^	SSEMALY NUMBER CD	MV.	BWG.		BESCRIPTION	MK.	STATUS	STATUS DATE		ENG. RES		PILE	DATE
0860	Д,	15632065 7	C	D		4. IST-II C/D/K SUHZ (TA)	N	REL	08-09-79		C6168		09-1	
T FIND NO	"	PART NUMBER CD	" •	VANTITY	U/M	PART BESCRIPTION		MK YLD	SCO. NO. IN	BCO. NO	OUT	5/N	WK N	WE OUT
001	01	71492480 0		1	PC	BASE PAINTED W/SHLD (WHT)	P						
002	01	71492748 0		1	PC	BEZEL+ PAINTED W/SHLD (WH	T)	P						
003	01	71492483 4		1	PC	HOOD. PAINTED W/SHLD (WHT)	P						İ
004	01	71492753 0		1	PC	BEZEL INSERT		P						
005	01	51918093 9		1	PC	KYBD MODULE 64KEY		P			i			İ
006	01	61408024 0		1	PC	CABLE ASSY, LOGIC DC		A						
007	01	61408025 7		1	PC	CABLE ASSY, BRD INTO		 					ĺ	
008	01	51916942 9		1	PC	CRT. 15IN PH/P4 H-RSLTN S	HORT	P			l		1	
009	01	61408032 3	ĺ	1	PC	AC ENTRY ASSY (50HZ 220V)		A					İ	
010	1	61408033 1		1	PC	CABLE ASSY, DISPLAY LOGIC		A						1
011		90445851 0		1		PWR SUPPLY BAGD		A						
012		71492484 2		1		BRACKET. PCB		P						1
013	01	66308140 4	ĺ	1	PC	MODULE W/FIRMWARE		N						İ
014	01	90446108 4		1	PC	PC CD ASSY 78FD		S						1
015	01	90460843 7		1	PC	CD ASSY 78VD OP PANEL		A						
016	01	51777315 6		7	PC	SUPPORT CKT BD		P						
017	01	71492795 1		1	PC	DOOR		P						
018	01	93539009 6		2	PC	FASTENER PUSH ON TYPE C		P			1			
019	01	71492804 1		1	PC	PLATE AC ENTRY		P						
020	01	71492749 8		1	PC	ALARM BRACKET		P					1	
021	01	71492750 6		1	PC	CRT BRACKET RH		P			1			

	-	•		· -		-						, ,	_	
							ACCEMBLY BARTS		CT	PRINT DA	TE	PAGE	PRE CHAI	est No
		BUILD AR	C	440		-	ASSEMBLY PARTS	L	121	09-10-1	9	2	000	13666
DIV.	A		CB	BEV. 94	MG.		BESCRIPTION	MC	STATUS	STATUS BATE		NG. BESP.	•	LE DATE
0860		15632065	7	c	D	TER	4. IST-II C/D/K 50HZ (TA)	N	REL	08-09-79	PC	8168	09	10-79
PIND NO	L1	PART HUMBER	CD	M QUAN	TITY	U/M	PART BESCRIPTION		MK YLD	ECO. NO. IN	ECO. NO. C	101 1	s/N WK	IN WE O
022	01	71492751	4	1		₽C	CRT BRACKET LH		P					
053	01	51803904	5	2	250	FT	TAPE. NEO SELF-ADH 1/4WX1/	BT	B			-		
024	01	95670603	0		850	FT	TAPE MYLAR		8					
025	01	71492817	3	1		PC	NAME PLATE ALUM		P					
026	01	71492805	8	1		PC	LABEL		P			i		
027	01	66307647	9	1		PC	LABEL SWITCH SETTING		P					
028	-1	51915101	3	1			KNOB. P=0 SKIRTED/INSERT P	_	P			Ì		
029		15164916	7	•		1	MSCR HEX-LK PLN MAX22MM ST							
030		15164911	i				MSCR HEX-LK PLN M4X8MM STL	_				i		i
031		15165013	i	11			SCR TPG MEX PLN M4.5X13MM							794
032 032		15164919 15164919		6			MSCR HEX-LK PLN M5X13MM ST MSCR HEX-LK PLN M5X13MM ST			13666	136	100	79	
033	01	91975724	5	2		PC	NUT HEXAGON SZ 5MM		8					
034	01	91975671	8	9		PC	WASHER EX TOOTH SZ 5		В					1
035	01	94277411	8	1		PC	STRAP. COL TIE TYP 1 TO 1-	1/6	В			-		
036	01	61408447	3	1		PC	CABLE ASSY OVERVOLTAGE		A					
037	01	61408444	U	1		PC	CABLE ASSY-VIDEO OUTPUT		A					
038 038	01	51918752 51918752		18 16			SPRING FINGER FIG 2 SPRING FINGER FIG 2		P	13666	136	66	79	794
839	83	51918753	8	10		PC	SPRING FINGER FIG 3		P					
040	01	51918788	•	1		PC	XFMR STEP-DOWN		P					
041	01	51940554	. 2		070	FT	TAPE MAGNETIC FLEXIBLE		В		136	56		793

82100083 B


7-11/7-12

		BUILD AR	С	440			ASSEMBLY PARTS	i Li	ST	09-10-		3	0401	
DIV	1 4	SSEMBLY HUMBER 'C	_		wc.		MAC BIFTION		STATUS	STATUS BATE		nesr.	T 74.	
0860	+	15632065	+-	c	D	TER	H. IST-II C/D/K SOHZ (TA)	-	REL	08-09-7	-		00-1	
PIND NO	11	PART HUMBER	CO a			U/M	PART BESCRIPTION		MC ATD	BCO. NO. IN	SCO. NO. OUT	S/H	WK IN	
041	02	51940544	3		070	FT	TAPE MAG .500 WIDTH .036TH	HICK	8	13656			7934	
042	01	71492926	2	1	i l	PC	PLATE STRIKER		P					
043	01	51907757	2	1	-	PC	CB W/TRIP COIL 1/6 2.5A 2	5 o V	P					
044	01	51589600	9	2		PC	BUSHING INSU		•					
045	01	00860303	7	2		PC	MSCR HEX-LK PLN 6-32X3/8	STL	8					
046	01	15164920	9	7	4	PC	SCR MET HEX MS		8	13666			7947	
047	01	94241017	6	1	ĺ	PC	CLIP CABLE ADH BACK TYPE	VII	•	i		4		
048	01	24534709	1		060	FT	SLVG. 1/4 HT/SHRINK BLK U	L	B	13666			7947	
049	01	51805700	5	2	2	PC	BUMPER SELF STICKING		P				1	!
050 050		24534712 24534710					SLVG. 1/2 HT/SHRINK BLK UI SLVG. 3/8 HT/SHRINK BLK UI		8	13666	13666		7947	794
051	01	61391105	6	1		PC	GND WIRE ASSY (7.5IN 16AW)	6)	A				Ì	
053	01	71492970	0	4		PC	BUMPER, TOUCH PANEL		•					
054 054	01 02	00817600 94850711					ADH, RUB BASED (3M EC-1099 SEAL, EASTMAN CLR (910)	9)	B B	13666	13666	,	7947	794
055	01	71492925	٠	1		PC	HASK KYBD IST 2		P					
056	01	61391116	3	1		PC	GND WIRE ASSY (5.5IN 16AW)	8)	A					
057	01	91975617	1	1		PC	WASHER METRIC FLAT SCR SZ	5	•					
						,	0061 TOTAL LINES							
i 1														1

82100083 B 7-13

B

15631280




					ACCEMBLY DART	2 8	ICT	PRINT DA	TE PAGE	PI	LE CHANGE	MO
			40	,	ASSEMBLY PARTS	L	131	09-10-7	9 1		00013	666
DIV.	1	SSEMBLY NUMBER CD ME			BESCRIPTION	anc.	STATUS	STATUS BATE	SHG RES		TILE D	ATE
9860 PIND NO	٠,	15631280 3	C D	TER U/M	Me IST-II C/D/K 60HZ (TA)	N	REL	08-09-79	FC816A		06-10	
		11	GOARIII	1			MC YLD	ECO. NO. IN	SCO. NO. OUT	5/N	W1 100	WK OUT
001	01	71492479 2	1	PÇ	BASE. PAINTED W/O SHLD (W	HT)	P	ļ	1			
002	01	71492747 2	1	PC	BEZEL. PAINTED W/O SHLD	WHT)	P					
003	01	71492482 6	1	PC	HOOD. PAINTED W/O SHLD (W	HT)	P					
004	61	71492752 2	1	PC	BEZEL INSERT		P					
005	01	51918093 9	1	PC	KYBD MODULE 64KEY		P					
006	01	61408024 0	1	PC	CABLE ASSY, LOGIC DC		A					
007	01	61408025 7	1	PC	CABLE ASSY, BRD INTO		A					
008	01	51916942 9	1	PC	CRT. 15IN PH/P4 H-RSLTN S	SHORT	P					
009	01	61408031 5	1	PC	PANEL ASSY (AC ENTRY)		A					
010	01	61408033 1	1	PC	CABLE ASSY, DISPLAY LOGIC	:	A					
011	01	90445851 0	1	PC	PWR SUPPLY BAGD		A					
012	01	71492484 2	1	PC	BRACKET. PCB		P					
013	01	66308140 4	1	PC	MODULE W/FIRMWARE		N					
014	01	90446108 4	1	PC	PC CD ASSY TBFD		5		1			
015	01	90460843 7	1	PC	CD ASSY TBVD OP PANEL		A					
016	01	51777315 6	7	PC	SUPPORT CKT BD		P					
017	01	71492795 1	1	PC	DOOR		P					
018	01	93539009 6	2	PC	FASTENER PUSH ON TYPE C		P					
019	01	71492804 1	1	PC	PLATE AC ENTRY		P					
020	01	71492749 8	1	PC	ALARM BRACKET		P					
021	01	71492750 6	1	PC	CRT BRACKET RH		•					

					-		•	•						
						ASSEMBLY	DADTE		CT	PRINT DA			LE CHANGE	
		BUILD ARC	44	0		MAJEMOLI	PARIS) L	131	09-10-7	'9	2	00013	1666
DIV.	•	SSEMBLY NUMBER CD	REV.	PWG		BESCRIPTION		MK.	STATUS	STATUS DATE	ENG.	RESP.	PILE D	MATE
0860		15631280 3	Ç	٥		M. IST-II C/D/K		N	REL	08-09-79			09-10	
IND NO	LI .	PART NUMBER CE	-	QUANTIT	TY U/I	PART DESCE	APTION		MK YLD	BCO. NO. IN	ECO. NO. DUT	S/M	WK IN	WK C
022	01	71492751 4		1	P	CRT BRACKET LH			P					
023	01	51803904	•	2 2	25 U F	TAPE. NEO SELF-A	IDH 1/46X1	/8T	8					
024	01	94241017		1	•	CLIP CABLE ADH	BACK TYPE	VII	u					
	01	71492817; 3		1	j	NAME PLATE ALUM								
026	01	71492805	1	1		LABEL			P					
027		66307647		1	- 1	LABEL SWITCH SET	_	a.	P					
028	-	15164916	.	1	1	KNOB. P-0 SKIRTE MSCR HEX-LK PLN		· .						İ
030	-	15164911			1	MSCR HEX-LK PLN		-						
031	01	15165013		7	1	SCR TPG HEX PLN		_	1.1					İ
032		15164919		6		MSCR HEX-LK PLN				13666	13666		7947	79
032	-	91975724		2	į.	MSCR HEX-LK PLN	_	2	8	13000			1741	
	01	91975671		9	P				В					
035	01	15164920		2	P	SCR MET HEX MS	-		В	13666	ĺ		7947	-
036	01	61408023	2	1	P	CABLE ASSY OVER	-VOLTAGE		A .					
037	01	61408444)	1	P	CABLE ASSY-VIDE	OUTPUT		A					
038 038	01 02	51940554 2 51940544 3				TAPE MAGNETIC FL		HICK	8	13656	13656		7934	79
039	01	71492926	:	1	P	PLATE STRIKER			P					
040	01	51907757 2		1	P	CB W/TRIP COIL	1/6 2.5A 2	50 V	Р				1	i
041	01	94277411 6		1	P	STRAP. CBL TIE	TYP 1 TO 1	-1/8	8					


82100083 B 7-17/7-18

							ACCEMBLY DADTE I		2	PRINT D			LE CHANGE	
		BUILD AR	C 44	40			ASSEMBLY PARTS L	1)	09-10-1	9 3		00013	3666
DIV.	A1	SEMBLY NUMBER	_	_	WG.		BESCRIPTION MC	+-	STATUS	STATUS BATE	ENG. B	BSP.	PILE	PATE
9860	1	15631280'	3 (C		TER	4. IST-II C/D/K 60HZ (TA) N		REL	08-09-79			09-10	
P 1880 18 0		PAIT HUMBER		QUAI	T	U/m	PARI GRAPTION	+	K VLD	BCO. NO. IN	BCO. NO. OUT	5/N	WK HI	WK 00
042	01	00860303	7	2		PC	MSCR HEX-LK PLN 6-32x3/8 STL	•	В					
043		61391105	6	1		PC	GND WIRE ASSY (7.5IN 16AWG)	1	A					
045	01	24534709	1		060	FT	SLVG. 1/4 HT/SHRINK BLK UL		В	13666			7947	
	01	24534712					SLVG. 1/2 HT/SHRINK BLK UL		В		13666			7947
046	02	24534710			000	PT	SLVG. 3/8 HT/SHRINK BLK UL	1	В	13666			7947	1
046	01	51805700	5	5		PC	BUMPER SELF STICKING	•	•					
049	01	71492970	O	•		PC	BUMPER TOUCH PANEL	•	P! !					!
050 050		00817600 94850711					ADH, RUB BASED (3M EC-1099) SEAL, EASTMAN CLR (910)		B	13666	13666		7947	7947
051	01	51589600	9	2		PC	BUSHING INSU	•	P					
052	01	71492925	•	1		PC	MASK KYBD IST 2	•	P					İ
053	01	61391116	3	1		PC	GND WIRE ASSY (5.5IN 16AWG)	1	A .					!
054	01	91975617	1	1		PC	WASHER METRIC FLAT SCR SZ 5	•	В					
							0056 TOTAL LINES							
								1						
			:					1						1


82100083 B 7-19



		BUILD AR	С	230			ASSEMBLY PARTS	L	151	r	48-84-7		1049	-	CHAMOS	
BHY	1 4				PWG.	-	SELCEPTION SELECTION		STATI		STATUS BATE	7	SMC SES	1150		£
860	1	61408031	+	A	D	PANI	L ASSY (AC ENTRY)	A	Per		08-03-79	-	C816A		a 8-0 1	
HO HO	LI	PART HUMBER	CO		ANTITY	U/M	PART MESCMPTION			20	9CO. NO. IN	BCO. NO		S/N	WK III	WK 04
901	01	44671665	6	1	1	PC	POWER LINE FILTER		P							
200	01	71492604	5	1	1	PC	PANEL - AC ENTRY		P							
003	01	36158909	6	1	١	PC	BSHG. STRAIN-REL .630/.12	5 IN	8							
004	•1	51918296	•	:	1	PC	CORD. SFT 3-CNDCT IEC 125	1	P			•				
05	01	51906200	4	1	2	i	CONT. SKT 20-1464 .1301T		P							
906		15003304	į		•	- 1	WIR 1864 STRD YEL 300V UL		•							
007		51906001	1	· `	1	-	CONN. 3 SKT PLUG FIG 1 NY				1					
800	- 1	95643231	į		2	1	LUG. Q-CONN 22-18AWG FIG	5	P						İ	
009 010		91975724 91975671	Ī		2	-	NUT HEXAGON SZ 5MM Washer ex tooth SZ 5		8							
011		15164911	į	1	2		MSCR HEX-LK PLN M4XBMM ST	29			ĺ					
012		51797236	:	1		- 1	LUG. NO.10 CRMP-R 16-14AW		8							
013	01	24534709	1		33	- 1	SLVG. 1/4 HT/SHRINK BLK U		8	Ì	i					
			:			İ	0013 TOTAL LINES				1					
													- 1			
											ĺ					



																_
		BUILD ARC					ASSEMBLY PARTS		18	T	7007 00		2000	-	- Christ	
	,			_					_		D 1977	,	1	115	257	723
•••	+•			+-	- -∔		CONCUPTION	-		. Park	-		***	•	PM 0	_
44	_	_sissass22.2		با	_		HTRY ASSY (SOHZ 220V)		R		M-11-71		C8164		EN	4
-	_		• H	0000	_	940	Pair tescernos		=	70	900. mg. m	800 M	. 661	6/11	-	= :
101	•1	44671465	6	1		PC	POWER LINE FILTER								1	
			- 1			1	1		Ľ		!		- 1			
105	•1	71492664	•	1		PC	PANEL. AC ENTRY						1			
143	•1	36150909	6	1		PC	8846. STRAIN-REL .630/.121	IN					1			
104	• 1	51918208		•		FT	CORDAGE. RAN 3-CHOCT IEC	BAV								
- 1	_		- 1			1										
105	•1	62021406	•	1		PC	CONT. PIN 10-14AUS B/TIN 1	3					- 1			
906	01	15063304	1	2	500	FT	WIR 1884 STRD YEL 300V UL	PVC								
107	•1	93948689		1		PC	COMMECTOR 1 PIN HOUSING						- 1			
1			ł	_		1										
108	•1	95443231	•	1		PC	LUG. 8-COMM 22-18AME FIR S	•					- 1			
109	•1	91975724	5	1		PC	NUT HEXABON SZ SMM						i			
.10	•1	91975671	•	2		PC	MASHER EX TOOTH SZ 5						ì			
	-		- 1	_		1										
011	•1	15164911	•	2		PC	MSCR HEX-LK PLN MAXBHIL STI	. ZP					İ			
812	01	51797219	•	1		PC	LUG. NO.18 CRMP-R 22-18AW	•					!			
•13	a 1	24534709			333	FT	SLVO. 1/4 HT/SHRINK BLK U						- 1			
	•		1			'		•			l					
ı						1	0013 TOTAL LINES				Į.		1			
- 1			1						11		i					i
- 1			ļ			1			11		i		1			
- 1			1			1			П							
1		i	1			1			1 1		1		- 1		l i	
- 1		;	1			1			1 1				- 1			
- 1	1		i			1			li		1		1			1
1			1						11	- 1	1		- 1		1	
- 1			1			1			11	1			į			1
i		:	1			1			1	- 1			i			•
- 1		1	1			1			1				1			
- 1			1			1			11	- 1	!					!
		i	1		1	1			i 1	- 1	}		- 1		1	i



							ACCEMBLY BARTO			•	PREST 64	77	PARK		-	
		BHILD AR	C	210			ASSEMBLY PARTS	L	12	I	09-10-1	•			00073	1678
867		ALDREAT PARENTS C	9	- V	***		POLCOFFIGN.	-	PM	701		\perp	Pas. I	*	PM 1	MT
0860	Ĺ	90445851	1	C	0	PER	SUPPLY SASD		R	4	06-10-79		FCB1	A	09-10	-79
7	٦	PAST INCIDES	9	94/	MITT	U/M	PAST BOOMPINGS		E	72.9	000 00 m	BC0	100 est	8/10	(m) (m)	-
001	01	90445850	2		1	PC	PH BD BABD PHR SUPPLY		-							
902	01	51917860	2		1	PC	MFMR FLYBACK MULTI O/P		•							
003	01	51917859	•		1	PC	XFMR FLYBACK MULTI U/P		P							
004	01	\$1918111	•		2	PC	XSTR NPN 400V-84 TO 220		•							
905	-		:		2	1	ESTR ENSING NON SIL		P							
000			1		2		KSTR ZNZZZZ HI SPEED HPN	BIL								
007			1.1	1	7	1	ISTR EMEGOT PHP SIL Dio inagua aggriv sil 1.1	w /14								
00%			1	•		- 1	RECT. INS615 FOR SIL 1 A									
010	_		1 1		2	- 1	RECT. INSA16 FOR SIL 3 AM								ļ	
011	01	51903000			5	PC	LED. S-S BAP RED 1.0MCD 1	8041						İ	i	1
012	01	15101109	5		1	PC	DIO INTERA 400ME ZEN VR S	.44	•					1		İ
013	01	95791300	7		2	PC	IC 4N26 OPT COUPLED ISOLA	TOR	•					i	1	:
014	01	51718400	•		2	PC	IC 723C 334 VOLTAGE REGUL	A TO	•							
015	01	15151402	3		1	PC	IC UA7900-12 356C NEG V R	OL T	•							1
016			: 1		1	1	IC UA7800+12 3570 POS V R	_	1						ļ	
017	1				1		IC UA7903-5 3564 NEG V RE	LTH							1	İ
019					2		INDUCTOR INDUCTOR									
020		1	: 1		Z	1	CAP ALUM ELECT JODUF 2504	196								
021	1	-	1		2	- 1	CAP FXD MYL .33UF 10P 100									

			4665411V DADE		PONT DATE	PAGE	
	SUILD ARC	210	ASSEMBLY PARTS	LIST	09-10-79	2	00013675
844	15 15 15 15 15 15 15 15 15 15 15 15 15 1	MPY (PMG	SO LCOPTION	ME STATUS	STATUS BATE	000 000	PREF BATT
0860	9:445851	c 0	PER SUPPLY BAGD	A REL	06-18-79	FC816A	09-10-79
P1000 000 U	PAST MUMBER CD	-	U/A PAST BESCHFTON	ec 71	9C0 80 # 1	CO NO. OUT 6/N	
022 01	36184754 8	2	PC CAP FXD 4YL 0.0022MFD 400	v P			
023 01	51001989 7	3	PC CAP FED CER .1UF 20P 25VD	C# P			
024 01	95691133 3	•	PC CAP ELEC 2700F -10+100P 2	SVDC P		:	
025 01	94842168 C	2	PC CAP FXD CER .0033UF 6mv 1	0004 P			
026 01	94397117 6	2	PC CAP AL ELLC SOOUF 75V 1P				
927 01		1	PC CAP ELECT 12UF -10+100P 6	1.1			
028 01		2	PC CAP CER F-1 .01UF +80-20P	1.1		!	1
029 01	24504343 5 94397159 8	•	PC CAP FED TANT 15UF 20P 35V				i i
031 01			PC CAP FXD TANT 2.2UF 20P 35	VDC# P	1	į.	1
034 01		1	PC RES FXD COMP SOUD OHM SP	1.1	1	İ	
035 01	95596501 7	\$	PC RES FXD WM 2.0 OHH 10P SW	ATT P			
036 01	95596520 7	2	PC RES FXD WK 600 DHM 10P SW	ATT P		:	
037 01	65019518 3	•	PC RES CARB COMP 1/2+ 1.3 OH	MS P		:	
038 01	95596511 6	2	PC RES FXD -4 43 OHM 10P SWA	TT P			1
039 01	24500066 6	5	PC RES FXD COMP 1300 OHF SP	1/44 7			
040 01	24500079	2	PC RES EXD COMP 4700 OHP SP	1/4# P	:	:	
041 01		•	PC RES FXD COMP 470 DHM SP 1	1_1			
042 01		2	PC RES FXD COMP 200 OHM 5P 1				
043 01		•	PC RES FAD COMP 470K OHM SP	T 1 1	1		1
044 01	54604060 0	1	PC RES FXD COMP 1.8K OMP 5P	Z. P			

82100083 D 7-25/7-26

															_		
		BUILD AR	c	210			ASSE	MBLY	PARTS	L	ST	04-10-		****		0001	
Bev		100000 T 100000 T 100000	-	- 1 e	-			001037704			BIATUS	STATUS BATT	-	****		PILL	
0860	1	90445851	+	٦	D		SUPPLY			-	REL		_				
P1000 HO	+		CO			U/m	SOPPLI	PAST 003CB	PTION		WE TO	06-18-7 Ko so m		FC816	B/N	09-10	
													T			1	1
045	0.1	24500178	•		4	75	RES FEE	CDMP 500	0 OMM SP	1/20	P	1	1			1	İ
000	.01	24500617		1	2	PC	RES FX	COPP 12	OHM 5P 1/	4.	P		1			i	
047												•	l			1	i
0-1	0.1	94360464	•	•	1		MES PAL	7	OH# 1P 1	/40	P		!	,		1	1
0.0	01	51918875	•	1	L	PC	RES VAR	CER 500	OHK 20P 1	/2=	P			i		1	1
050	01	24500074				PC	RES FEE	COMP 300	0 Omr 50	1/68	•		1	- 1		1	į
				_		1							1				1
027	0.7	51918876	7	1	4	PC	RES AV	CER 1K C	MM 20P 1/	2.		i	1	i			İ
952	01	24500062	5	1	1	PC	RES FAC	COMP 91	0mm SP 1	/4=	P		1				!
053	٥,	24500065		,		-	DFS #10	CO-8 124	0 OHM SP				1	į		ļ	į.
	-		1 1			1 !							1	1		1	:
054	01	24500623	7		4	PC	RES FX	COMP SS	OHP 5P 1/	4=	P					ļ	1
057	01	51906601	3	•	5	PC	HT 51M	. SEMI FI	G 3 ALUM	BLK	•	1	:			:	
	٠.	51003962							C+1PU NON=			İ	i			1	
060	0.1	51303462			101	02	PASIE	MEN! ATH	C-140 MO-4-	COMD				;		:	
961	01	10127103	9	9	•	₽C	MSCR PA	IN PHL 6-4	CX+312 5T	L ZP	•						
062	01	1-126400		,	5	PC	FSHR, A	10.4 EXT/1	LK STL 7	•	8	Ì				1	
	_											i				1	;
063	01	10125103		•	1	76	NUT, ME	, X -4-4 (M3	CR STL ZP		•		1				
064	01	51906111	•	1	1	PC	CONN. 3	PIN PC	TD TIN FI	6 1	P		1				:
065	61	51906100		1			CONN. 3	-	TO TIM FI	a 1		İ	İ			i	
1 1			: !	•	i							1	i			i	i
866	01	51906102	: 2	1	4	PC	CONN. 4	PIN PC P	TO TIN FI	6 2			1			!	1
067	01	51917631	0		2	PC	CONN. 7	PIN STRA	16HT PC F	15 1	P					1	ļ
066		51596000		,			BECT. 3	W3630 FT:	CONT 600				l				
1000	0.1		:	•	1	7	-2011 2	~*364 91F	COM1 800	•	1		-				İ
069	0)	14006500	9	RE		PC	FABRICA	TION SPEC	IFICATION		D						1
071	0.1	94364346	i a			ec.	DEC FEE	FM 3010	OUM 18 14			i	1			i	

					ACCEMBLY BARR		CT	PRINT BATE	PAGE P	EJ CHAMOS MO
	FUILD AR	. 5 1	٥		ASSEMBLY PARTS	L	121	09-10-79	4	00013675
9 77	ASSEMBLY NUMBER 'C	-	977%		86 SCRIPTION	ex.	STATUS	STATUS BATE	946 MP17	PILE BATT
0660	9,445851	<u> </u>			SUPPLY BAGD			06-18-79	FCB16A	69-10-79
PHISO 11	PAST HUMBER	O P	BUANTITY	U/8	PART SESCUPTION		6K 7L0	800 NO IN 80	0 80 OUT 5/H	WE IN WE DUT
072 0	95691135		2	PC	CAP ELEC 470UF -10+100P 2	SVDC	•	1	1	1
073	1772:519	,	Z	PC	RES FXD COMP n.ZMEG .5+ 5			i	,	
- 1		1	i	i						•
074 0	51839136	2	1	PE	CAP FXD CER . HOUF 10P 10	OVDC	•	:	:	
075 0	9:445849	•	REF	PC	SCH DIA BAGD		D		į.	
070 0	51797236	.	1	PC	LUG. NO.10 CRMP-R 16-144	' 6				
077 0	1			-	WIR 1664 STRD GRA SCOV UL		. _! !		i	
		1		-					:	•
075 0	1 94856716	5	c S	· DZ	SEAL+ 3M (4400)			1		•
079 0	51004063	7	02	OZ	ADMESIVE. SEALANT SIL HU	BEH	•	13675		7935
	i	i	i	İ	8871 TOTAL LIMES				•	:
		1		1						
i	1		- 1	1				4		
i		.	1	i			11			,
			ļ	1			11	:	1	;
į			1							
ļ			-		1					
İ	i .		- 1					- 1		1
			l						:	
l	ļ				i				:	
							1, 1			
	İ	i	į	-						
:		i	!				11.			
-				i						
	İ		1	1				:		
	1			:	!					
<u> </u>	<u> </u>	<u> </u>			!					

82100083 D 7-27

a

15920

9044610B

		BUILD ARC	21			ASSEMBLY PART	1 2	IST	7007 5			GI CHAMM	
Bry	T &	POLICE THE	-	·		MICHIGAN TO A TO A TO A TO A TO A TO A TO A TO		STATUS	10-63-1		1 ;	9061	3716 8471
0040	+=	90446108 4	-	1 0	PC (CD ASSY 70FD	1	REL	96-97-79			+	3-79
7100 100	11		•	OUASTITY	U/#	PART DESCRIPTION		- T-	KO 80 8	SCO MO SA.			- TT 04
002	•1	90446107	•	2	PC	PH BD 78FD (CONTROL MODUL	.E)	•				i	
002 002		15144988 15144988		\$		IC 741500 14015 QUAD 2-10			13672	13672		7935	793
003	01	15163416	•	1	₽C	IC 74L540 DUAL 4 1/P HAN	901	-			!		
••5	01	15145100	2	2	PC	IC 741504 14615 TTL HEX	I WV	•				:	
906	•1	15145000	•	2	PC	IC TALSOZ 148LS GZIMP NO	•	•			i		
007	-	15146600		•	1	IC 74L8161 150L8 48IT CO						1	1
010		15146300	1		į.	10 741874 17518 F/F DUAL	-	P				ļ	
011		15146700			1	IC 74L5157 100L5 TTL 00 IC 74L5123 DUAL MULTIVID		11			:		
012	1	15145400	1	2	- ;	IC 74LS08 201LS GRINP AN			1				
013	01	15158300	Z	1	PC	IC 7438 204 TTL 00 21N N	D SF		İ	: 	:	ŧ	
814	01	15146200	•	2	PC	IC 74L832 218LS GZINP OR		•	!	1	1	:	
015	•1	1514000	1	2	PC	1 C 74L8109 TTL JKFF DUA	L	•	İ	İ			
016	•1	15147000	2	1	PC	IC 74L8193 COUNTER TTL 4	817	P		!		•	
010	!	15147500		1	PC	IC 74L5174 TTL 6 BIT 16	PIN	-					
019	i	15146900	1	1	!	IC 74LS175 SEELS LATCH 4				İ			:
922		15163413	- 1	2	ļ	IC 74L8195 DUAL 2 TO 4 D				!	1	i	:
023		17183500		1		IC 74150 531 TTL DATA SE				<u> </u>		ĺ	!
024	01	15146600	•	2	1	IC 74LS139 STALS DECODER							

			ACCEMBLY BART		POINT DATE	Page P	EI CHAMBI NO
	BUILD ARC	214	ASSEMBLY PARTS	LIST	10-03-79	2	00013718
87	ASSOMBLY MUMBER 1CD	My 9896	BOLCEPTION	EX STATUS	STATUS DATE	2006 MP17	PALE BATT
9860	90446108 4	FD	PC CD ASSY 78FD	S REL	04-07-79	FC816A	10-03-79
************	PAST INVINSES CO	-	U/M PART BESCRIPTION	ex 715	8CO 100 101 BCC	80 DU1 5/H	WS 10 WS OUT
925 0	1 15163415 1	2	PC IC 74LS165 88 SHIFT RESIS	TER P			
026 0	1 36186400 Z	2	PC IC MC1488 900 DTL 90 LN E	RVR P		,	
827 8	1, 36186500.9	2	PC IC MC1489 901 DTL OD LN 8	CVR P			
128 0	1 15125700 3	1	PC IC TRIGOZA 941 MOS ASYN I	CVR IP			
.29	1 15134800 0	3	PC IC 4050 CHOS HEX BFR NON-	INV P	!		
030 0		1	PC IC 8097 939 TTL TS HEX DI	ii			
032 0	1						
		-	PC IC 74LB148 ENCODER 9-3LI	-	1		
633, 6	1		PC IC 74L8244 OCTAL BFR 3-5	OP P			
: 034 : 0	15163421 9	•	PC IC 74L8251 DATA SELECT M	LER P	1		
036 (1 15163404 5	2	PC IC 74L8374 OCTAL D-EDGE	P	ļ		
037	15163419 3	3	PC IC 74L8393 DL 48 BIN COU	TER P	:		
038 0	1 15163201 5	1	PC IC 2804 MOS BBIT RROCESS	DR P	i i		
039	1 51862506 6	1	PC SW. PC BD TGL 18 IN-LINE	SPST P			
	31 848486 6	2	PC SOCKET. IC 40 POS D-I-L	TIN IP			
942 1	1 94375109 9	1	PC RES BSIP NTWK 1888 R 3P				
•43	24500063 3	11	PC RES FED COMP 1000 OHM SP	1/44 P	1	13627	793
043: (10,	PC RES FED COMP 1000 OHM SP	1/48 P	13627	-	7933
944- 0	24500055 9	6 1	PC RES FXD COMP 478 OHM SP	1/44 P			
045 0	24500093	2	PC RES FED COMP 18K OHR SP	1/44 IP			
949 0	1 62012926 2	1	PC RES 16PIN NTWK 188K SP 1	2544 P			
	24500009	3	PC RES FAD COMP 12K OHM SP	1/40 P			


82100083 D 7-29


						A CCEANDLY D. C. C. C.			FRANT M	175	PAGE	Paul Chambs	=0
		BUILD ARC	C	214	- 4	ASSEMBLY PARTS	L	IST	10-03-1	79	3	00013	718
97 7.	1	LEGAMENT STREET	•	20° 20°S		BESCRIFTION	-	STATUS	STATUS BATT	\Box	8445 MELP	PILS B	417
	<u> </u>	90446198	• _	FD	_	CD ASSY 70FD	3	REL	06-07-79		FCB16A	10-01	
P 1000 100	*	PAST INVIDES	•	BUANTITY	U/E	PART BESCRIPTION		ac no	K0 100 ID	eco. m	5 801 5 8		mr ev'
051		17765912		2		RES FXD COMP 188K OHM SP		1 -1		1	3627	7933	7933
951	. 1	17705912	•	•	1	RES FXD COMP 100K OHM SP 1	1/48		13627		1	, 733	
953	•1	62615935	•	2	PC	RES JOPIN NICK JOK SP 125	44	P	!				
054	01	24500087	2	7	PC	RES FED COMP 18K OHM SP 14	/40	P	:		•		
956	•1	51786437	7	3	PC	CAP SOLID TANT BOUF 20P 1	5v	•					
			; ;	••	1						}		
957	U1	51839125	3	20		CAP FAD CER 1200PF 10P 100	PACC		i .		;		
159		51001119 51001120		38		CAP CER F-1 .81UF +80-20P CAP CER F-2 .01UF +80-20P			13614	,	3716	7934	8010
			1	-							i		
060	•1	24504371	•	•	PC	CAP FED TANT 22UF 29P 15V	DCA				į		
061	01	51839120	•	13	PC	CAP FED CEP 479PF 19P 18	OVDC	P			•		
962	01	24504329	•	2	PC	CAP FED TANT 1.OUF 20P 35	V DC1						
063	01	51007385		3	PC	DIO INGLAS LOMA MICRO STL	305					4	
	1				1				:				
065	•1	95791300	'	1	1	IC 4N26 OPT COUPLED ISOLA	104		:				
966	01	41347800	•	1	PC	SW. PC BD TEL 2POS ON-ON		P					
: 068	01	51847502	5	1	PC	CONN. PCB 34POS 28X17P FI	6 1	P	i		•		
140	•1	51847504	,	1	ec.	CONN. PCS SOPOS ZRX25P FI	٠,						
1							-						
970	•1	51947511		1	PC	COMM. PCH 10POS ZRXSP FIE	3	1					
971	01	83434804	7	2	PC	COMM 25 PIN		P					
072	01	83434784	9	1	PC	CONN 25 PIN		P	i			:	
973	•1	51003059	6	1	PC	INSTR DD1 106 EPITAN MPH S	Ť1		:			į	
	: 1		1	j			••					:	
874	•1	16033200	3	REF	100	FABRICATION SPEC TO PAR		D	1	ĺ		:	
075	01	90446106		REF	PC	SCH DIAG TOFD (CONTROL MO)	D)	0		!			

			ACCEMBLY BAR	TE 1167	PRINT BATT	PAGE	PLF (HAMBE NO
	BUILD ARC	214	ASSEMBLY PAR	(12 F121	10-03-79	4	00013718
847	ASSESSED T STANDERS CD	May proc	DOKEPHON	mc STATUS	STATUS BATE	PRS. 0597	PR.S 0477
0860	90446108 4	7 0	PC CO ASSY 79FO	S REL	06-07-79	FCB16A	10-03-79
7 Page #0	u PAST INVISIBLE CO	m guantity	U/IN PAST SOCIAPTION		909 m9 m 900	10 OUT : 1/H	' WE IN 1 WE DUT
976	15163303 9	1	PC 10 7465144 52765 TTL 8	B RETR [P:]			
977	24500081:5	5	PC:RES FXD COMP 5688 OHM	SP 1/44:P			
978: (94375105:7	1	PC: RES BSIP NTWK 10000 R	3P 1.04 P			
. 079-	1: 51847500.9	2,	PC: CONN. PCB 20PGS ZRX10P	PTG 1 (P			
			IPC IC 74LS153 TTL DUAL 41				
	1			· .			
•81		1;	PC: IC 74LS260 TTL DUAL ST	IP NOR IP			
. 082	01' 15163440; 9:	2:	PC: IC 74L5156				
083	15145600 1	1,	PC IC 74LS10 141LS TTL 31	P NANDIP			
9841	01 ¹ 15163420 1	2	PC IC TALSETS OCTAL D FLE	P FLOP P			
086	01 24500075 7	1	PC RES FXD COMP 3304 OHM	5P 1/4H.P			
087	24500099 7	1	PC RES FXD COMP 33K OHM 5	P 1/40 P			
0891	94375102 4	1	PC RES 851P NTWK 3300 R 3	P 1.84 P			
	01 62012902 3	1	PCI RES MOD DUAL 10K OHMS	125MV P			
091.	01 66308144 6))	PC SHUNT SET CODED	•			
992		1.	PCI PLATE MT6	•			
		• .		•			
093	01: 94288024 6.	. •!	PCILKS DEVICE. CONN TYP 4	W/TYP3 P			
. 894	01 19126400 8	12	PC WSHR. NO.4 EXT/T LK ST	L 2P 8			
095	01: 89883700; 2	1	PC! IC 74504 1465 TTL HEX	INVTR P			
996:	01: 51714000 D	1	PC. XSTR 2M2907 PMP SIL	٠.			
997	51839106 5	1	PC CAP FXD CEP 33 PF 10P	1884DC P			
	24500065 8	1	PC: RES FXD COMP 1200 DHM	5P 1/44 P			


		BUILD AR	С	214		ASSEMBLY PARTS	5 L	IST	10-03-79	7466 M	00013718
BIV		Spenner stumber 'C	• •	99 V	106	60 SCSF710+1	-	STATUS	STATUS BATT	ONG 8007	PRA 9411
040		99446108				PC CD ASSY TBFD	8		06-07-79	FC0164	10-03-79
100 000	* }	PAST SQUEETS		-	1971	U/S PAST SESCRIPTION		ICK PLD	9C0 NO N 9	0 80 OUT 5/8	
999	•1	24500047	6	1		PC RES FED COMP 226 OHM SP	1/42		į		
100	• 1	24500023	7	1		PC RES FXD COMP 22 ON SP 1	/ AH			i	;
• 1									i		
101	•1	15161700	•			PC IC 74LS132 TTL QUAD 8-IN	MVMC		;	13672	793
105	01	62012910	6	1	į	PC RES MOD DUAL 47K OHMS 12	SMW	P	1		
103	•1	24563054	•	1	ĺ	PC RES FAD COMP 47K OHM SP	1/84	P			1
104	• 1	24580043	5	2	1	PC RES FXD COMP 150 DHM SP	1/48		!	13576	791
104			7.1	ž	ì	PC RES FED COMP 186 OHM SP		•	13578		7928
105	• 1	24563074		2		PC RES FED COMP 300 OHM SP	1/84	•	j j	13578	791
105	92	24563024	•	2		PC RES FXD COMP 278 OHM SP	1/8W	•	13576		7926
106	•1	65832103	9	2		PC SOCKET SPRING TIN		P	I	·	
107	01	52810015			166	6 FT WIR 1684 STRD BRN 6884 U	L PV	أوال		13578	79
107	02	52810015	9		200	C FT WIR 1664 STRD GRN 600V U	L PV	C W	13578	13614	7928 79: 7934
107	•3				200	O FT WIR 1864 STRD ORN 600V U		•	13614		1434
106				1	!	PC LUG. NO.10 CRMP-R 16-14A			13614	13614	7934
1		31,7,21,		•	i		••	11	1		
1			1		1	0100 TOTAL LINES			!		
			1		!			11	i i		
i			: 1		1						
- 1			: !		ļ					!	
1											
								11	! !	•	. !
		 	i		1	1			i	*	
					1						
		İ	:						1		: ;
		1	: 1					11	1		


7-31






		BUILD ARG	_	446			ASSEMBLY	DARTS I	161	r	PERMY BATT			12754	
	_										06-19-79		L		
-	+-	ASSEMBLY NUMBER	_				BESCRIPTION		STAT	-	STATUS BATE	PHG. 251		PLI D	
6 0 • #0	<u></u>	66308141	님		<u> </u>		PROGRAMMED EROM IS		REL		06-18-79	FC816A		06-19	
-	u.	PART HUMBER	10	7	WITTY	U/M	S PAIT BESCH	PROB	SK 1	70	900. NO. M	BCO. NO. OUT	8/M	972 86	WK 0
01	01	15135300		1	.	PC	IC 2716 HOS 2KX8	163848 EROM		1		1			
			1		.	1.									
02	01	66308142	0	REF		PC	FIRMWARE LOADER/	DIAG IST II	D			ł			
J		1	i	}		1	BOOZ TOTAL LINES		11		[1			
l		1	1			-			11	1	į	1			
1			i		1	f			\mathbf{I}		l	1		1 1	
İ]	!	l		1			\mathbf{I}		ŀ	1		1 1	
ł			!	l	1	1					j	1		l i	
		1	i	}	1						1	1			
			1		1				11	1		1			
İ					İ	İ			l i	- 1	i	i		i i	
			į			-			11	- 1	l	1			
			!	1		1				- 1	ł	1			
			i						11			1			
1			!		1	1					1	1			
1			i			1					İ	1			
			:	1					11			1		1 1	
ı			İ		1		1		11		İ	1		1	
			į							ı	1	1			
- [!		1						1	1			
				l	1	1			11	1	1	}			
- 1				l	1				11		1	j			
- 1			į	1	1	1			11						
-			į	1		1						ĺ		1 1	
1			i	ł		- 1					1	1		1 1	
- 1			:						11	-	1	İ			
			-	1	1										
			:	l	1	1			11		1				
		1	į	1	1		1			1	1				
		,			1	1					1			1 1	
ı				l	1						1	1			
		1	ï	1	1	1	1		1 1	- 1		ļ		, ,	







82100083


			_				ASSEMBLY PARTS		ıc	T	POINT DA		PAGI		LE CHAMOE	
		BUILD AR				_4	ASSEMBLI FARIS	, .	. 3	, 1	06-28-7	79		1	12754	-51
DIV.	+	SSEMBLY NUMBER (9	MPV. DA	#G.		BESCHIFTION		81	ATUS	STATUS BATE	\Box	EHG. 1	ev.	PALE E	MTE
860		61608023		بلها			E ASSY OVER-VOLTAGE	A	LR	EL	46-27-79		FCB1	5.A	06-21	-79
HO HO	ш	PART NUMBER	G	MANG M	rtiry U/		PART DESCRIPTION		MK.	71.9	9CO. NO. IN		. MO. OUT	8/90	99K 98	-
001		51906002		1	_				_]	
	'n	21400005	1	•		٦	CONN. 4 SKT PLUG FIG 1 NY	LOM								
002	01	51906200	į.	•	P	·c	CONT. SKT 20-14GA .130IT	STR		1						
			١.		_			_)						
003	01	95643231	į *	2		'C	LUG. Q-CUNN 22-18AWG FIG	5	P							[
904	01	15003302	5	3	F	T	WIR 1864 STRD RED 300V UL	PVC								
			:_		_	_			_]						
995	91	94277409	1	1		~	STRAP. COL TIE TYP 5 TO 5	/8	8		3					
			İ	1	1 1	- 1	0005 TOTAL LINES		1						1	
1			1	ł	1	-			İ	1						
			!))					1				ĺ		
			i			Į			1	1				l		İ
- 1			į			1			1							ĺ
l			1			-										1
- 1			į		1									l		
			!						1					ł		
			į							1						1
]			:		1 1				1					1	1	
1			•		1 1					1				ł		ł
}			:		1									l	1	
j			1	1	1	- 1								1		l
- 1			i		1 1	- [1					1		
1			1		1 1											
1			1													1
ı			:		1 1					1					1	1
			i		1					1						1
			:			-				1				Ì		l
			:		1 1	ı			1							
			:												1	
			i													i
1			!						1	1						1
			i	1						1		l				
)			:	1					1	1		1		1	1	1





		BUILD AR	ıc	104			ASSEMBLY PARTS	L	IST	T	96-28-7		PAGE 1		12754	
DIV.	1		न	60V. T	PWG.		sescurion .	-	STAT		STATUS BATE	-	PHG. 02		12/5	
160	T	61408447	_		A	C45				-		+				
9 HO	u		.0	H	ANTITY	U/M	LE ASSY OVERVOLTAGE		RE		06-27-79 80. HO. H	9CO. 180	C816	B	06-20	
			1		T				T				-			
01	91	51906002	•		1	PC	CONN, 4 SKT PLUG FIG 1 NY	LON			I		- 1			
02	•1	51906200	۰		2	PC	CONT. SKT 20-14GA .130IT	STR	P	-			- 1			
03	01	95643231			2	PC	LUG. Q-CONN 22-18AMG FIG	5			İ					
04	• 1	15003302		1	3	1	WIR 186A STRD RED 300V UL				j					
- 1			1	1	7	1	1			-]	1		- 1			
05	01	94277409	2		1	PC	STRAP. COL TIE TYP 5 TO 5	/8	•		1					
			!		1	i	0005 TOTAL LINES		П	- 1	ĺ		- 1			
			İ			1			11		į					
			-		1	1			11	- 1	1					
			!						Ш				- 1			
-			!		1					- [
			!		1				1	1			1			
			-								1		-			
				İ						- 1			i			
- 1						1				-			ł			
-		-	į		1	İ			$\ \cdot \ $	- 1			- 1			
			į			1				1			j			
			}			1			Ш	-						
										ı	1					
- 1			:						11	- 1	1					
- 1							· ·			-	1					
						1							1			
			}										ļ			
			į			1										
										1						
	- 1		-	1	1					- 1	1					1







CONTROL DA	TA S						E IDENT	SHEET	3 .		WL	OOL THEMUSOO	REV DZ
CONDUCTOR IDENT.	FIND NO	GAUGE (REF.)		LENGTH (APPROX)	o	RIGIN		ACCESS FIND NO	DESTINATIO	N	ACCE FIND N	DEMARKS	
1	10	18	5	36	P	1	7		P3	3	7	+55v	
5	30	38	2	36	P	l.	1		Р3	5	7	GROUND	
3	ı	24	0	70	P.	ı	4		BP2	3	11	GROUND	
4	2	24	5	70	P	3	4		BP 2	4	11	LINE SYNC	
5	2	24	5	55	P)	2		Rì	3		HIGH SIDE BRIGHT	NE ZZ
.	5	24	5	55	P:	.	3		Rl	1		LOW SIDE BRIGHT	EZZ
7	1	24	0	95	P	<u>.</u>	4		R3	5		WIPER BRIGHTNESS	
8	2	24	2	3 0	P).	5		892	å	11	+5V	
٩	2	24	2	70	P		8		892	5	11	VIDEO)	
10	1	24	0	70	P;).	10		BP2	1	11	GROUND STUP	
11	ı	24	0	3 0	P:	1.	30		B P2	5	11	GROUND	
75	2	24	5	10	P;	1	٩		892	6	11	FIELD SYNC	P
											1		

												-		PAGE			
		BUILD A	RC	104	,		-	ASSEMBLY PARTS	L	IS'	T	06-28-7		1	- ~	12754	
Div.	T.		CD	MEV.	_	WG.		BESCRIPTION	anc .	STA	TUS	STATUS BATE	.	BHG. MES	•. 1	MLI P	
860	1	61408033	! 1	•	1		CAR	LE ASSY. DISPLAY LOGIC	•	RE	,	06-27-79		CA164		06-28	-70
FIND HO	u	PART NUMBER		H	BUAN		U/M	PART BESCRIPTION			YLD	BCO. NO. IN	8CO. 80		5/N	WK IN	
001	01	2454830	1 1		٠	300	FŢ	WIR 24GA STRD BLK 300V UL	PVC								
902	01	2454830	3 7	'	7		FŢ	WIR 24GA STRD RED 300V UL	PVC	•							
903	01	2455233	6 0		13		PC	SLEEVE. 5/8LG INS CLR 106	A UL	8	İ						
004	01	3890530	1 8		1		PC	CONN. 10 PIN PWB MTG GOLD		P							
005	• 1	5183290	0 6		1		PC	KEY POARIZING		P							
996	01	5190600	0 8		1		PC	CONN. 2 SKT PLUG FIG 1 NY	LON	P							
007	01	5190620	1 2	2	2		PC	CONT. SKT 20-14GA .2001 T	STR	P							
009	01	5191180	1 2	2	1		PC	RES VAR COMP 100K W/O SWI	TCH	P							
010	01	1500330	2 5	5	2	700	FT	WIR 186A STRD RED 300V UL	PAĆ	۳							
011	01	9424560	2 1	1	7			CONT. SKT 22-2664 7 W/F S									
012	01		1		1			CONN HSG+ 14 CAV ZRXTSKT	_	P							
013		9427740	- 1		11			STRAP, CBL TIE TYP 1 TO 5		8							
014	-	9427740	1	1	1		1	STRAP, COL TIE TYP 5 TO 5									
015	01	5187033	7 6		1		PC	PLUG, PLZG NYLON 10/STRIP		P							
								0014 TOTAL LINES									
				ĺ													
																	1


;






		BUILD AR	c	104			ASSEMBLY PARTS	L	IS	T	89-26-7		-	-	
844		300MBLT RUSSER 10	e T	-	-		SOCCOPTION .	1 =		arvi T	STATUS BATS	1 3000 8		PN 1	
860	T	41408024	0		A	CAB	LE ASSY: LOGIC DC	A	RI		04-27-79			09-20	
***	н		•	-	THE T	W/8	PAIT SOUCHTION		=	74	R0 80 8	900 MB. 841	5/0	-	
••1	0i	51870337	•	2		PC	PLUG. PLZS NYLON 10/STRIP		P						
902 902		15003302 15003402		16 16	500	FT	WIR 1864 STRD RED 300V UL WIR 2064 STRD RED 300V UL	DAC	*		13700	13700		7940	794
••3	•i	94245607	•	26		1	CONT. SKT 10-2004 2 U/F S	TRIP	P			1			
004	02 01	\$1929465 94261896		2			CONNECTOR HOUSING CONN HSG. 14 SKT 28X7SKT	BLK	P		13700	13700		7940	794
••5	-	94277409		1	1	1	STRAP. COL TIE TYP 5 TO 5		•						
•••	•1	94277401	•	2		PC	STRAP. COL TIE TYP 1 TO 1	-3/4	•		1			Ì	
							0008 TOTAL LINES					ļ			
														ł	
															!
										l		1			
															İ
											l				
											1				İ
											1				
														İ	
														į .	
											1				


82100083 D 7-51






7-50

							ACCEMBLY BADTS		ıe	+	PRINT B	179	PAGE	PE	CHAMGE	MC C
		BUILD AR					ASSEMBLY PARTS	L	19	ı	06-28-7	79	1		12754	-51
BIV.	1		₽	■ V.	DWG.		BESCHPTION .	ex.	874	TUS	STATUS BATE		BHG. B	er.	mu :	ATE
	۲.,	ALADBOZA	0	لم	MITTY	CAB U/M	F ASSY LOGIC DC		R		06-27-79	يل	CAL		06-24	-79
	-	PAZI NUMBER			Janny -	0/8	PART BEKEPTON			479	SCO. NO. IN	8CO. MO	. OUT	\$/M		WK OUT
00}	01	51870337	6	i	2	PC	PLUE, PLZG NYLON 10/STRIP		P							
•02	01	15003302	5	10	500	FŢ	WIR 18GA STRD RED 300V UL	PVC	-							
003	•1	94245607	0	20	5	PC	CONT. SKT 18-2064 2 W/F S	TRIP	P							
•04	01	51920465	5	4	•	PC	CONNECTOR HOUSING		P							
005	•1	94277409	2	:	4	PC	STRAP. CUL TIE TYP 5 TO 5	/6	•							
••6		94277401	!		2	PC	STRAP. CBL TIE TYP 1 TO 1	-3/4	•							
••7	•1	94850711	•		001	oz	SEAL. EASTMAN CLR (910)		•							
							0007 TOTAL LINES									
	l															
1									П							
	1						,									





7-52

							ASSEMBLY PART		16	T	PRINT SA	70	PARE	PIL.	CHAMBE	100.
		BUILD AR						3 L			06-28-7	9	1		12754	-51
BIV.	1	SSEMBLY NUMBER	C9	BEV. I	wc.		BESCRIPTION		81A	TUS	STATUS BATE		DWG. REA	·	PILE I	MT9
860	ا	- A) AORAAA.	빌		MTTTY	CAB U/M	F ASSY-VIDEO OUTPUT		R		06-27-79	<u> </u>	CALGA		06-24	
	-		+-	<u> </u>	T	10/=	PAIN BESCHPHON			YL9	BCO. NO. NI	aco. mó	OUT	8/W	WK 181	
•01	01	51906207	9	Z		PC	CONT, SKT 24-1864 .1001	T STR	P							
002		5)906000	. L	1		90	CONN. 2 SKT PLUG FIG 1 N	VI 04	P				1			
i	- 1		1	_	1			1004								
•03	•1	51589702	3	1	1	PC	CONN RECPT COAX 1 PIN		P							
004	01	17649400	3	1	100	FT	CABLE R.F. 1 COND COAX S	TRO								
005	01	94277409	2	1		PC	STRAP. COL TIE TYP 5 TO	5/a								
			-	1		'		37.0								
1	Ì		!	1	1		0005 TOTAL LINES		11							
			į													
			i				Ė									
1			-													
- 1	- [- 1			
1	1		İ		ł		1									
			İ	1												
- 1	-					1										
İ				}	}				11							
			1		1											
	- 1		-	1					! !							
	- 1								11				1			
	1					1							1			
- 1			;	1												
			:		1					i						
1																
			!													
	1		1													
	1															
	- 1		:	}		1							1			

This section title page is included to maintain format compatibility with other existing manuals.

WIRE LISTS

82100083 8-1

Δ

CAUTION

Important Instructions

The Information Systems Terminal II (IST-II) has been approved by the Federal Communications Commission (FCC) as not being harmful to the telephone network when connected directly to the telephone lines. In order to fully comply with Part 68, FCC Docket 19528, the following should be read carefully and followed completely where applicable:

- The FCC rules require that all direct connection to the telephone lines must be made through standard plugs and jacks as supplied with IST-II terminals equipped with internal modems. No connection can be made to party lines or coin lines. Prior to connecting the device to the lines, you must inform the local telephone company of the installation required. You must also:
 - Call the local telephone company and inform them that you have an FCC registered device which you wish to connect to their lines. Give them the 14-digit FCC Registration Number and Ringer Equivalence Number, both of which are on the label located on the back of the terminal.
 - Inform the telephone company of the jack (connector) required for the device. Recently installed telephones are provided with the required jack.
- After the telephone company has installed the required jack, connect the terminal in the manner described in this manual.
- All repairs must be accomplish as described in the IST-II Hardware Maintenance Manual.
- If it appears that the terminal is malfunctioning, it should be disconnected from the telephone line until it can be determined if the equipment or the telephone line is the source of the trouble. If the equipment needs repair, it should not be reconnected until such repairs are made.

82100083 D A-1

- The terminal has been designed to prevent harm to the public network. If, in the case of malfunction, out of limit parameters are noted by your telephone company, service may be temporarily discontinued.
- The telephone company may make changes in its communication facilities, equipment, operations, or procedures, where such action is reasonably required in the operation of its business and is not inconsistent with the Rules and Regulations of the FCC. If such changes can be reasonably expected to render any customer's terminal equipment incompatible with the telephone company communications facilities, or require modification or alteration of such terminal equipment, or otherwise materially affect its use or performance, adequate notice will be given to allow you an opportunity to maintain uninterrupted service.

Service Requirements

In the event of equipment malfunction, check with your Control Data Corporation Sales Representative on the type of service warranty you have. Under FCC Rules, Part 68, users are not authorized to maintain their own terminals. Terminals must be maintained by Control Data maintenance personnel.

Faulty terminals should be reported to the nearest Control Data Service Center.

A-2 82100083 D

COMMENT SHEET

PUBLICATION NO.: 82100083 REVISION: D	
NAME:	A STATE OF THE STA
COMPANY:	
STREET ADDRESS:	
CITY: ZIP CODE:	

This form is not intended to be used as an order blank. Control Data Corporation welcomes your evaluation of this manual. Please indicate any errors, suggested additions or deletions, or general comments below (please include page number references).

CUT ALONG LINE

FOLD FOLD



BUSINESS REPLY MAIL

FIRST CLASS

PERMIT NO. 8241

MINNEAPOLIS, MINN.

POSTAGE WILL BE PAID BY

CONTROL DATA CORPORATION

Technical Publications Department
2401 North Fairview Avenue

St. Paul, Minnesota 55113



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

FOLD

FOLD

