




commodore semiconductor group

**NMOS
CMOS
LCD**



1981 Component Data Catalog

commodore semiconductor group
Valley Forge Corp. Center
950 Rittenhouse Rd.
Norristown, PA 19403
(215) 666-7950

Contents

Section 1

Numerical and Functional Indexes Replacement Part Cross Listings

Section 2

NMOS

Section 3

CMOS

Section 4

LCD

Section 5

Packaging and Reliability Information Sales Offices



NMOS
CMOS
LCD


Component
Data
Catalog
1981



Section 1

Numerical and Functional Indexes

Replacement Part Cross Listings





NUMERICAL AND FUNCTIONAL INDEX

NUMERICAL INDEX

| | |
|--|-------|
| 2114 Static RAM (1024 × 4) | 2-102 |
| 2316 Static ROM (2048 × 8) | 2-106 |
| 2332 Static ROM (4096 × 8) | 2-109 |
| 2364 Static ROM (8192 × 8) | 2-112 |
| 6500 | 2-1 |
| 6500/1 One-Chip, 8-Bit Microcomputer | 2-15 |
| 6502 Microprocessor | 2-11 |
| 6503 Microprocessor | 2-11 |
| 6504 Microprocessor | 2-11 |
| 6505 Microprocessor | 2-12 |
| 6506 Microprocessor | 2-12 |
| 6507 Microprocessor | 2-12 |
| 6508 Microprocessor | 2-18 |
| 6512 Microprocessor | 2-13 |
| 6513 Microprocessor | 2-13 |
| 6514 Microprocessor | 2-14 |
| 6515 Microprocessor | 2-14 |
| 6520 Peripheral Adapter | 2-27 |
| 6522 Versatile Interface Adapter (VIA) | 2-35 |
| 6523 Tri-Port Interface | 2-48 |
| 6525 Tri-Port Interface | 2-53 |
| 6530 Memory-I/O-Timer Array | 2-61 |
| 6532 Memory-I/O-Timer Array | 2-67 |
| 6560 Video Interface Chip (VIC) | 2-73 |
| 6561 Video Interface Chip (VIC) | 2-73 |
| 6562 Video Interface Chip (VIC) | 2-86 |
| 6563 Video Interface Chip (VIC) | 2-86 |
| 65245 Octal Bus Transceiver with 3-State Outputs | 2-100 |

FUNCTIONAL INDEX

Microprocessors

| | |
|--------------------------------------|------|
| 6500 | 2-1 |
| 6500/1 One-Chip, 8-Bit Microcomputer | 2-15 |
| 6502 Microprocessor | 2-11 |
| 6503 Microprocessor | 2-11 |
| 6504 Microprocessor | 2-11 |
| 6505 Microprocessor | 2-12 |
| 6506 Microprocessor | 2-12 |
| 6507 Microprocessor | 2-12 |
| 6508 Microprocessor | 2-18 |
| 6512 Microprocessor | 2-13 |
| 6513 Microprocessor | 2-13 |
| 6514 Microprocessor | 2-14 |
| 6515 Microprocessor | 2-14 |

Peripheral Devices

| | |
|--|-------|
| 6520 Peripheral Adapter | 2-27 |
| 6522 Versatile Interface Adapter (VIA) | 2-35 |
| 6523 Tri-Port Interface | 2-48 |
| 6525 Tri-Port Interface | 2-53 |
| 6530 Memory-I/O-Timer Array | 2-61 |
| 6532 Memory-I/O-Timer Array | 2-67 |
| 6560 Video Interface Chip (VIC) | 2-73 |
| 6561 Video Interface Chip (VIC) | 2-73 |
| 6562 Video Interface Chip (VIC) | 2-86 |
| 6563 Video Interface Chip (VIC) | 2-86 |
| 65245 Octal Bus Transceiver with 3-State Outputs | 2-100 |

NUMERICAL AND FUNCTIONAL INDEX

Random Access Memories

2114 Static RAM (1024 × 4)2-102

Read-Only Memories

2316 Static ROM (2048 × 8)2-106

2332 Static ROM (4096 × 8)2-109

2364 Static ROM (8192 × 8)2-112

PRODUCT CROSS REFERENCE GUIDE

| STATIC RAM | |
|----------------|-----------------------|
| PART NUMBER | REPLACE WITH |
| AMD | MOS Technology |
| AM9114BPC | MPS2114-45 |
| AM9114BDC | MCS2114-45 |
| AM91L14BPC | MPS2114L-45 |
| AM91L14BDC | MCS2114L-45 |
| AM9114CPC | MPS2114-30 |
| AM9114CDC | MCS2114-30 |
| AM91L14CPC | MPS2114L-30 |
| AM91L14CDC | MCS2114L-30 |
| AM9114EPC | MPS2114-20 |
| AM9114EDC | MCS2114-20 |
| AMI | MOS Technology |
| S2114-3 | MPS2114-30 |
| S2114L-3 | MPS2114L-30 |
| S2114-2 | MPS2114-20 |
| S2114L-2 | MPS2114L-20 |
| EMM | MOS Technology |
| 2114UCB | MPS2114-45 |
| 2114UCA | MCS2114-45 |
| L2114UCB | MPS2114L-45 |
| L2114UCA | MCS2114L-45 |
| 2114-3CB | MPS2114-30 |
| 2114-3CA | MCS2114-30 |
| L2114-3CB | MPS2114L-30 |
| L2114-3CA | MCS2114L-30 |
| 2114-2CB | MPS2114-20 |
| 2114-2CA | MCS2114-20 |
| L2114-2CB | MPS2114L-20 |
| L2114-2CA | MCS2114L-20 |
| Fujitsu | MOS Technology |
| MB8114N | MPS2114-30 |
| MB8114NL | MPS2114L-30 |
| MB8114E | MPS2114-20 |
| MB8114EL | MPS2114L-20 |
| Hitachi | MOS Technology |
| HM472114-4 | MCS2114L-45 |
| Intel | MOS Technology |
| P2114 | MPS2114-45 |
| C2114 | MCS2114-45 |
| P2114L | MPS2114L-45 |
| C2114L | MCS2114L-45 |
| P2114-3 | MPS2114-30 |
| C2114-3 | MCS2114-30 |
| P2114L-3 | MPS2114L-30 |
| C2114L-3 | MCS2114L-30 |
| P2114-2 | MPS2114-20 |
| C2114-2 | MCS2114-20 |
| P2114L-2 | MPS2114L-20 |
| C2114L-2 | MCS2114L-20 |

| PART NUMBER | REPLACE WITH |
|-----------------|-----------------------|
| Intersil | MOS Technology |
| P2114 | MPS2114-45 |
| P2114L | MPS2114L-45 |
| P21143 | MPS2114-30 |
| P2114L3 | MPS2114L-30 |
| P21142 | MPS2114-20 |
| P2114L2 | MPS2114L-20 |
| Motorola | MOS Technology |
| MCM2114P-45 | MPS2114-45 |
| MCM2114C-45 | MCS2114-45 |
| MCM21L14P-45 | MPS2114L-45 |
| MCM21L14C-45 | MCS2114L-45 |
| MCM2114P-30 | MPS2114-30 |
| MCM2114C-30 | MCS2114-30 |
| MCM21L14P-30 | MPS2114L-30 |
| MCM21L14C-30 | MCS2114L-30 |
| MCM2114P-20 | MPS2114-20 |
| MCM2114C-20 | MCS2114-20 |
| MCM21L14P-20 | MPS2114L-20 |
| MCM21L14C-20 | MCS2114L-20 |
| T.I. | MOS Technology |
| TMS4045-45NL | MPS2114-45 |
| TMS4045-45JL | MCS2114-45 |
| TMS40L45-45NL | MPS2114L-45 |
| TMS40L45-45JL | MCS2114L-45 |
| TMS4045-30NL | MPS2114-30 |
| TMS4045-30JL | MCS2114-30 |
| TMS40L45-30NL | MPS2114L-30 |
| TMS40L45-30JL | MCS2114L-30 |
| TMS4045-20NL | MPS2114-20 |
| TMS4045-20JL | MCS2114-20 |
| ROM | |
| AMD | MOS Technology |
| AM9217BPC | MPS2316 |
| AM9217BDC | MCS2316 |
| AM9232BPC | MPS2332 |
| AM9232BDC | MCS2332 |
| AMI | MOS Technology |
| S68316A | MPS2316 |
| S68332 | MPS2332 |
| EA | MOS Technology |
| EA2316B | MPS2316 |
| EA2332 | MPS2332 |
| G.I. | MOS Technology |
| RO-3-9316B | MPS2316 |
| RO-3-9332B | MPS2332 |
| Intel | MOS Technology |
| P2316B | MPS2316 |
| C2316B | MCS2316 |

| PART NUMBER | REPLACE WITH |
|------------------------|-----------------------|
| Intel | MOS Technology |
| P2332 | MPS2332 |
| C2332 | MCS2332 |
| Motorola | MOS Technology |
| MCM68316B | MPS2316 |
| MCM68332 | MPS2332 |
| National | MOS Technology |
| MM2316B | MPS2316 |
| MM52132 | MPS2332 |
| MM52164 | MPS2364 |
| NEC | MOS Technology |
| UPD2316B | MPS2316 |
| UPD2332 | MPS2332 |
| UPD2364 | MPS2364 |
| Signetics | MOS Technology |
| 2632N | MPS2332 |
| 2664N | MPS2364 |
| T.I. | MOS Technology |
| TMS4732NL | MPS2332 |
| TMS4732JL | MCS2332 |
| TMS4764NL | MPS2364 |
| TMS4764JL | MCS2364 |
| Mostek | MOS Technology |
| MK31000N-3 | MCS2316 |
| MK31000P-3 | MPS2316 |
| MK36000P-5 | MPS2364 |
| MK36000N-5 | MCS2364 |
| MICROPROCESSORS | |
| Synertek | MOS Technology |
| SYP = Plastic | MPS = Plastic |
| SYC = Ceramic | MCS = Ceramic |
| SYP/C6502 | MPS/CS6502 |
| SYP/C6503 | MPS/CS6503 |
| SYP/C6504 | MPS/CS6504 |
| SYC/C6505 | MPS/CS6505 |
| SYP/C6506 | MPS/CS6506 |
| SYP/C6507 | MPS/CS6507 |
| SYP/C6512 | MPS/CS6512 |
| SYP/C6513 | MPS/CS6513 |
| SYP/C6514 | MPS/CS6514 |
| SYP/C6515 | MPS/CS6515 |
| A = 2MHz | A = 2MHz |
| B = 3MHz | B = 3MHz |
| SYP/C6502A | MPS/CS6502A |
| SYP/C6502B | MPS/CS6502B |
| SYP/C6503A | MPS/CS6503A |
| SYP/C6503B | MPS/CS6503B |
| SYP/C6504A | MPS/CS6504A |

PRODUCT CROSS REFERENCE GUIDE


| MICROPROCESSORS (CONT.) | |
|--------------------------------|-----------------------|
| PART NUMBER | REPLACE WITH |
| Synertek | MOS Technology |
| SYP/C6504B | MPS/CS6504B |
| SYP/C6505A | MPS/CS6505A |
| SYP/C6505B | MPS/CS6505B |
| SYP/C6506A | MPS/CS6506A |
| SYP/C6506B | MPS/CS6506B |
| SYP/C6507A | MPS/CS6507A |
| SYP/C6507B | MPS/CS6507B |
| SYP/C6512A | MPS/CS6512A |
| SYP/C6512B | MPS/CS6512B |
| SYP/C6513A | MPS/CS6513A |
| SYP/C6513B | MPS/CS6513B |
| SYP/C6514A | MPS/CS6514A |
| SYP/C6514B | MPS/CS6514B |
| SYP/C6515A | MPS/CS6515A |
| SYP/C6515B | MPS/CS6515B |
| SYP6520 | MPS6520 |
| SYP6520A | MPS6520A |
| SYC6520 | MCS6520 |
| SYC6520A | MCS6520A |
| SYP6522 | MPS6522 |
| SYP6522A | MPS6522A |
| SYC6522 | MCS6522 |
| SYC6522A | MCS6522A |
| SYP6530 | MPS6530 |
| SYC6530 | MCS6530 |
| SYP6532 | MPS6532 |
| SYP6532A | MPS6532A |
| SYC6532 | MCS6532 |
| SYC6532A | MCS6532A |

| PART NUMBER | REPLACE WITH |
|--------------------|-----------------------|
| Rockwell | MOS Technology |
| R6502P | MPS6502 |
| R6502AP | MPS6502A |
| R6502C | MCS6502 |
| R6502AC | MCS6502A |
| R6503P | MPS6503 |
| R6503AP | MPS6503A |
| R6503AC | MCS6503A |
| R6504P | MPS6504 |
| R6504AP | MPS6504A |
| R6504C | MCS6504 |
| R6504AC | MCS6504A |
| R6505P | MPS6505 |
| R6505AP | MPS6505A |
| R6505C | MCS6505 |
| R6505AC | MCS6505A |
| R6506P | MPS6506 |
| R6506AP | MPS6506A |
| R6506C | MCS6506 |
| R6506AC | MCS6506A |
| R6507P | MPS6507 |
| R6507AP | MPS6507A |
| R6507C | MCS6507 |
| R6507AC | MCS6507A |
| R6512P | MPS6512 |
| R6512AP | MPS6512A |
| R6512C | MCS6512 |
| R6512AC | MCS6512A |
| R6513P | MPS6513 |
| R6513AP | MPS6513A |
| R6513C | MCS6513 |
| R6513AC | MCS6513A |

| PART NUMBER | REPLACE WITH |
|--------------------|-----------------------|
| Rockwell | MOS Technology |
| R6514P | MPS6514 |
| R6514AP | MPS6514A |
| R6514C | MCS6514 |
| R6514AC | MCS6514A |
| R6515P | MPS6515 |
| R6515AP | MPS6515A |
| R6515C | MCS6515 |
| R6515AC | MCS6515A |
| R6520P | MPS6520 |
| R6520AP | MPS6520A |
| R6520C | MCS6520 |
| R6520AC | MCS6520A |
| R6522P | MPS6522 |
| R6522AP | MPS6522A |
| R6522C | MCS6522 |
| R6522AC | MCS6522A |
| R6530P | MPS6530 |
| R6530C | MCS6530 |
| R6532P | MPS6532 |
| R6532AP | MPS6532A |
| R6532C | MCS6532 |
| R6532AC | MCS6532A |
| R6500/IP | MPS6500/I |
| R6500/IAP | MPS6500/IA |
| R6500/IC | MCS6500/I |
| R6500/IAC | MCS6500/IA |

Section 2

NMOS





6500 Microprocessors

- Single +5V Supply
- N-Channel, Silicon-Gate, Depletion-Load Technology
- 8-Bit Parallel Processing
- 56 Instructions
- Decimal and Binary Arithmetic
- 13 Addressing Modes
- Programmable Stack Pointer and Variable-Length Stack
- Usable With Any Type or Speed Memory
- 1 or 2 MHz Operation
- Pipelined Architecture

DESCRIPTION

The 6500 Series microprocessors represent the first totally software-compatible microprocessor family. This family of products includes a range of software-compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the 6500 group are software-compatible within the group and are bus compatible with the M6800 product offering.

The family includes five microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high-performance, low-cost applications where single-phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for multi-processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz and 2 MHz ("A" suffix on product numbers) maximum operating frequencies.

MEMBERS OF THE FAMILY

| Part Numbers | | Clocks | Pins | $\overline{\text{IRQ}}$ | $\overline{\text{NMI}}$ | RDY | Addressing |
|--------------|---------|----------|------|-------------------------|-------------------------|-----|------------|
| Plastic | Ceramic | | | | | | |
| MPS6502 | MCS6502 | On-Chip | 40 | ✓ | ✓ | ✓ | 16 (64 K) |
| MPS6503 | MCS6503 | " | 28 | ✓ | ✓ | | 12 (4 K) |
| MPS6504 | MCS6504 | " | 28 | ✓ | | | 13 (8 K) |
| MPS6505 | MCS6505 | " | 28 | ✓ | | ✓ | 12 (4 K) |
| MPS6506 | MCS6506 | " | 28 | ✓ | | | 12 (4 K) |
| MPS6507 | MCS6507 | " | 28 | | | ✓ | 13 (8 K) |
| MPS6512 | MCS6512 | External | 40 | ✓ | ✓ | ✓ | 16 (64 K) |
| MPS6513 | MCS6513 | " | 28 | ✓ | ✓ | | 12 (4 K) |
| MPS6514 | MCS6514 | " | 28 | ✓ | | | 13 (8 K) |
| MPS6515 | MCS6515 | " | 28 | ✓ | | ✓ | 12 (4 K) |

PIN FUNCTIONS

Clocks (Φ1 and Φ2)

The 651X requires a two-phase, non-overlapping clock that runs at the V_{CC} voltage level.

The 650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Details of this feature are discussed in the 6502 portion of this data sheet.

Address Bus (A0-A15)

(See sections on each processor for respective address lines on those devices.)

These outputs are TTL-compatible, capable of driving one standard TTL load and 130pF.

Data Bus (D0-D7)

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are three-state buffers capable of driving one standard TTL load and 130pF.

Data Bus Enable (DBE)

This TTL-compatible input allows external control of the three-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation, DBE would be driven by the phase two (Φ2) clock, thus allowing data input from microprocessor only during Φ2. During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low.

Ready (RDY)

This input signal allows the user to single-cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one ($\Phi 1$) will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two ($\Phi 2$) in which the Ready signal is low. This feature allows microprocessor interfacing with low-speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If Ready is low during a write cycle, it is ignored until the following read operation.

Interrupt Request ($\overline{\text{IRQ}}$)

This TTL-compatible signal requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3\text{K}\Omega$ external resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt ($\overline{\text{NMI}}$)

A negative-going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

$\overline{\text{NMI}}$ is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for $\overline{\text{IRQ}}$ will be performed, regardless of the state of the interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

$\overline{\text{NMI}}$ also requires an external $3\text{K}\Omega$ resistor to V_{CC} for proper wire-OR operations.

Inputs $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ are hardware interrupts lines that are sampled during $\Phi 2$ and will begin the appropriate interrupt routine on the $\Phi 1$ following the completion of the current instruction.

Set Overflow Flag (S.O.)

A NEGATIVE-going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of $\Phi 1$.

SYNC

This output line is provided to identify those cycles during which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during $\Phi 1$ of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the $\Phi 1$ clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

Reset


This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from memory vector locations FFFC and FFFD. This is the start location for program control.

After V_{CC} reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and (SYNC) signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

INTERNAL ARCHITECTURE



NOTES

1. Clock Generator is not included on 6512,13,14,15
2. Addressing Capability and control options vary with each of the 6500 Products.

INSTRUCTION SET—ALPHABETICAL SEQUENCE

ADC Add Memory to Accumulator with Carry
 AND "AND" Memory with Accumulator
 ASL Shift left One Bit (Memory or Accumulator)

 BCC Branch on Carry Clear
 BCS Branch on Carry Set
 BEQ Branch on Result Zero
 BIT Test Bits in Memory with Accumulator
 BMI Branch on Result Minus
 BNE Branch on Result not Zero
 BPL Branch on Result Plus
 BRK Force Break
 BVC Branch on Overflow Clear
 BVS Branch on Overflow Set

 CLC Clear Carry Flag
 CLD Clear Decimal Mode
 CLI Clear Interrupt Disable Bit
 CLV Clear Overflow Flag
 CMP Compare Memory and Accumulator
 CPX Compare Memory and Index X
 CPY Compare Memory and Index Y

 DEC Decrement Memory by One
 DEX Decrement Index X by One
 DEY Decrement Index Y by One

 EOR "Exclusive-or" Memory with Accumulator

 INC Increment Memory by One
 INX Increment Index by One
 INY Increment Index Y by One

 JMP Jump to New Location
 JSR Jump to New Location Saving Return Address

 LDA Load Accumulator with Memory
 LDX Load Index X with Memory
 LDY Load Index Y with Memory
 LSR Shift One Bit Right (Memory or Accumulator)

 NOP No Operation

 ORA "OR" Memory with Accumulator

 PHA Push Accumulator on Stack
 PHP Push Processor Status on Stack

PLA Pull Accumulator from Stack
 PLP Pull Processor Status from Stack

 ROL Rotate One Bit Left (Memory or Accumulator)
 ROR Rotate One Bit Right (Memory or Accumulator)
 RTI Return from Interrupt
 RTS Return from Subroutine

 SBC Subtract Memory from Accumulator with Borrow
 SEC Set Carry Flag
 SED Set Decimal Mode
 SEI Set Interrupt Disable Status
 STA Store Accumulator in Memory
 STX Store Index X in Memory
 STY Store Index Y in Memory

 TAX Transfer Accumulator to Index X
 TAY Transfer Accumulator to Index Y
 TSX Transfer Stack Pointer to Index X
 TXA Transfer Index X to Accumulator
 TXS Transfer Index X to Stack Pointer
 TYA Transfer Index Y to Accumulator

ADDRESSING MODES

Accumulator Addressing. This form of addressing is represented with a one-byte instruction, implying an operation on the accumulator.

Immediate Addressing. In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

Absolute Addressing. In absolute addressing, the second byte of the instruction specifies the eight low-order bits of the effective address while the third byte specifies the eight high-order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

Zero Page Addressing. The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high-address byte. Careful use of the zero page can result in significant increase in code efficiency.

Indexed Zero Page Addressing. (X, Y indexing)— This form of addressing is used in conjunction with the index register and is referred to as “Zero Page, X” or “Zero Page, Y”. The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of “Zero Page” addressing, the content of the second byte references a location in page zero. Additionally due to the “Zero Page” addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

Indexed Absolute Addressing. (X, Y indexing)— This form of addressing is used in conjunction with X and Y index register and is referred to as “Absolute, X”, and “Absolute, Y”. The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

Implied Addressing. In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

Relative Addressing. Relative addressing is used only with branch instructions and establishes a destination for the conditional branch. The second byte of the instruction becomes the operand which is an offset added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to $+127$ bytes from the next instruction.

Indexed Indirect Addressing. In indexed indirect addressing (referred to as Indirect, X), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low-

order eight bits of the effective address. The next memory location in page zero contains the high-order eight bits of the effective address. Both memory locations specifying the high and low-order bytes of the effective address must be in page zero.

Indirect Indexed Addressing. In indirect indexed addressing (referred to as Indirect, Y), the second byte of the instruction points to a memory location in page zero. The contents on this memory location is added to the contents of the Y index register, the result being the low-order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high-order eight bits of the effective address.

Absolute Indirect. The second byte of the instruction contains the low-order eight bits of a memory location. The high-order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low-order byte of the effective address. The next memory location contains the high-order byte of the effective address which is loaded into the 16-bit program counter.

ABSOLUTE MAXIMUM RATINGS


| Rating | Symbol | Value | Unit |
|-----------------------|-----------|------------------|-------------|
| Supply Voltage | V_{CC} | -0.3 to $+7.0$ | Vdc |
| Input Voltage | V_{IN} | -0.3 to $+7.0$ | Vdc |
| Operating Temperature | T_A | 0 to $+70$ | $^{\circ}C$ |
| Storage Temperature | T_{STG} | -55 to $+150$ | $^{\circ}C$ |

CAUTION


This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$, $T_A = 25^\circ C$) θ_1, θ_2 applies to 6512, 13, 14, 15, θ_0 (in) applies to MCS6502, 03, 04, 05 and 06


| Symbol | Parameter | Min | Typ | Max | Unit | Test Condition |
|---------------------|---------------------------------------|----------------------------------|-----|----------------------------------|-------------------------------|--|
| V_{IH} | Input High Voltage | $V_{SS} + 2.4$ $V_{CC} - 0.2$ | | V_{CC} $V_{CC} + 0.25$ | Vdc | Logic, θ_0 (in) θ_1, θ_2 |
| V_{IL} | Input Low Voltage | $V_{SS} - 0.3$ $V_{SS} - 0.3$ | | $V_{SS} + 0.4$ $V_{SS} + 0.2$ | Vdc | Logic, θ_0 (in) θ_1, θ_2 |
| V_{IHT} | Input High Threshold Voltage | $V_{SS} + 2.0$ | | | Vdc | \overline{RES} , \overline{NMI} , RDY, \overline{IRQ} , Data, S.O. |
| V_{ILT} | Input Low Threshold Voltage | | | $V_{SS} + 0.8$ | Vdc | \overline{RES} , \overline{NMI} , RDY, \overline{IRQ} , Data, S.O. |
| I_{IN} | Input Leakage Current | | | 2.5 100 10.0 | μA μA μA | ($V_{IN} = 0$ to $5.25V$, $V_{CC} = 0$) Logic (Excl. RDY, S.O.) θ_1, θ_2 θ_0 (in) |
| I_{TSI} | Three-State (Off State) Input Current | | | 10 | μA | ($V_{IN} = 0.4$ to $2.4V$, $V_{CC} = 5.25V$) Data Lines |
| V_{OH} | Output High Voltage | $V_{SS} + 2.4$ | | | Vdc | ($I_{LOAD} = -100\mu A$, $V_{CC} = 4.75V$) SYNC, Data, A0-A15, R/W |
| V_{OL} | Output Low Voltage | | | $V_{SS} + 0.4$ | Vdc | ($I_{LOAD} = 1.6mA$, $V_{CC} = 4.75V$) SYNC, Data, A0-A15, R/W |
| P_D | Power Dissipation | | .25 | .70 | W | |
| C | Capacitance | | | | pF | ($V_{IN} = 0$, $T_A = 25^\circ C$, $f = 1MHz$) |
| C_{IN} | | | | 10 15 | | Logic Data |
| C_{OUT} | | | | 12 | | A0-A15, R/W, SYNC |
| C_{θ_0} (in) | | | 30 | 50 | | θ_0 (in) |
| C_{θ_1} | | | 50 | 50 | | θ_1 |
| C_{θ_2} | | | 50 | 80 | | θ_2 |

NOTE \overline{IRQ} and \overline{NMI} require 3K pull-up resistors.**CLOCK TIMING—6502, 03, 04, 05, 06**


CLOCK TIMING— 6512, 13, 14, 15



TIMING FOR READING DATA FROM MEMORY OR PERIPHERALS



TIMING FOR WRITING DATA TO MEMORY OR PERIPHERALS



NOTE

REF. means Reference Points on clocks.

1 MHz TIMING

CLOCK TIMING— 6512, 13, 14, 15

| Symbol | Characteristic | Min | Typ | Max | Unit |
|------------------------------|---|------------------------------------|-----|-----|------|
| T_{CYC} | Cycle Time | 1000 | | | nsec |
| PWH ϕ_1 PWH ϕ_2 | Clock Pulse Width (Measured at $V_{CC} - 0.2$ V) | ϕ_1 ϕ_2 430 470 | | | nsec |
| T_F | Fall Time (Measured from 0.2 V to $V_{CC} - 0.2$ V) | | | 25 | nsec |
| T_D | Delay Time Between Clocks (Measured at 0.2 V) | 0 | | | nsec |

CLOCK TIMING— 6502, 03, 04, 05, 06

| Symbol | Characteristic | Min | Typ | Max | Unit |
|---------------------------|---|----------------------|-----|----------------------|------|
| T_{CYC} | Cycle Time | 1000 | | | ns |
| PWH ϕ_o | ϕ_o (IN) Pulse Width (measured at 1.5 V) | 460 | | 520 | ns |
| TR ϕ_o , TF ϕ_o | ϕ_o (IN) Rise, Fall Time | | | 10 | ns |
| T_D | Delay Time Between Clocks (measured at 1.5 V) | 5 | | | ns |
| PWH ϕ_1 | ϕ_1 (OUT) Pulse Width (measured at 1.5 V) | PWH $\phi_{oL} - 20$ | | PWH ϕ_{oL} | ns |
| PWH ϕ_2 | ϕ_1 (OUT) Pulse Width (measured at 1.5 V) | PWH $\phi_{oH} - 40$ | | PWH $\phi_{oH} - 10$ | ns |
| T_R , T_F | ϕ_1 (OUT), ϕ_2 (OUT) Rise, Fall Time (measured .8 V to 2.0 V) (Load = 30pF + 1 TTL) | | | 25 | ns |

READ/WRITE TIMING

| Symbol | Characteristic | Min | Typ | Max | Unit |
|------------|------------------------------------|-----|-----|-----|------|
| T_{RWS} | Read/Write Setup Time From MCS6500 | | 100 | 300 | ns |
| T_{ADS} | Address Setup Time From MCS6500 | | 100 | 300 | ns |
| T_{ACC} | Memory Read Access Time | | | 575 | ns |
| T_{DSU} | Data Stability Time Period | 100 | | | ns |
| T_{HR} | Data Hold Time – Read | 10 | | | ns |
| T_{HW} | Data Hold Time – Write | 30 | 60 | | ns |
| T_{MDS} | Data Setup Time From MCS6500 | | 150 | 200 | ns |
| T_{RDY} | RDY, S.O. Setup Time | 100 | | | ns |
| T_{SYNC} | SYNC Setup Time From MCS6500 | | | 350 | ns |
| T_{HA} | Address Hold Time | 30 | 60 | | ns |
| T_{HRW} | R/W Hold Time | 30 | 60 | | ns |

2 MHz TIMING

CLOCK TIMING— 6512, 13, 14, 15, 16

| Symbol | Characteristic | Min | Typ | Max | Unit |
|------------------------------|---|------------------------------------|-----|-----|------|
| T_{CYC} | Cycle Time | 500 | | | nsec |
| PWH ϕ_1 PWH ϕ_2 | Clock Pulse Width (Measured at $V_{CC} - 0.2$ V) | ϕ_1 ϕ_2 215 235 | | | nsec |
| T_F | Fall Time (Measured from 0.2 V to $V_{CC} - 0.2$ V) | | | 12 | nsec |
| T_D | Delay Time Between Clocks (Measured at 0.2 V) | 0 | | | nsec |

CLOCK TIMING— 6502, 03, 04, 05, 06

| Symbol | Characteristic | Min | Typ | Max | Unit |
|---------------------------|---|----------------------|-----|----------------------|------|
| T_{CYC} | Cycle Time | 500 | | | ns |
| PWH ϕ_0 | ϕ_0 (IN) Pulse Width (measured at 1.5 V) | 240 | | 260 | ns |
| TR ϕ_0 , TF ϕ_0 | ϕ_0 (IN) Rise, Fall Time | | | 10 | ns |
| T_D | Delay Time Between Clocks (measured at 1.5 V) | 5 | | | ns |
| PWH ϕ_1 | ϕ_1 (OUT) Pulse Width (measured at 1.5 V) | PWH $\phi_{oL} - 20$ | | PWH ϕ_{oL} | ns |
| PWH ϕ_2 | ϕ_2 (OUT) Pulse Width (measured at 1.5 V) | PWH $\phi_{oH} - 40$ | | PWH $\phi_{oH} - 10$ | ns |
| T_R , T_F | ϕ_1 (OUT), ϕ_2 (OUT) Rise, Fall Time (measured .8 V to 2.0 V) (Load = 30pF + 1 TTL) | | | 25 | ns |

READ/WRITE TIMING

| Symbol | Characteristic | Min | Typ | Max | Unit |
|------------|----------------------------------|-----|-----|-----|------|
| T_{RWS} | Read/Write Setup Time From 6500A | | 100 | 150 | ns |
| T_{ADS} | Address Setup Time From 6500A | | 100 | 150 | ns |
| T_{ACC} | Memory Read Access Time | | | 300 | ns |
| T_{DSU} | Data Stability Time Period | 50 | | | ns |
| T_{HR} | Data Hold Time – Read | 10 | | | ns |
| T_{HW} | Data Hold Time – Write | 30 | 60 | | ns |
| T_{MDS} | Data Setup Time From 6500A | | 75 | 100 | ns |
| T_{RDY} | RDY, S.O. Setup Time | 50 | | | ns |
| T_{SYNC} | SYNC Setup Time From 6500A | | | 175 | ns |
| T_{HA} | Address Hold Time | 30 | 60 | | ns |
| T_{HRW} | R/W Hold Time | 30 | 60 | | ns |

SPECIFIC VERSION FEATURES

(40 Pin Package)

6502

| | | | |
|----------------------|----|----|----------------------|
| V _{ss} | 1 | 40 | RES |
| RDY | 2 | 39 | Ø ₂ (OUT) |
| Ø ₁ (OUT) | 3 | 38 | S.O. |
| IRQ | 4 | 37 | Ø ₀ (IN) |
| N.C. | 5 | 36 | N.C. |
| NMI | 6 | 35 | N.C. |
| SYNC | 7 | 34 | R/W |
| V _{cc} | 8 | 33 | DB0 |
| AB0 | 9 | 32 | DB1 |
| AB1 | 10 | 31 | DB2 |
| AB2 | 11 | 30 | DB3 |
| AB3 | 12 | 29 | DB4 |
| AB4 | 13 | 28 | DB5 |
| AB5 | 14 | 27 | DB6 |
| AB6 | 15 | 26 | DB7 |
| AB7 | 16 | 25 | AB15 |
| AB8 | 17 | 24 | AB14 |
| AB9 | 18 | 23 | AB13 |
| AB10 | 19 | 22 | AB12 |
| AB11 | 20 | 21 | V _{ss} |

FEATURES

- 65K Addressable Bytes of Memory
- **IRQ** Interrupt
- **NMI** Interrupt
- **On-the-chip Clock**
 - ✓ TTL Level Single Phase Input
 - ✓ RC Time Base Input
 - ✓ Crystal Time Base Input
- **SYNC** Signal
(can be used for single instruction execution)
- **RDY** Signal
(can be used for single cycle execution)
- Two Phase Output Clock for Timing of Support Chips

(28 Pin Package)

6503

| | | | |
|-----------------|----|----|----------------------|
| RES | 1 | 28 | Ø ₂ (OUT) |
| V _{ss} | 2 | 27 | Ø ₀ (IN) |
| IRQ | 3 | 26 | R/W |
| NMI | 4 | 25 | DB0 |
| V _{cc} | 5 | 24 | DB1 |
| AB0 | 6 | 23 | DB2 |
| AB1 | 7 | 22 | DB3 |
| AB2 | 8 | 21 | DB4 |
| AB3 | 9 | 20 | DB5 |
| AB4 | 10 | 19 | DB6 |
| AB5 | 11 | 18 | DB7 |
| AB6 | 12 | 17 | AB11 |
| AB7 | 13 | 16 | AB10 |
| AB8 | 14 | 15 | AB9 |

FEATURES

- 4K Addressable Bytes of Memory (AB00-AB11)
- **On-the-chip Clock**
- **IRQ** Interrupt
- **NMI** Interrupt
- 8 Bit Bi-Directional Data Bus

(28 Pin Package)

6504


| | | | |
|-----------------|----|----|----------------------|
| RES | 1 | 28 | Ø ₂ (OUT) |
| V _{ss} | 2 | 27 | Ø ₀ (IN) |
| IRQ | 3 | 26 | R/W |
| V _{cc} | 4 | 25 | DB0 |
| AB0 | 5 | 24 | DB1 |
| AB1 | 6 | 23 | DB2 |
| AB2 | 7 | 22 | DB3 |
| AB3 | 8 | 21 | DB4 |
| AB4 | 9 | 20 | DB5 |
| AB5 | 10 | 19 | DB6 |
| AB6 | 11 | 18 | DB7 |
| AB7 | 12 | 17 | AB12 |
| AB8 | 13 | 16 | AB11 |
| AB9 | 14 | 15 | AB10 |

FEATURES

- 8K Addressable Bytes of Memory (AB00-AB12)
- **On-the-chip Clock**
- **IRQ** Interrupt
- 8 Bit Bi-Directional Data Bus

SPECIFIC VERSION FEATURES


(28 Pin Package)



FEATURES

- 4K Addressable Bytes of Memory (AB00–AB11)
- On-the-chip Clock
- IRQ Interrupt
- RDY Signal
- 8 Bit Bi-Directional Data Bus


(28 Pin Package)



FEATURES

- 4K Addressable Bytes of Memory (AB00–AB11)
- On-the-chip Clock
- IRQ Interrupt
- Two phases off
- 8 Bit Bi-Directional Data Bus

(28 Pin Package)



FEATURES

- 8K Addressable Bytes of Memory (A0–A12)
- On-the-chip Clock
- RDY Signal
- 8 Bit Bi-Directional Data Bus

SPECIFIC VERSION FEATURES

(40 Pin Package)

6512

| | | | |
|-------------------------|----|----|----------------------|
| V _{ss} | 1 | 40 | RES |
| RDY | 2 | 39 | Ø ₂ (OUT) |
| Ø ₁ | 3 | 38 | S.O. |
| $\overline{\text{IRQ}}$ | 4 | 37 | Ø ₂ |
| V _{ss} | 5 | 36 | DBE |
| NMI | 6 | 35 | N.C |
| SYNC | 7 | 34 | R/W |
| V _{cc} | 8 | 33 | DB0 |
| AB0 | 9 | 32 | DB1 |
| AB1 | 10 | 31 | DB2 |
| AB2 | 11 | 30 | DB3 |
| AB3 | 12 | 29 | DB4 |
| AB4 | 13 | 28 | DB5 |
| AB5 | 14 | 27 | DB6 |
| AB6 | 15 | 26 | DB7 |
| AB7 | 16 | 25 | AB15 |
| AB8 | 17 | 24 | AB14 |
| AB9 | 18 | 23 | AB13 |
| AB10 | 19 | 22 | AB12 |
| AB11 | 20 | 21 | V _{ss} |

FEATURES

- 65K Addressable Bytes of Memory
- $\overline{\text{IRQ}}$ Interrupt
- $\overline{\text{NMI}}$ Interrupt
- RDY Signal
- 8 Bit Bi-Directional Data Bus
- SYNC Signal
- Two phase input
- Data Bus Enable

(28 Pin Package)

6513


| | | | |
|-------------------------|----|----|----------------|
| V _{ss} | 1 | 28 | RES |
| Ø ₁ | 2 | 27 | Ø ₂ |
| $\overline{\text{IRQ}}$ | 3 | 26 | R/W |
| NMI | 4 | 25 | DB0 |
| V _{cc} | 5 | 24 | DB1 |
| AB0 | 6 | 23 | DB2 |
| AB1 | 7 | 22 | DB3 |
| AB2 | 8 | 21 | DB4 |
| AB3 | 9 | 20 | DB5 |
| AB4 | 10 | 19 | DB6 |
| AB5 | 11 | 18 | DB7 |
| AB6 | 12 | 17 | AB11 |
| AB7 | 13 | 16 | AB10 |
| AB8 | 14 | 15 | AB9 |

FEATURES

- 4K Addressable Bytes of Memory (AB00-AB11)
- Two phase clock input
- $\overline{\text{IRQ}}$ Interrupt
- $\overline{\text{NMI}}$ Interrupt
- 8 Bit Bi-Directional Data Bus

SPECIFIC VERSION FEATURES


(28 Pin Package)



FEATURES

- **8K Addressable Bytes of Memory (AB00-AB12)**
- **Two phase clock input**
- **IRQ Interrupt**
- **8 Bit Bi-Directional Data Bus**

(28 Pin Package)



FEATURES

- **4K Addressable Bytes of Memory (AB00-AB11)**
- **Two phase clock input**
- **IRQ Interrupt**
- **8 Bit Bi-Directional Data Bus**




6500/1 One-Chip 8-Bit Microcomputer

- Single +5 Volt Power Supply.
 - 2048 Bytes of ROM.
 - 64 Bytes of RAM.
 - 32 Bi-Directional I/O Lines.
 - 16-Bit Programmable Interval Timer/Event Counter.
 - Software-Compatible with MCS6502.
- Pipeline Architecture for High-Performance.
 - Thirteen Address Modes With True Indexing Capability.
 - Variable Length Stack.
 - Two Index Registers.


Description

The 6500/1 is a completely self-contained single-chip microcomputer system. Included in the 6500/1 are 2048 bytes of mask-programmable ROM, 64 bytes of RAM, 32 I/O lines, a 16-bit timer/counter, and an on-chip clock oscillator. The internal processor architecture is identical to the 6502 to provide software compatibility and to assure high-performance operation.

PIN CONFIGURATION



BLOCK DIAGRAM



Note
MCS = Ceramic package
MPS = Plastic package

INTERNAL ARCHITECTURE

Index Registers

There are two 8-bit index registers (X and Y), which may be used to count program steps or to provide an index value to be used in generating an effective address.

When executing an instruction which specifies indexed addressing, the CPU fetches the op code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Indexing simplifies many types of programs, especially those which make extensive use of tables.

Stack Pointer

The Stack Pointer is an 8-bit register used to control the addressing of the variable-length Stack. It is automatically decremented and incremented by the CPU when the Stack is accessed.

The Stack is used automatically by the CPU for interrupt processing and subroutine calling and may also be used by the programmer for other temporary storage functions.

Arithmetic and Logic Unit (ALU)

All arithmetic and logical operations are done in the ALU. The ALU has no internal memory and is used only to perform transient numerical operations.

Accumulator

The Accumulator is a special-purpose 8-bit register which is used to hold the results of most arithmetic and logical operations.

Program Counter

The 16-bit Program Counter provides the addresses which step the processor through sequential instructions in a program. Each time the processor fetches an instruction from program memory, the lower byte of the Program Counter (PCL) is placed on the low-order bits of the Address Bus and the higher byte of the Program Counter (PCH) is placed on the high-order 8 bits. The Counter is incremented each time an instruction or data is fetched from program memory.

Instruction Register and Instruction Decode

Instructions are fetched from ROM or RAM and gated onto the internal data bus. These instructions are latched

into the Instruction Register then decoded along with timing and interrupt signals to generate control signals for the various registers.

Timing Control

The Timing Control Unit keeps track of the instruction cycle being executed. This unit is set to T_0 each time an instruction fetch is executed and is advanced at the beginning of each Phase One clock pulse for as many cycles as are required to complete the instruction. Each data transfer which takes place between the registers depends on decoding the contents of both the instruction register and timing control unit.

Interrupt Logic

The interrupt logic controls the processor interface to the interrupt inputs to ensure proper timing, enabling and sequencing of the interrupt signals which the processor recognizes and services.

Clock Oscillator

The Clock Oscillator provides all the timing signals used by the CPU. A 2MHz crystal must be used with the 1MHz MCS6500/1 and a 4MHz crystal for the 2MHz MCS6500/1A.

2K x 8 ROM

The 2048-byte Read Only Memory (ROM) usually contains the program instructions and other fixed data. These program instructions and constants are permanently stored in the ROM by metal mask programming during fabrication of the 6500/1.

64 x 8 RAM

The 64-byte Random Access Memory (RAM) contains the user program stack and is used as scratchpad memory. This RAM is completely static, requiring no clock or dynamic refresh. A standby power pin allows RAM memory to be maintained at a reduced operating power. In the event that power is lost and execution stops, this standby power retains RAM data until execution resumes.

Status/Control Register

The 8-bit Status/Control Register controls and reports the status of eight signals — five control signals and three status signals.

Counter/Latch

The Counter/Latch consists of a 16-bit counter and a 16-bit latch register. The counter contains either a count of $\phi 2$ clock periods or a selected external event, depending on the counter mode selected in the Status/Control Register. The counter initialization value is stored in the latch.

Input/Output (I/O) Ports

The 6500/1 provides four 8-bit I/O ports—PA, PB, PC, and PD. The 32 I/O lines of these ports are bidirectional; all signals may be used for either input or output.

INSTRUCTION SET

The 6500/1 instruction set is identical to that of the 6502 described in the preceding data sheet.

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0-70^\circ C$, unless otherwise noted)

| Symbol | Parameter | Min | Typ | Max | Unit |
|------------|--|------|-----|----------|---------|
| V_{IH} | Input High Voltage | 2.0 | | V_{CC} | V |
| V_{IL} | Input Low Voltage | -0.3 | | 0.8 | V |
| V_{IHXT} | Input High Voltage (XTL1) | 2.4 | | V_{CC} | V |
| V_{ILXT} | Input Low Voltage (XTL1) | -0.3 | | 0.4 | V |
| I_{IN} | Input Leakage (\overline{RES} , \overline{NMI}) | | | 2.5 | μA |
| I_{TSI} | Three-State Input Leakage (PA ₀ -PA ₇ , PB ₀ -PB ₇ , PC ₀ -PC ₇ , PD ₀ -PD ₇ , CNTR), $V_{IN} = 0.4$ to $2.4V$ | | | 10.0 | μA |
| V_{OH} | Output High Voltage, $I_{LOAD} = 100\mu A$ | 2.4 | | | V |
| V_{OL} | Output Low Voltage, $I_{LOAD} = 1.6mA$ | | | 0.4 | V |
| P_D | Power Dissipation | | 500 | | mW |
| I_{RR} | Standby Current (RAM only) | | 10 | | mA |
| C_{IN} | Input Capacitance (\overline{RES} , \overline{NMI}) | | | 10.0 | pF |
| C_{TSI} | Three-State Input Capacitance (PA ₀ -PA ₇ , PB ₀ -PB ₇ , PC ₀ -PC ₇ , PD ₀ -PD ₇ , CNTR) | | | 10.0 | pF |
| C_{INX} | Input Capacitance (XTL1) | | | 50.0 | pF |
| C_{OUT} | Output Capacitance: $V_{IN} = 0V$, $T_A = 25^\circ C$, $f = 1.0$ MHz | | | 10.0 | pF |

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Allowable Range | Unit |
|----------------------|-----------|-----------------|------------|
| Supply Voltage | V_{CC} | -0.3 to +7.0 | V |
| Input/Output Voltage | V_{IN} | -0.3 to +7.0 | V |
| Operating Temp. | T_{OP} | 0 to 70 | $^\circ C$ |
| Storage Temp. | T_{STG} | -55 to +150 | $^\circ C$ |

Note

All inputs contain protection circuitry to prevent damage due to static discharge. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.



6508 Microprocessor With RAM and I/O


- 8-Bit Bi-directional I/O Port
- 256 Bytes fully Static RAM (internal)
- Single +5 volt supply
- N channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- 8 BIT Bi-directional Data Bus
- Addressable memory range of up to 65K bytes
- Direct memory access capability
- Bus compatible with M6800
- Pipeline architecture
- 1 MHz and 2 MHz operation
- Use with any type or speed memory

DESCRIPTION


The 6508 is a low-cost microcomputer system capable of solving a broad range of small-systems and peripheral-control problems at minimum cost to the user.

One full page (256 bytes) of RAM is located (on chip) concurrently at Page 0 and Page 1, allowing Zero Page Addressing and stack operations with no additional RAM.

PIN CONFIGURATION



BLOCK DIAGRAM



DESCRIPTION (cont.)

An 8-bit Bi-Directional I/O Port is located on-chip with the Output Register at Address 0 0 0 1 and the Data-Direction Register at Address 0 0 0 0. The I/O Port is bit-by-bit programmable.

The Three-State sixteen-bit Address Bus allows Direct Memory Accessing (DMA) and multi-processor systems sharing a common memory.

The internal processor architecture is identical to the 6502 to provide software compatibility.

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|-----------------------------|-----------|--------------|------|
| Supply Voltage | V_{CC} | -0.3 to +7.0 | Vdc |
| Input Voltage | V_{in} | -0.3 to +7.0 | Vdc |
| Operating Temperature Range | T_A | 0 to +70 | °C |
| Storage Temperature Range | T_{stg} | -55 to +150 | °C |

COMMENT


This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ \text{ to } +70^\circ \text{C}$)

| Symbol | Parameter | Min | Typ | Max | Unit |
|--------------|---|----------------|-----|--------------------------|---------------|
| V_{IH} | Input High Voltage $\phi_1, \phi_{2(in)}$ | $V_{CC} - 0.2$ | | $V_{CC} + 1.0 \text{ V}$ | Vdc |
| | Input High Voltage RES, P ₀ -P ₇ \overline{IRQ} , Data | $V_{SS} + 2.0$ | | | Vdc |
| V_{IL} | Input Low Voltage $\phi_1, \phi_{2(in)}$ | $V_{SS} - 0.3$ | | $V_{SS} + 0.2$ | Vdc |
| | RES, P ₀ -P ₇ \overline{IRQ} , Data | | | $V_{SS} + 0.8$ | Vdc |
| I_{IN} | Input Leakage Current ($V_{IN} = 0 \text{ to } 5.25 \text{ V}$, $V_{CC} = 5.25 \text{ V}$) Logic | | | 2.5 | μA |
| | $\phi_1, \phi_{2(in)}$ | | | 100 | μA |
| I_{TSI} | Three State (Off State) Input Current ($V_{IN} = 0.4 \text{ to } 2.4 \text{ V}$, $V_{CC} = 5.25 \text{ V}$) Data Lines | | | 10 | μA |
| V_{OH} | Output High Voltage ($I_{OH} = -100 \mu\text{A}$, $V_{CC} = 4.75 \text{ V}$) Data, A0-A15, R/W, P ₀ -P ₇ | $V_{SS} + 2.4$ | | | Vdc |
| V_{OL} | Out Low Voltage ($I_{OL} = 1.6 \text{ mA}$, $V_{CC} = 4.75 \text{ V}$) Data, A0-A15, R/W, P ₀ -P ₇ | | | $V_{SS} + 0.4$ | Vdc |
| P_D | Power Dissipation | | | | W |
| C | Capacitance ($V_{IN} = 0$, $T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$) | | | | pF |
| C_{IN} | Logic, P ₀ -P ₇ Data | | | 10 15 | |
| C_{OUT} | A0-A15, R/W | | | 12 | |
| C_{ϕ_1} | ϕ_1 | | 30 | 50 | |
| C_{ϕ_2} | ϕ_2 | | 50 | 80 | |


TIMING DIAGRAMS

CLOCK TIMING
TIMING FOR READING DATA FROM
MEMORY OR PERIPHERALS



TIMING DIAGRAMS (cont.)

CLOCK TIMING
TIMING FOR WRITING DATA TO
MEMORY OR PERIPHERALS



AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$, $T_A = 0^\circ\text{--}70^\circ\text{C}$)

| Symbol | Parameter | 1 MHz Timing | | | 2 MHz Timing | | | Units |
|----------------------------------|---|--------------|-----|-----|--------------|-----|-----|----------|
| | | Min | Typ | Max | Min | Typ | Max | |
| Clock Timing T_{CYC} | Cycle Time | 1000 | | | 500 | | | ns |
| PWH_{ϕ_1} PWH_{ϕ_2} | Clock Pulse Width ϕ_1 (Measured at $V_{CC} - 0.2\text{ V}$) ϕ_2 | 430 470 | | | 215 235 | | | ns ns |
| T_F, T_R | Fall Time, Rise Time (Measured from 0.2 V to $V_{CC} - 0.2\text{ V}$) | | | 25 | | | 15 | ns |
| T_D | Delay Time between Clocks (Measured at 0.2 V) | 0 | | | 0 | | | ns |

READ/WRITE TIMING (LOAD = 1 TTL)

| Symbol | Parameter | Min | Typ | Max | Min | Typ | Max | Units |
|------------|--|-----|-----|-----|-----|-----|-----|---------------|
| T_{RWS} | Read/Write Setup Time from 6508 | | 100 | 300 | | 100 | 150 | ns |
| T_{ADS} | Address Setup Time from 6508 | | 100 | 300 | | 100 | 150 | ns |
| T_{ACC} | Memory Read Access Time | | | 575 | | | 300 | ns |
| T_{DSU} | Data Stability Time Period | 100 | | | 50 | | | ns |
| T_{HR} | Data Hold Time – Read | | | | | | | ns |
| T_{HW} | Data Hold Time – Write | 10 | 30 | | 10 | 30 | | ns |
| T_{MDS} | Data Setup Time from 6508 | | 150 | 200 | | 75 | 100 | ns |
| T_{HA} | Address Hold Time | 10 | 30 | | 10 | 30 | | ns |
| T_{HRW} | R/W Hold Time | 10 | 30 | | 10 | 30 | | ns |
| T_{AEW} | Delay Time, Address valid to ϕ_2 positive transition | 180 | | | | | | ns |
| T_{EDR} | Delay Time, ϕ_2 positive transition to Data valid on bus | | | 395 | | | | ns |
| T_{DSU} | Delay Time, Data valid to ϕ_2 negative transition | 300 | | | | | | ns |
| T_{WE} | Delay Time, R/W negative transition to ϕ_2 positive transition | 130 | | | | | | ns |
| T_{PDW} | Delay Time, ϕ_2 negative transition to Peripheral Data valid | | | 1 | | | | μs |
| T_{PDSU} | Peripheral Data Setup Time | 300 | | | | | | ns |
| T_{AES} | Address Enable Setup Time | | | 60 | | | | ns |

SIGNAL DESCRIPTION

Clocks (ϕ_1 , ϕ_2)

The 6508 requires a two phase non-overlapping clock that runs at the V_{CC} voltage level.

Address Bus (A_0 – A_{15})

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pF.

Data Bus (D_0 – D_7)

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pF.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After V_{CC} reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

Interrupt Request (\overline{IRQ})

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses.

Address Enable Control (AEC)

The Address Bus is valid only when the Address Enable Control line is high. When low, the Address Bus is in a high-impedance state. This feature allows easy DMA and multiprocessor systems.

I/O Port (P_0 – P_7)

Eight pins are used for the peripheral port, which can transfer data to or from peripheral devices. The Output Register is located in RAM at Address 0 0 0 1, and the Data Direction Register is at Address 0 0 0 0. The outputs are capable at driving one standard TTL load and 130 pF.

Read/Write (R/W)

This signal is generated by the microprocessor to control the direction of data transfers on the Data Bus. This line is high except when the microprocessor is writing to memory or a peripheral device.

NOTE

The 6508 economizes on chip area by locating Page Zero and Page One concurrently in the same 256 bytes of RAM. This allows Page Zero addressing, with stack operations in Page One, with only 256 bytes of memory on-chip, resulting in lower chip area and hence, cost. During the initialization sequence, the stack pointer should be started at location 01FF. When talking to internal RAM, the Data Bus is in a high-impedance state.

ADDRESSING MODES

Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

Absolute Addressing

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

Zero Page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

Indexed Zero Page Addressing

(X, Y indexing) – This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

ADDRESSING MODES (cont.)

Indexed Absolute Addressing

(X, Y indexing)—This form of addressing is used in conjunction with X and Y index register and is referred to as “Absolute, X,” and “Absolute, Y.” The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

Relative Addressing

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an “Offset” added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to $+127$ bytes from the next instruction.

Indexed Indirect Addressing

In indexed indirect addressing (referred to as (Indirect, X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

Indirect Indexed Addressing

In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

Absolute Indirect


The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of

the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.


INSTRUCTION SET—ALPHABETIC SEQUENCE

| | |
|-----|--|
| ADC | Add Memory to Accumulator with Carry |
| AND | “AND” Memory with Accumulator |
| ASL | Shift left One Bit (Memory or Accumulator) |
| BCC | Branch on Carry Clear |
| BCS | Branch on Carry Set |
| BEQ | Branch on Result Zero |
| BIT | Test Bits in Memory with Accumulator |
| BMI | Branch on Result Minus |
| BNE | Branch on Result not Zero |
| BPL | Branch on Result Plus |
| BRK | Force Break |
| BVC | Branch on Overflow Clear |
| BVS | Branch on Overflow Set |
| CLC | Clear Carry Flag |
| CLD | Clear Decimal Mode |
| CLI | Clear Interrupt Disable Bit |
| CLV | Clear Overflow Flag |
| CMP | Compare Memory and Accumulator |
| CPX | Compare Memory and Index X |
| CPY | Compare Memory and Index Y |
| DEC | Decrement Memory by One |
| DEX | Decrement Index X by One |
| DEY | Decrement Index Y by One |
| EOR | “Exclusive-or” Memory with Accumulator |
| INC | Increment Memory by One |
| INX | Increment Index X by One |
| INY | Increment Index Y by One |
| JMP | Jump to New Location |
| JSR | Jump to New Location Saving Return Address |
| LDA | Load Accumulator with Memory |
| LDX | Load Index X with Memory |
| LDY | Load Index Y with Memory |
| LSR | Shift One Bit Right (Memory or Accumulator) |
| NOP | No Operation |
| ORA | “OR” Memory with Accumulator |
| PHA | Push Accumulator on Stack |
| PHP | Push Processor Status on Stack |
| PLA | Pull Accumulator from Stack |
| PLP | Pull Processor Status from Stack |
| ROL | Rotate One Bit Left (Memory or Accumulator) |
| ROR | Rotate One Bit Right (Memory or Accumulator) |
| RTI | Return from Interrupt |
| RTS | Return from Subroutine |
| SBC | Subtract Memory from Accumulator with Borrow |
| SEC | Set Carry Flag |
| SED | Set Decimal Mode |
| SEI | Set Interrupt Disable Status |
| STA | Store Accumulator in Memory |
| STX | Store Index X in Memory |
| STY | Store Index Y in Memory |
| TAX | Transfer Accumulator to Index X |
| TAY | Transfer Accumulator to Index Y |
| TSX | Transfer Stack Pointer to Index X |
| TXA | Transfer Index X to Accumulator |
| TXS | Transfer Index X to Stack Register |
| TYA | Transfer Index Y to Accumulator |

PROGRAMMING MODEL



6508 MEMORY MAP



APPLICATIONS NOTES

Locating the Output Register at the internal I/O Port in Page Zero enhances the powerful Zero Page Addressing instructions of the 6508.

By assigning the I/O pins as inputs (using the Data Direction Register) the user has the ability to change the contents of address 0001 (the Output Register) using peripheral devices. The ability to change these contents using peripheral inputs, together with Zero Page Indirect Addressing instructions, allows novel and versatile programming techniques not possible earlier.



6520 Peripheral Adapter

- Fully TTL Compatible
- CMOS Compatible Peripheral Control lines
- 8-Bit Bidirectional Data Control Transfer
- N-channel, Depletion-Load Technology


- Single +5V Supply
- Fully Automatic Handshake
- Independent Interrupt Control

DESCRIPTION


The 6520 Peripheral Adapter is designed to solve a broad range of peripheral control problems encountered in the implementation of microcomputer systems. It allows an effective trade-off between software and hardware by providing significant capability and flexibility. When coupled with the power and speed of the 6500 family of microprocessors, the 6520 allows implementation of very complex systems at minimum overall cost.

Control of peripheral devices is handled primarily through two 8-bit, bidirectional ports. Each of these lines is programmable to be either input or output. In addition, four peripheral control/interrupt lines are provided. These lines may be used to interrupt the processor or for automatic handshaking of data between the processor and a peripheral device.

PIN CONFIGURATION



BLOCK DIAGRAM



Note
 MSC = Ceramic package
 MPS = Plastic package

INTERNAL ORGANIZATION

The 6520 is organized into two independent sections referred to as the "A side" and the "B side". Each section contains a Control Register (CRA and CRB), Data Direction Register (DDRA and DDRB), and Output Register (ORA and ORB), interrupt status control logic and the buffer necessary to drive the Peripheral Interface buses.

In addition to the above mirrored logic, the 6520 contains a Data Input Register. When the microprocessor writes data into the 6520, the data is latched into this register before being transferred into one of six internal registers of the 6520. The purpose of this register is to ensure smooth transitions on the output lines and to guarantee that the voltage will remain stable except when it is going to opposite polarity.

Control Registers (CRA and CRB)

Figure 1 illustrates the bit designation and functions in the Control Registers. These registers allow the microprocessor to control the operation of the interrupt lines (CA1, CA2, CB1, CB2), and the peripheral control lines (CA2 and CB2). A single bit in each register controls the addressing of the Data Direction Registers and the Output Registers. In addition, bits 6 and 7 are used to indicate the status of the interrupt input lines (CA1, CA2, CB1, CB2). Normally, these interrupt status bits are interrogated by the microprocessor during the interrupt-service routines to determine the source of the interrupt to be handled. The remaining bits in these registers are discussed below under "Interface to the Peripheral Device".

Figure 1
Control Register Bit Designations

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|-------|-------|-------------|---|-------------|-------------|---|---|
| CRA | IRQa1 | IRQa2 | CA2 Control | | DDRA Access | CA1 Control | | |
| CRB | IRQb1 | IRQb2 | CB2 Control | | DDRB Access | CB1 Control | | |

Data Direction Registers (DDRA and DDRB)

The Data Direction Registers are programmed by the processor to configure each line in the 8-bit Peripheral I/O port to act as either an input or an output. Each bit in DDRA controls the corresponding line in the Peripheral A port and each bit in DDRB controls the corresponding line in the Peripheral B port. Placing a 0 in the DDR causes the corresponding Peripheral I/O line to act as an input, while a 1 causes it to act as an output.

Peripheral Output Registers (ORA and ORB)

The Peripheral Output Registers store the output data

which appears at the Peripheral I/O port. Writing a 0 into a bit in ORA causes the corresponding line on the Peripheral A port to go low if that line is programmed to act as an output, while a 1 causes the corresponding output to go high. The lines of the Peripheral B port are controlled by ORB in the same manner.

Interrupt Status Control Logic

The four interrupt/peripheral control lines CA1, CA2, CB1 and CB2 are controlled by the two Interrupt Status Controls (A and B). This logic interprets the contents of the corresponding Control Register, detects active transitions on the interrupt inputs and performs other operations necessary to ensure proper operation of the four lines. The operation of the lines themselves is described in detail below under "Interface to the Peripheral Device".

Peripheral Interface and Data Bus Buffers

These buffers provide the current and voltage drive necessary to ensure proper system operation and to meet device specifications of the 6520.

OPERATION

This section describes the interaction between the 6520 and the processor first, then discusses the interface between the device and the peripheral device with which it is associated.

Interface With the Processor

The basic interface between the 6520 and the 650X microprocessor is handled by an 8-bit bi-directional data bus, three chip-select lines, two register-select lines, two interrupt request lines, a read/write line, an enable line and a reset line.

Data Bus (D0-D7). The 8-bit bi-directional data bus allows the transfer of data between the microprocessor and the 6520. The data bus output drivers are three-state devices which remain in the high-impedance state except when the processor reads data from the peripheral adapter.

Enable (E). This input is the only microprocessor interface timing input on the device. All data transfers into and out of the 6520 are controlled by this signal. This input is normally connected to the $\phi 2$ clock signal of the processor.

Read/Write (R/W). This microprocessor-generated signal controls the direction of data transfers on the data bus. A low on this line enables the input buffers for a microprocessor Write cycle; data is transferred from the processor to the 6520 under timing control of the Enable input if the device has been chip-selected. A high on the line allows the 6520 to transfer data to the data bus.

Chip Select Lines (CS1, CS2, $\overline{\text{CS3}}$). These three inputs allow the processor to select the proper peripheral interface device. CS1 and CS2 must be high and $\overline{\text{CS3}}$ low for selection of the device. Data transfers are then performed under control of the Enable and R/W signals. Normally, these lines will be connected to the processor's address lines directly or through address decoding logic.

A single bit in each Control Register (CRA and CRB) controls access to the DDR or the Peripheral Interface. If Bit 2 in the CR is a 1, a Peripheral Output Register (ORA or ORB) is selected. If Bit 2 is a 0, the appropriate DDR is selected. Internal registers are selected by the Register Select Lines and the DDR Access Control bit as shown in Table 1.

Table 1. CR and RS Interaction Logic

| RS1 | RS0 | CRA2* | CRB2* | Register Selected |
|-----|-----|-------|-------|---------------------------|
| 0 | — | 1 | X | Peripheral Interface A |
| 0 | 0 | 0 | X | Data Direction Register A |
| 0 | 1 | X | X | Control Register A |
| 1 | 0 | X | 1 | Peripheral Interface B |
| 1 | 0 | X | 0 | Data Direction Register B |
| 1 | 1 | X | X | Control Register B |

NOTE

*Refers to Data Direction Register Access Control Bit

Register Select Lines (RS0 and RS1). These lines are used to select the various registers inside the 6520 (see Table 1). Normally, these lines are connected to address output lines on the processor and operate in conjunction with the chip-select inputs (CS1, CS2 and $\overline{\text{CS3}}$) to allow the microprocessor to address a single 8-bit register in the microprocessor address space.

The processor can *write* directly into CRA, CRB, DDRA, DDRB, ORA and ORB. It can also directly read the contents of CRA, CRB, DDRA and DDRB. Reading ORA and ORB is discussed separately in the next two paragraphs.

ORA consists of 8 lines which may be programmed to act as inputs or outputs. When acting as outputs, each line reflects the contents of the corresponding bit in the output

register. When programmed as inputs, these lines go high or low depending on the input data. ORA has no effect on lines programmed as inputs, which means the 8 lines of the port may contain input, output or a mixture of both depending on the programming. As a result, the processor's software must recognize and interpret only those bits which are important to the particular peripheral operation being performed. Since the processor always reads ORA pins instead of the actual register, it is possible for data read into the processor to differ from the contents of the register for a particular output line if the I/O pin is not allowed to go to a full high (+2.4VDC) when the corresponding ORA bit contains a 1.

ORB operates similarly to ORA except that data is read directly from the register for lines programmed to act as outputs. It is therefore possible to load down the Peripheral B output lines without causing incorrect data to be transferred back into the processor during a Read operation.

Reset ($\overline{\text{RES}}$). This active-low line resets the contents of all MCS6520 registers to a logic 0. It can be used as a power-on reset or as a master reset during system operation.

Interrupt Request Lines ($\overline{\text{IRQA}}$ and $\overline{\text{IRQB}}$). These active-low lines act to interrupt the processor directly or via external interrupt prioritization circuitry. All of these lines may be tied together in a wired-OR configuration. There is one interrupt request line for each peripheral port. Each has two interrupt flag bits (Bits 6 and 7 in the corresponding CR) which act as the link between peripheral interrupt signals and the processor's interrupt inputs. Each flag has a corresponding interrupt disable bit which allows the processor to enable or disable the interrupt from each of the four interrupt inputs CA1, CA2, CB1 and CB2.

Interface to the Peripheral Device

The 6520 provides two 8-bit bi-directional ports and four interrupt/control lines for interfacing to peripheral devices. These ports and the associated interrupt/control lines are referred to as the "A side" and "B side". Since each side has unique characteristics, they will be discussed separately.

Peripheral A I/O Port (PA0–PA7). The buffers which drive these lines contain “passive” pull-up devices which are resistive in nature, allowing the input voltage to go to V_{dd} for a logic 1. In input mode, the pull-up devices are still connected to the I/O pin and still supply current to this pin. For this reason, these lines represent one standard TTL load in the input mode.

Peripheral B I/O Port (PB0–PB7). The primary difference between these lines and their corresponding lines on the “A side” lies in the characteristics of the buffers driving them. The “B side” buffers are push-pull devices which are switched OFF in the 0 state and ON for a logic 1. Since these pull-ups are active devices, the logic 1 voltage is not guaranteed to go higher than +2.4V; therefore, they are TTL-compatible but not CMOS compatible. When Peripheral B I/O lines are programmed to act as inputs, the output buffer enters a high-impedance state.

Peripheral A Interrupt/Control Lines (CA1 and CA2). CA1 is an interrupt input only. An active transition of the signal on this input will set Bit 7 of CRA to a logic 1. This active transition can be programmed by the processor setting a 0 in Bit 1 of the CRA if the interrupt flag (Bit 7) is to be set on a negative transition or to a 1 if the interrupt flag is to be set on a positive transition. Setting this flag will interrupt the processor through \overline{IRQA} if Bit 0 of CRA is a 1.

CA2 can act as a totally independent interrupt input or as a peripheral control output. As an input (Bit 5 of CRA = 0); it acts to set the interrupt flag (Bit 6 of CRA) to a 1 on the

active transition selected by Bit 4 of CRA. In this mode, CA2 operates identically with CA1. In Output Mode (Bit 5 of CRA = 1), CA2 generates a simple pulse each time the processor reads the data on the port. This pulse can then be used to control counters, shift registers and other logic elements which make sequential data available on the peripheral input lines. A second output mode can be used in conjunction with CA1 to handshake between the processor and the peripheral. On the “A side”, this technique allows positive control of data transfers from the peripheral device to the processor. The CA1 input signals the processor that data is available by means of an interrupt to the processor. The processor reads the data and sets CA2 low, signalling the peripheral device that it can now make data available again. If Bit 4 of CRA is set to a 1, CA2 becomes a simple peripheral control output which can be set high or low by setting Bit 3 of CRA to a 1 or a 0, respectively.

Peripheral B Interrupt/Control Lines (CB1 and CB2). These lines operate identically to CA1 and CA2 (see above) with the following exceptions:

In one output mode, CB2’s pulse output occurs when the processor writes data into the Peripheral B Output Register rather than pulsing on a read as with CA2.

In handshaking mode, CB2 operates on data transfers from the processor into the peripheral device rather than vice versa.

The operation of CA1, CA2, CB1 and CB2 with one another is summarized in Tables 2-5.

Table 2. CA1/CB1 Control

| CRA (CRB) Bit 1 Bit 0 | | Active Transition of Input Signal* | \overline{IRQA} (\overline{IRQB}) Interrupt Outputs |
|-----------------------------|---|---------------------------------------|--|
| 0 | 0 | Negative | Disable – remains high |
| 0 | 1 | Negative | Enable – goes low when bit 7 in CRA (CRB) is set by active transition of signal on CA1 (CB1) |
| 1 | 0 | Positive | Disable – remains high |
| 1 | 1 | Positive | Enable – as explained above |

***NOTE**

Bit 7 of CRA (CRB) will be set to a logic 1 by an active transition of the CA1 (CB1) signal. This is independent of the state of Bit 0 in CRA (CRB).

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|-----------------------------|-----------|--------------|------|
| Supply Voltage | V_{CC} | -0.3 to +7.0 | Vdc |
| Input Voltage | V_{in} | -0.3 to +7.0 | Vdc |
| Operating Temperature Range | T_A | 0 to +70 | °C |
| Storage Temperature Range | T_{stg} | -55 to +150 | °C |

CAUTION

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

DC CHARACTERISTICS ($V_{CC} = 5.0\text{ V} \pm 5\%$, $V_{SS} = 0$, $T_A = 0$ to 70°C unless otherwise noted)

| Symbol | Parameter | Min | Typ | Max | Unit | Test Condition |
|-----------|---|------|-------|-----------------|------------------|---|
| V_{IH} | Input High Voltage (Normal Operating Levels) | +2.0 | | V_{CC} | Vdc | |
| V_{IL} | Input Low Voltage (Normal Operating Levels) | -0.3 | | +8 | Vdc | |
| I_{IN} | Input Leakage Current | | +1.0 | +2.5 | μA dc | $V_{IN} = 0$ to 5.0 Vdc R/\overline{W} , $\overline{\text{Reset}}$, RS0, RS1, CS0, CS1, $\overline{\text{CS2}}$, CA1, CB1, $\Phi 2$ |
| I_{TSI} | Three-State (Off State Input Current) | | +2.0 | +10 | μA dc | $(V_{IN} = 0.4$ to 2.4 Vdc , $V_{CC} = \text{max})$ D0-D7, PB0-PB7, CB2 |
| I_{IH} | Input High Current | -100 | -250 | | μA dc | $(V_{IH} = 2.4\text{ Vdc})$ PA0-PA7, CA2 |
| I_{IL} | Input Low Current | | -1.0 | -1.6 | mAdc | $(V_{IL} = 0.4\text{ Vdc})$ PA0-PA7, CA2 |
| V_{OH} | Output High Voltage | 2.4 | | | Vdc | $(V_{CC} = \text{min}$, $I_{Load} = -100\ \mu\text{A}$ dc) |
| V_{OL} | Output Low Voltage | | | +0.4 | Vdc | $(V_{CC} = \text{min}$, $I_{Load} = 1.6\text{ mA}$ dc) |
| I_{OH} | Output High Current (Sourcing) | -100 | -1000 | | μA dc | $(V_{OH} = 2.4\text{ Vdc})$ |
| I_{OL} | Output Low Current (Sinking) | 1.6 | | | mAdc | $(V_{OL} = 0.4\text{ Vdc})$ |
| I_{OFF} | Output Leakage Current (Off State) | | 1.0 | 10 | μA dc | IRQA, IROB |
| P_D | Power Dissipation | | 200 | 500 | mW | |
| C_{IN} | Input Capacitance | | | 10 7.0 20 | pF | $(V_{IN} = 0$, $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz})$ D0-D7, PA0-PA7, PB0-PB7, CA2, CB2, R/\overline{W} , $\overline{\text{Reset}}$, RS0, RS1, CS0, CS1, CS2, CA1, CB1, $\Phi 2$ |
| C_{OUT} | Output Capacitance | | | 10 | pF | $(V_{IN} = 0$, $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz})$ |

NOTE

Negative sign indicates outward current flow, positive indicates inward flow.

Table 3. CA2/CB2 Input Modes

| CRA (CRB) | | | Active Transition of Input Signal* | IRQA (IRQB) Interrupt Output |
|-----------|-------|-------|---------------------------------------|--|
| Bit 5 | Bit 4 | Bit 3 | | |
| 0 | 0 | 0 | Negative | Disable — remains high |
| 0 | 0 | 1 | Negative | Enable — goes low when bit 6 in CRA (CRB) is set by active transition of signal on CA2 (CB2) |
| 0 | 1 | 0 | Positive | Disable — remains high |
| 0 | 1 | 1 | Positive | Enable — as explained above |

***NOTE**

Bit 6 of CRA (CRB) will be set to a logic 1 by an active transition of the CA2 (CB2) signal. This is independent of the state of Bit 3 in CRA (CRB).

Table 4. CA2 Output Modes


| CRA | | | Mode | Description |
|-------|-------|-------|---------------------|---|
| Bit 5 | Bit 4 | Bit 3 | | |
| 1 | 0 | 0 | "Handshake" on Read | CA2 is set high on an active transition of the CA1 interrupt input signal and set low by a microprocessor "Read A Data" operation. This allows positive control of data transfers from the peripheral device to the microprocessor. |
| 1 | 0 | 1 | Pulse Output | CA2 goes low for one cycle after a "Read A Data" operation. This pulse can be used to signal the peripheral device that data was taken. |
| 1 | 1 | 0 | Manual Output | CA2 set low |
| 1 | 1 | 1 | Manual Output | CA2 set high |

Table 5. CB2 Output Modes

| CRB | | | Mode | Description |
|-------|-------|-------|----------------------|---|
| Bit 5 | Bit 4 | Bit 3 | | |
| 1 | 0 | 0 | "Handshake" on Write | CB2 is set low on microprocessor "Write B Data" operation and is set high by an active transition of the CB1 interrupt input signal. This allows positive control of data transfers from the microprocessor to the peripheral device. |
| 1 | 0 | 1 | Pulse Output | CB2 goes low for one cycle after a microprocessor "Write B Data" operation. This can be used to signal the peripheral device that data is available. |
| 1 | 1 | 0 | Manual Output | CB2 set low |
| 1 | 1 | 1 | Manual Output | CB2 set high |

AC CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$ (unless otherwise specified)

| Symbol | Characteristics | Min | Typ | Max | Unit |
|--|--|-------|-----|-----|---------------|
| READ CYCLE (Loading 30 pF and one TTL load) | | | | | |
| T_{AEW} | Delay Time, Address Valid to Enable Positive Transition | 180 | | | ns |
| T_{EDR} | Delay Time, Enable Positive Transition to Data Valid on Bus | | | 395 | ns |
| T_{PDSU} | Peripheral Data Setup Time | 300 | | | ns |
| T_{HR} | Data Bus Hold Time | 10 | | | ns |
| T_{CA2} | Delay Time, Enable Negative Transition to CA2 Negative Transition | | | 1.0 | μs |
| T_{RS1} | Delay Time, Enable Negative Transition to CA2 Positive Transition | | | 1.0 | μs |
| t_r, t_f | Rise and Fall Time for CA1 and CA2 Input Signals | | | 1.0 | μs |
| T_{RS2} | Delay Time from CA1 Active Transition to CA2 Postive Transition | | | 2.0 | μs |
| t_{rE}, t_{fE} | Rise and Fall Time for Enable Input | | | 25 | μs |
| WRITE CYCLE | | | | | |
| T_E | Enable Pulse Width | 0.470 | | 20 | μs |
| T_{AEW} | Delay Time, Address Valid to Enable Positive Transition | 180 | | | ns |
| T_{DSU} | Delay Time, Data Valid to Enable Negative Transition | 300 | | | ns |
| T_{WE} | Delay Time, Read/Write Negative Transition to Enable Positive Transition | 130 | | | ns |
| T_{HW} | Data Bus Hold Time | 10 | | | ns |
| T_{PDW} | Delay Time, Enable Negative Transition to Peripheral Data Valid | | | 1.0 | μs |
| T_{CMOS} | Delay Time, Enable Negative Transition to Peripheral Data Valid, CMOS ($V_{CC} - 30\%$) PA0-PA7, CA2 | | | 2.0 | μs |
| T_{CB2} | Delay Time, Enable Positive Transition to CB2 Negative Transition | | | 1.0 | μs |
| T_{DC} | Delay Time, Peripheral Data Valid to CB2 Negative Transition | 0 | | 1.5 | μs |
| T_{RS1} | Delay Time, Enable Positive Transition to CB2 Positive Transition | | | 1.0 | μs |
| t_r, t_f | Rise and Fall Time for CB1 and CB2 Input Signals | | | 1.0 | μs |
| T_{RS2} | Delay Time, CB1 Active Transition to CB2 Positive Transition | | | 2.0 | μs |

TIMING DIAGRAM

Figure 1

WRITE TIMING CHARACTERISTICS




Figure 2



6522 Versatile Interface Adapter (VIA)


- Completely Static
- Fully TTL Compatible
- CMOS Compatible Peripheral Control Lines
- 8-Bit Bidirectional Data/Control Transfer
- 2 Powerful Interval Timers
- Shift Register for Serial/Parallel and Parallel/Serail Transfers
- Input Data Latching on Peripheral Ports
- Fully Automatic Handshake
- Independent Interrupt Control
- Single +5V Supply

DESCRIPTION


The 6522 Versatile Interface Adapter (VIA) provides all of the capability of the 6520 Peripheral Adapter. In addition, it offers a pair of powerful interval timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability over that of the 6520 allows control of bidirectional data transfers between VIAs in a multiple processor system.

Control of peripheral devices is handled primarily through two 8-bit bidirectional ports. Each line in these ports can be programmed to act as either an input or an output. Several peripheral I/O lines can also be controlled directly from the 6522's internal interval timer, permitting the generation of programmable-frequency square waves and for counting pulses generated externally. Internal registers are organized into an interrupt flag register, an interrupt enable register and a pair of function control registers. This permits easy control of the many features of the device.

PIN CONFIGURATION



BLOCK DIAGRAM



Note
MCS = Ceramic package
MPS = Plastic package

INTERFACE TO THE PROCESSOR

This section contains a description of the buses and control lines which are used to interface the 6522 to the system processor.

Phase Two Clock ($\Phi 2$). Data transfers between the 6522 and the system processor take place only while the Phase Two Clock is high. In addition, $\Phi 2$ acts as the time base for the various timers and shift registers on the chip.

Chip Select Lines ($CS1$, $\overline{CS2}$). The two chip select inputs are normally connected to processor address lines either directly or through decoding. The selected 6522 register will be accessed when $CS1$ is high and $CS2$ is low.

Register Select Lines ($RS0$, $RS1$, $RS2$, $RS3$). The four Register select lines are normally connected to the processor address bus lines to allow the processor to select the internal 6522 register which is to be accessed. The sixteen possible combinations access the registers shown in Table 1.

Table 1. Register Select Line Definitions

| RS3 | RS2 | RS1 | RS0 | Register | Remarks |
|-----|-----|-----|-----|----------------|-----------------------------------|
| L | L | L | L | ORB | |
| L | L | L | H | ORA | Controls Handshake |
| L | L | H | L | DDRB | |
| L | L | H | H | DDRA | |
| L | H | L | L | T1L-L T1C-L | Write Latch Read Counter |
| L | H | L | H | T1C-H | Trigger T1L-L/ T1C-L Transf. |
| L | H | H | L | T1L-L | |
| L | H | H | H | T1L-H | |
| H | L | L | L | T2L-L T2C-L | Write Latch Read Counter |
| H | L | L | H | T2C-H | Triggers T2L-L/ T2C-L Transfer |
| H | L | H | L | SR | |
| H | L | H | H | ACR | |
| H | H | L | L | PCR | |
| H | H | L | H | IFR | |
| H | H | H | L | IER | |
| H | H | H | H | ORA | No Effect on Handshake |

Read/Write Line (R/W). The direction of data transfers between the 6522 and the system processor is controlled by the R/W line. If R/W is low, data will be transferred out of the processor into the selected 6522 register (write operation). If R/W is high and the chip is selected, data will be transferred out of the 6522 to the data bus (read operation).

Data Bus (DB0 - DB7). The 8 bi-directional data bus lines are used to transfer data between the 6522 and the system processor. The internal drivers will remain in the high-impedance state except when the chip is selected ($CS1 = 1$, $CS2 = 0$), Read/Write is high and the Phase Two Clock is high. At this time, the contents of the selected register are placed on the data bus. When the chip is selected, with Read/Write low and $\Phi 2 = 1$, the data on the data bus will be transferred into the selected 6522 register.

Reset (\overline{RES}). The Reset input clears all internal registers (except T1, T2, and SR) to logic 0. This places all peripheral interface lines in the input state, disables the timers, shift register, and interrupts from the chip.

Interrupt Request (\overline{IRQ}). The Interrupt Request output goes low whenever an internal interrupt flag is set and the corresponding interrupt enable bit is a logic 1. This output is "open drain" to allow the interrupt request signal to be wire-ORed with other equivalent signals in the system.

INTERFACE TO THE PERIPHERAL. This section contains a brief description of the buses and control lines used to drive peripheral devices under control of the MCS6522 registers.

Peripheral A Port (PA0 - PA7). The Peripheral A port consists of 8 lines which can be individually programmed to act as input or output under control of a Data Direction Register. The polarity of output pins is controlled by an Output Register and input data can be latched into an internal register under control of the CA1 line. All of these modes of operation are controlled by the system processor through the internal control registers. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode.

Peripheral A Control Lines (CA1, CA2). The two peripheral A control lines act as interrupt inputs or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit. In addition, CA1 controls the latching of data on Peripheral A Port input lines. The various modes of operation are controlled by the system processor through the internal control registers. CA1 is a high-impedance input only while CA2 represents one standard TTL load in the input mode. CA2 will drive one standard TTL load in the output mode.

Peripheral B Port (PB0 - PB7). The Peripheral B port consists of 8 bi-directional lines controlled by an output register and a Data Direction Register in much the same manner as the PA port. In addition, the polarity of the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode.

Peripheral B Control Lines (CB1, CB2). The Peripheral B control lines act as interrupt inputs or as handshake outputs. As with CA1 and CA2, each line controls an interrupt flag with a corresponding interrupt enable bit. In addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode.

OPERATION

This section contains a discussion of the various blocks of logic shown in the block diagram. In addition, the internal operation of the 6522 is described in detail.

Chip Access Control.

The Chip Access Control contains the necessary logic to detect the chip select condition and to decode the Register Select inputs to allow access to the desired register. In addition, the R/W and $\Phi 2$ signals are utilized to control the direction and timing of data transfers. When writing into the 6522, data is first latched into a data input register during $\Phi 2$. Data is then transferred into the desired internal register during $\Phi 2$ - Chip Select. This allows the peripheral I/O line to change without "glitching." When the processor reads the 6522, data is transferred from the desired internal register directly onto the Data Bus during $\Phi 2$.

Port A Registers, Port B Registers

Three registers are used in accessing each of the 8-bit peripheral ports. Each port has a Data Direction Register (DDRA, DDRB) for specifying whether the peripheral pins are to act as inputs or outputs. A 0 in a bit of the Data Direction Register causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output.

Each peripheral pin is also controlled by a bit in the Output Register (ORA, ORB) and an Input Register (IRA, IRB). When the pin is programmed to act as an output, the voltage on the pin is controlled by the corresponding bit of the Output Register. A 1 in the Output Register causes the pin to go high, and a 0 causes the pin to go low.

Reading a peripheral port causes the contents of the Input Register (IRA, IRB) to be transferred onto the Data Bus. With input latching disabled, IRA will always reflect the

data on the PA pins. With input latching enabled, IRA will reflect the contents of the Port A prior to setting the CA1 Interrupt Flag (IFR1) by an active transition on CA1.

The IRB register operates in a similar manner. However, for output pins, the corresponding IRB bit will reflect the contents of the Output Register bit instead of the actual pin. This allows proper data to be read into the processor if the output pin is not allowed to go to full voltage. With input latching enabled on Port B, setting CB1 interrupt flag will cause IRB to latch this combination of input data and ORB data until the interrupt flag is cleared.

Handshake Control


The 6522 allows positive control of data transfers between the system processor and peripheral devices through the operation of "handshake" lines. Port A lines (CA1, CA2) handshake data on both a read and a write operation while the Port B lines (CB1, CB2) handshake on a write operation only.

Read Handshake. Positive control of data transfers from peripheral devices into the system processor can be accomplished using "Read" handshaking. In this case, the peripheral device must generate "Data Ready" to signal the processor that valid data is present on the peripheral port. This signal normally interrupts the processor, which then reads the data, causing generation of a "Data Taken" signal. The peripheral device responds by making new data available. This process continues until the data transfer is complete.

In the 6522, automatic "Read" handshaking is possible on the Peripheral A port only. The CA1 interrupt input pin accepts the "Data Ready" signal and CA2 generates the "Data Taken" signal. The Data Ready signal will set an internal flag which may either interrupt the processor or be polled by software. The Data Taken signal can be either a pulse or a DC level which is set low by the system processor and cleared by the Data Ready signal. These options are shown in Figure 1 which illustrates the normal Read handshaking sequence.

Write Handshake. The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described for Read Handshaking. However, for "Write" handshaking, the processor must generate the "Data Ready" signal (through the 6522) and the peripheral device must respond with the "Data Taken" signal. This can be accomplished on both the PA port and the PB port on the 6522. CA2 or CB2 acts as a Data Ready output in either the DC level or pulse mode and CA1 or CB1 accepts the "Data Taken" signal from the peripheral device, setting the interrupt flag and clearing the "Data Ready" output. This sequence is shown in Figure 2.

READ HANDSHAKE TIMING SEQUENCE




NOTES

1. Signals "data available" to the system processor.
2. R/W = 1, $\overline{CS2} = 0$, CS1 = 1, RS3 = 0, RS2 = 0, RS1 = 0, RS0 = 1.

Figure 1.

WRITE HANDSHAKE TIMING SEQUENCE



NOTES

1. R/W = 0, $\overline{CS2} = 1$, RS3 = 0, RS2 = 0, RS1 = 0, RS0 = 1.
2. Signals "data taken" to the system processor.

Figure 2.

Timer 1 (T1)

Interval Timer T1 consists of two 8-bit latches and a 16-bit counter. The latches are used to store data to be loaded into the counter. After loading, the counter decrements at system clock rate. Upon reaching zero, an interrupt flag will be set, and \overline{IRQ} will go low. The timer will then disable any further interrupts, or automatically transfer the contents of the latches into the counter and continue to decrement. In addition, the timer can be instructed to invert the output signal on a peripheral pin each time it "times-out". Each of these modes is discussed separately below.

Writing T1. Operations which take place when writing to each of the four T1 addresses are shown in Table 2.

Table 2. Writing to T1 Registers

| RS3 | RS2 | RS1 | RS0 | Operation (R/W = L) |
|-----|-----|-----|-----|--|
| L | H | L | L | Write into low order latch. |
| L | H | L | H | Write into high order latch. |
| L | H | H | L | Write into high order counter. |
| L | H | H | H | Transfer low order latch into low order counter. |
| L | H | L | L | Reset T1 interrupt flag. |
| L | H | H | L | Write low order latch. |
| L | H | H | H | Write high order latch. |
| L | H | H | H | Reset T1 interrupt flag. |

Note that the processor does not write directly into the low order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter.

The second set of addresses allows the processor to write into the latch register without affecting the count-down in progress. This is discussed in detail below.

Reading T1 Registers. For reading the Timer 1 registers, the four addresses relate directly to the four registers as shown in Table 3.

Table 3. Reading T1 Registers

| RS3 | RS2 | RS1 | RS0 | Operation (R/W = H) |
|-----|-----|-----|-----|---|
| L | H | L | L | Read T1 low order counter. Reset T1 interrupt flag. |
| L | H | L | H | Read T1 high order counter. |
| L | H | H | L | Read T1 low order latch. |
| L | H | H | H | Read T1 high order latch. |

Timer 1 Operating Modes. Two bits are provided in the Auxiliary Control Register to allow selection of the T1 operating modes. These bits and the four possible modes are shown in Table 4.

Table 4. T1 Operating Modes

| ACR7 Output Enable | ACR6 "Free-Run" Enable | Mode |
|--------------------|------------------------|--|
| 0 | 0 | Generate a single time-out interrupt each time T1 is loaded. PB7 disabled. |
| 0 | 1 | Generate continuous interrupts. PB7 disabled. |
| 1 | 0 | Generate a single interrupt and an output pulse on PB7 for each T1 load operation. |
| 1 | 1 | Generate continuous interrupts and a square wave output on PB7. |

One-Shot Mode. The interval timer one-shot mode allows generation of a single interrupt for each timer load operation. As with any interval timer, the delay between the "write T1C-H" operation and generation of the processor interrupt is a direct function of the data loaded into the timing counter. In addition to generating a single interrupt, Timer 1 can be programmed to produce a single negative pulse on the PB7 peripheral pin. With the output enabled (ACR7=1) a "write T1C-H" operation will cause PB7 to go

low. PB7 will return high when Timer 1 times out. The result is a single programmable width pulse.

NOTE

PB7 will act as an output if DDRB7 = 1 or if ACR7 = 1. However, if both DDRB7 and ACR7 are logic 1, PB7 will be controlled from Timer 1 and ORB7 will have no effect on the pin

In the one-shot mode, writing into the high order latch has no effect on the operation of T1. However, it will be necessary to assure that the low order latch contains the proper data before initiating the count-down with a "write T1C-H" operation. When the processor writes into the high-order counter, the T1 interrupt flag will be cleared, the contents of the low-order latch will be transferred into the low-order counter, and the timer will begin to decrement at system clock rate. If the PB7 output is enabled, this signal will go low on the phase two following the write operation. When the counter reaches zero, the T1 interrupt flag will be set, the IRQ pin will go low (interrupt enabled), and the signal on PB7 will go high. At this time the counter will continue to decrement at system clock rate. This allows the system processor to read the contents of the counter to determine the time since interrupt. However, the T1 interrupt flag cannot be set again unless it has been cleared.

Free-Running Mode. The most important advantages associated with the latches in T1 are the ability to produce a continuous series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "free-running" mode.

In the free-running mode (ACR6 = 1), the interrupt flag is set and the signal on PB7 is inverted each time the counter reaches zero. However, instead of continuing to decrement from zero after a time-out the timer automatically transfers the contents of the latch into the counter (16 bits) and continues to decrement from there. The interrupt flag can be cleared by writing T1C-H, by reading T1C-L, or by writing directly into the flag as described below. However, it is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out

All interval timers in the 6500 family devices are "re-triggerable." Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer 1 will operate in this manner if the processor writes into the high order counter (T1C-H). However, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out in process. Instead, the data loaded into the latches will determine the length of the next time-out period.

Timer 2 (T2)

Timer 2 operates as an interval timer (in the "one-shot" mode only), or as a counter for negative pulses on the PB6 peripheral pin. A single control bit is provided in the Auxiliary Control Register to select between these two modes. This timer is comprised of a "write only" low-order latch (T2L-L), a "read-only" low-order counter and a read/write high-order counter. The counter registers act as a 16-bit counter which decrements at $\Phi 2$ rate.

Timer 2 addressing is summarized in Table 5.

Table 5. T2 Addressing

| RS3 | RS2 | RS1 | RS0 | R/W = 0 | R/W = 1 |
|-----|-----|-----|-----|--|-----------------------------------|
| H | L | L | L | Write T2L-L | Read T2-L Clear Interrupt flag |
| H | L | L | H | Write T2C-H Transfer T2L-L to T2C-L Clear Interrupt flag | Read T2C-H |

T2 Interval Timer Mode. As an interval timer, T2 operates in the "one shot" mode similar to T1. In this mode, T2 provides a single interrupt for each "write T2C-H" operation. After timing out, the counter will continue to decrement. However, setting of the interrupt flag will be disabled after initial time-out so that it will not be set by the counter continuing to decrement through zero. The processor must rewrite T2C-H to enable setting of the interrupt flag. The interrupt flag is cleared by reading T2C-L or by writing T2C-H

T2 Pulse-Counting Mode. In the pulse-counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2C-H clears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T2 reaches zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2C-H to allow the interrupt flag to set on subsequent down-counting operations. The pulse must be low on the leading edge $\Phi 2$.

Shift Register (SR)

The Shift Register (SR) performs serial data transfers into and out of the CB2 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the CB1 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB1 pin for controlling shifting in external devices. The control bits which allow control of the various shift register operating modes are located in the Auxiliary Control Register.

These bits can be set and cleared by the system processor to select one of the operating modes.

SR Input Modes. Bit 4 of the Auxiliary Control Register selects the input or output modes. There are three input modes and four output modes, differing primarily in the source of the pulses which control the shifting operation. With ACR4 = 0 the input modes are selected by ACR3 and ACR2 as shown in Table 6.

Table 6. SR Input Mode Selection

| ACR4 | ACR3 | ACR2 | Mode |
|------|------|------|---|
| 0 | 0 | 0 | Shift Register Disabled |
| 0 | 0 | 1 | Shift in under control of Timer 2 |
| 0 | 1 | 0 | Shift in at System Clock Rate |
| 0 | 1 | 1 | Shift in under control of external input pulses |

SR Output Modes. The four Shift Register Output Modes are selected by setting the Input/Output Control Bit (ACR4) to a logic 1 and then selecting the specific output mode with ACR3 and ACR2. In each of these modes the Shift Register shifts data out of Bit 7 to the CB2 pin. At the same time the contents of Bit 7 are shifted back into Bit 0. As in the input modes, CB1 is used either as an output to provide shifting pulses out or as an input to allow shifting from an external pulse. The four modes are shown in Table 7.

Table 7. SR Output Mode Selection

| ACR4 | ACR3 | ACR2 | Mode |
|------|------|------|---|
| 1 | 0 | 0 | Shift out—Free-running mode. Shift rate controlled by T2. |
| 1 | 0 | 1 | Shift out—Shift rate controlled by T2. Shift pulses generated on CB1. |
| 1 | 1 | 0 | Shift out at system clock rate. |
| 1 | 1 | 1 | Shift out under control of an external pulse. |

Interrupt Control

Controlling interrupts within the 6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signalling to the processor that an active interrupt exists. Interrupt flags are set by interrupting conditions which exist within the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt, the microprocessor must examine these flags in order from highest to lowest priority. This is accomplished by

reading the flag register into the processor accumulator, shifting this register either right or left and then using conditional branch instructions to detect an active interrupt.

Associated with each interrupt flag is an interrupt enable bit. This bit can be set or cleared by the processor to enable interrupting the processor from the corresponding interrupt flag. If an interrupt flag is set to a logic 1 by an interrupting condition, and the corresponding interrupt enable bit is set to a 1, the Interrupt Request Output (\overline{IRQ}) will go low. \overline{IRQ} is an "open-collector" output which can be "wire-ORed" with other devices in the system to interrupt the processor.

In the 6522, all the interrupt flags are contained in one register (see Table 8). In addition, Bit 7 of this register will be read as a logic 1 when an interrupt exists within the chip. This allows convenient polling of several devices within a system to locate the source of an interrupt.

Table 8. Interrupt Flags

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------------------|-------------------|----|----|-----|-----|----|-----|-----|
| Interrupt Flag Register | IRQ | T1 | T2 | CB1 | CB2 | SR | CA1 | CA2 |
| Interrupt Enable Register | Set/clear control | T1 | T2 | CB1 | CB2 | SR | CA1 | CA2 |

Interrupt Flag Register (IFR). The IFR is a read/bit-clear register. When the proper chip select and register signals are applied to the chip, the contents of this register are placed on the data bus. Bit 7 indicates the status of the \overline{IRQ} output. This bit corresponds to the logic function: $IRQ = IFR6 \times IER6 + IFR5 \times IER5 + IFR4 \times IER4 + IFR3 \times IER3 + IFR2 \times IER2 + IFR1 \times IER1 + IFR0 \times IER0$, where \times = logical AND, $+$ = logical OR.

Bits six through zero are latches which are set and cleared as shown in Table 9.

IFR Bit 7 is not a flag. Therefore, this bit is not directly cleared by writing a logic 1 into it. It can only be cleared by clearing all the flags in the register or by disabling all the active interrupts.

Interrupt Enable Register (IER). For each interrupt flag in IFR, there is a corresponding bit in the Interrupt Enable Register. The system processor can set or clear selected bits in this register to facilitate controlling individual interrupts without affecting others. This is accomplished by writing to address 1110 (IER address). If Bit 7 of the data placed on the system data bus during this write operation is a 0, each 1 in Bits 6 through 0 clears the corresponding bit in the Interrupt Enable Register. For each zero in bits 6 through 0, the corresponding bit is unaffected.

Table 9. Bits 6–0 of IFR

| Bit # | Set by | Cleared by |
|-------|---|---|
| 0 | Active transition of the signal on the CA2 pin. | Reading or writing the A Port Output Register (ORA) using address 0001. |
| 1 | Active transition of the signal on the CA1 pin. | Reading or writing the A Port Output Register (ORA) using address 0001. |
| 2 | Completion of eight shifts | Reading or writing the Shift Register. |
| 3 | Active transition of the signal on the CB2 pin. | Reading or writing the B Port Output Register. |
| 4 | Active transition of the signal on the CB1 pin. | Reading or writing the B Port Output Register |
| 5 | Time-out of Timer 2. | Reading T2 low order counter. Writing T2 high order counter. |
| 6 | Time-out of Timer 1. | Reading T1 low order counter. Writing T1 high order latch. |

Setting selected bits in the IER is accomplished by writing to the same address with Bit 7 in the data word set to a logic 1. In this case, each 1 in Bits 6 through 0 will set the corresponding bit. For each zero, the corresponding bit will be unaffected. This individual control of the setting and clearing operations allows convenient control of interrupts during system operation.

In addition to setting and clearing IER bits, the processor can read the contents of this register by placing the proper address on the register select and chip select inputs with the R/W line high. Bit 7 will be read as a logic 0.

Function Control

Control of the various functions and operating modes within the 6522 is accomplished primarily through two registers, the Peripheral Control Register (PCR), and the Auxiliary Control Register (ACR). The PCR is used primarily to select the operating mode for the four peripheral control pins. The Auxiliary Control Register selects the operating mode for the interval timers (T1, T2), and the Shift Register (SR).

Peripheral Control Register (PCR). The Peripheral Control Register is organized as shown in Figure 3.

Figure 3. PCR Organization

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-------------|---|-------------|-------------|---|-------------|---|---|
| Function | CB2 Control | | CB1 Control | CA2 Control | | CA1 Control | | |

Each of these functions is discussed in detail below.

1. CA1 Control

Bit 0 of the PCR selects the active transition of the input signal applied to the CA1 interrupt input pin. If this bit is a logic 0, the CA1 interrupt flag will be set by a negative transition (high to low) of the signal on the CA1 pin. If PCR0 is a logic 1, the flag will be set by a positive transition.

2. CA2 Control

The CA2 pin can be programmed to act as an interrupt input or as a peripheral control output. As an input, CA2 operates in two modes, differing primarily in the methods available for resetting the interrupt flag. Each of these two input modes can operate with either a positive or a negative active transition as described above for CA1.

In the output mode, the CA2 pin combines the operations performed on the CA2 and CB2 pins of the 6520. This added flexibility allows the processor to perform a normal "write" handshaking in a system which uses CB1 and CB2 for the serial operations described above. The CA2 operating modes are selected as shown in Table 10.

In the independent input mode, writing or reading the ORA register has no effect on the CA2 interrupt flag. This flag must be cleared by writing a logic 1 into the appropriate IFR bit. This mode allows the processor to handle interrupts which are independent of any operations taking place on the peripheral I/O ports.

3. CB1 Control

Control of the active transition of the CB1 input signal operates in exactly the same manner as that described above for CA1. If the Shift Register function has been enabled, CB1 will act as an input or output for the shift register clock signals. In this mode the CB1 interrupt flag will still respond to the selected transition of the signal on the CB1 pin.

Table 10. CA2 Operating Mode Selection

| PCR3 | PCR2 | PCR1 | Mode |
|------|------|------|--|
| 0 | 0 | 0 | Input mode. Set CA2 interrupt flag (IFR0) on a negative transition of the input signal. Clear IFR0 on a read or write of the Peripheral A Output Register. |
| 0 | 0 | 1 | Independent interrupt input mode. Set IFR0 on a negative transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 interrupt flag. |
| 0 | 1 | 0 | Input mode. Set CA2 interrupt flag on a positive transition of the CA2 input signal. Clear the IFR0 with a read or write of the Peripheral A Output Register. |
| 0 | 1 | 1 | Independent interrupt input mode. Set IFR0 on a positive transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 interrupt flag. |
| 1 | 0 | 0 | Handshake output mode. Set CA2 output low on a read or write of the Peripheral A Output Register. Reset CA2 high with an active transition on CA1. |
| 1 | 0 | 1 | Pulse Output mode. CA2 goes low for one cycle following a read or write of the Peripheral A Output Register. |
| 1 | 1 | 0 | Manual output mode. The CA2 output is held low in this mode. |
| 1 | 1 | 1 | Manual output mode. The CA2 output is held high in this mode. |

4. CB2 Control

With the serial port disabled, operation of the CB2 pin is a function of the three high-order bits of the PCR. The CB2 modes are very similar to those described previously for CA2, and are selected as shown in Table 11.

Table 11. CB2 Operating Mode Selection

| PCR7 | PCR6 | PCR5 | Mode |
|------|------|------|---|
| 0 | 0 | 0 | Interrupt input mode. Set CB2 interrupt flag (IFR3) on a negative transition of the CB2 input signal. Clear IFR3 on a read or write of the Peripheral B Output Register. |
| 0 | 0 | 1 | Independent interrupt input mode. Set IFR3 on a negative transition of the CB2 input signal. Reading or writing ORB does not clear the CA2 interrupt flag. |
| 0 | 1 | 0 | Input mode. Set CB2 interrupt flag on a positive transition of the CB2 input signal. Clear the CB2 interrupt flag on a read or write of ORB. |
| 0 | 1 | 1 | Independent input mode. Set IFR3 on a positive transition of the CB2 input signal. Reading or writing ORB does not clear the CB2 interrupt flag. |
| 1 | 0 | 0 | Handshake output mode. Set CB2 low on a write ORB operation. Reset CB2 high with an active transition of the CB1 input signal. |
| 1 | 0 | 1 | Pulse output mode. Set CB2 low for one cycle following a write ORB operation. |
| 1 | 1 | 0 | Manual output mode. The CB2 output is held low in this mode. |
| 1 | 1 | 1 | Manual output mode. The CB2 output is held high in this mode. |

Auxiliary Control Register (ACR). Many of the functions in the Auxiliary Control Register have been discussed previously. However, a summary of this register is presented here as a convenient reference. ARC organization is shown in Figure 4.

Figure 4. ACR Organization

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|------------|------------|------------------------|-----------------|-----------------|---|---|---|
| Function | T1 Control | T2 Control | Shift Register Control | PB Latch Enable | PA Latch Enable | | | |

Each of these functions is described in detail below.

1. PA Latch Enable

The 6522 provides input latching on both the PS and PB ports. In this mode, the data present on the peripheral A input pins will be latched within the chip when the CA1 interrupt flag is set. Reading the PA port will result in these latches being transferred into the processor. As long as the CA1 interrupt flag is set, the data on the peripheral pins can change without affecting the data in the latches. This input latching can be used with any of the CA2 input or output modes.

It is important to note that on the PA port, the processor always reads the data on the peripheral pins (as reflected in the latches). For output pins, the processor still reads the latches. This may or may not reflect the data currently in the ORA. Proper system operation requires careful latching on the part of the system designer if input latching is combined with output pins on the peripheral ports.

Input latching is enabled by setting Bit 0 in the Auxiliary Control Register to a logic 1. As long as this bit is a 0, the latches will directly reflect the data on the pins.

2. PB Latch Enable

Input latching on the PB port is controlled in the same manner as that described for the PS port. However, with the Peripheral B port, the input latch will store either the voltage on the pin or the contents of the Output Register (ORB), depending on whether the pin is programmed to act as an input or an output. As with the PA port, the processor always reads the input latches.

3. Shift Register (SR) Control

The Shift Register operating mode is selected as shown in Table 12.

Table 12. SR Operating Mode Selection

| ACR4 | ACR3 | ACR2 | Mode |
|------|------|------|--|
| 0 | 0 | 0 | Shift Register Disabled. |
| 0 | 0 | 1 | Shift in Under Control of Timer 2. |
| 0 | 1 | 0 | Shift in Under Control of System Clock. |
| 0 | 1 | 1 | Shift in Under Control of External Clock Pulses. |
| 1 | 0 | 0 | Free-running Output at Rate Determined by Timer 2. |
| 1 | 0 | 1 | Shift Out Under Control of Timer 2. |
| 1 | 1 | 0 | Shift Out Under Control of the System Clock. |
| 1 | 1 | 1 | Shift Out Under Control of External Clock Pulses. |

4. T2 Control

If ACR5 = 0, T2 acts as an interval timer in the one-shot mode. If ACR5 = 1, Timer 2 acts to count a predetermined number of pulses on pin PB6.

5. T1 Control

Timer 1 operates in the one-shot or free-running mode with the PB7 output control enabled or disabled. These modes are selected as shown in Table 13.

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|-----------------------------|-----------|--------------|------|
| Supply Voltage | V_{CC} | -0.3 to +7.0 | Vdc |
| Input Voltage | V_{in} | -0.3 to +7.0 | Vdc |
| Operating Temperature Range | T_A | 0 to +70 | °C |
| Storage Temperature Range | T_{stg} | -55 to +150 | °C |

Table 13. T1 Mode Selection

| ACR7 | ACR6 | Mode |
|------|------|--|
| 0 | 0 | One-shot Mode- Output to PB7 Disabled. |
| 0 | 1 | Free-running Mode- Output to PB7 Disabled. |
| 1 | 0 | One-shot Mode- Output to PB7 Enabled. |
| 1 | 1 | Free-running Mode. Output to PB7 Enabled. |

CAUTION

This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

DC CHARACTERISTICS $V_{CC} = 5.0\text{ V} \pm 5\%$, $V_{SS} = 0$, $T_A = 0$ to +70 °C (unless otherwise noted)

| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|-----------|---------------------------------------|--------------|---------------|-----------------|--------------------------------------|---|
| V_{IH} | Input High Voltage (normal operation) | +2.4 | | V_{CC} | Vdc | |
| V_{IL} | Input Low Voltage (normal operation) | -0.3 | | +0.4 | Vdc | |
| I_{IN} | Input Leakage Current | | ± 1.0 | ± 2.5 | µA _{dc} | $V_{in} = 0$ to 5 Vdc R/W, \overline{RES} , RS0, RS1, RS2, RS3, CS1, $\overline{CS2}$, CA1, Φ 2 |
| I_{TST} | Off-State Input Current | | ± 2.0 | ± 10 | µA _{dc} | $V_{in} = .4$ to 2.4 V $V_{CC} = \text{Max}$, D0 to D7 |
| I_{IH} | Input High Current | -100 | -250 | | µA _{dc} | $V_{IH} = 2.4$ V PA0 - PA7, CA2, PB0 - PB7, CB1, CB2 |
| I_{IL} | Input Low Current | | -1.0 | -1.6 | mA _{dc} | $V_{IL} = 0.4$ Vdc PA0 - PA7, CA2, PB0 - PB7, CB1, CB2 |
| V_{CH} | Output High Voltage | 2.4 | | | Vdc | $V_{CC} = \text{min}$, $I_{load} = -100$ µA _{dc} PA0 - PA7, CA2, PB0 - PB7, CB1, CB2 |
| V_{OL} | Output Low Voltage | | | +0.4 | Vdc | $V_{CC} = \text{min}$, $I_{load} = 1.6$ mA _{dc} |
| I_{OH} | Output High Current (sourcing) | -100 -3.0 | -1000 -5.0 | | µA _{dc} mA _{dc} | $V_{OH} = 2.4$ V $V_{OH} = 1.5$ V, PB0 - PB7, CB1, CB2 |
| I_{OL} | Output Low Current (sinking) | 1.6 | | | mA _{dc} | $V_{OL} = 0.4$ Vdc. |
| I_{off} | Output Leakage Current (off state) | | 1.0 | 10 | µA _{dc} | \overline{IRQ} |
| C_{in} | Input Capacitance | | | 7.0 10 20 | pF pF pF | $T_A = 25$ °C, $f = 1$ Mhz R/W, \overline{RES} , RE0, RS1, RS2, RS3, CS1, CS2 D0 - D7, PA0 - PA7, CA2, PB0 - PB7, CB1, CB2 Φ 2 input |
| C_{out} | Output Capacitance | | | 10 | pF | $T_A = 25$ °C, $f = 1$ Mhz |
| P_d | Power Dissipation | | | 1000 | MW | |

READ TIMING CHARACTERISTICS




Figure 21.

WRITE TIMING CHARACTERISTICS




Figure 22.

I/O TIMING CHARACTERISTICS




Figure 23.

AC CHARACTERISTICS $T_A = 0^\circ\text{C to } +17^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$ (unless otherwise specified)

| Symbol | Parameter | Min | Typ | Max | Unit |
|----------------------|---|------|-----|-----|---------------|
| T_{ACR} | READ CYCLE (Figure 22, loading 130 pF and one TTL load) Delay Time, Address Valid to Clock Positive Transition | 180 | | | nS |
| T_{CDR} | Delay Time, Clock Positive Transition to Data Valid on Bus | | | 395 | nS |
| T_{PCR} | Peripheral Data Setup Time | 300 | | | nS |
| T_{HR} | Data Bus Hold Time | 10 | | | nS |
| T_{RC} T_{RF} | Rise and Fall Time For Clock Input | | | 25 | nS |
| T_C | WRITE CYCLE (Figure 22) Enable Pulse Width | 0.47 | | 25 | |
| T_{ACW} | Delay Time, Address Valid to Clock Positive Transition | 180 | | | nS |
| T_{DCW} | Delay Time, Data Valid to Clock Negative Transition | 300 | | | nS |
| T_{WCW} | Delay Time, Read/Write Negative Transition to Clock Positive Transition | 180 | | | nS |
| T_{HW} | Data Bus Hold Time | 10 | | | nS |
| T_{CPW} | Delay Time, Enable Negative Transition to Peripheral Data Valid | | | 1.0 | μS |
| T_{CMOS} | Delay Time, Clock Negative Transition to Peripheral Data Valid CMOS ($V_{CC} - 30\%$) | | | 2.0 | μS |

Peripheral Interface Characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
|------------------|--|-----|-----|-----|------|
| T _{RF} | Rise and Fall Time For CA1, CB1, CA2 and CB2 Input Signals. | | | 1.0 | μS |
| T _{CA2} | Delay Time, Clock Negative Transition to CA2 Negative Transition (Read Handshake or Pulse Mode). | | | 1.0 | μS |
| T _{RS1} | Delay Time, Clock Negative Transition to CA2 Positive Transition (Pulse Mode). | | | 1.0 | μS |
| T _{RS2} | Delay Time, CA1 Active Transition to CA2 Positive Transition (Handshake Mode). | | | 2.0 | μS |
| T _{WH5} | Delay Time, Clock Positive Transition to CA2 or CB2 Negative Transition (Write Handshake). | | | 1.0 | μS |
| T _{DC} | Delay Time, Peripheral Data Valid to CB2 Negative Transition. | 0 | | 1.5 | μS |
| T _{RS3} | Delay Time, Clock Positive Transition to CA2 or CB2 Positive Transition (Pulse Mode). | | | 1.0 | μS |
| T _{RS4} | Delay Time, CB1 Active Transition to CA2 or CB2 Positive Transition (Handshake Mode). | | | 2.0 | μS |
| T _{IL} | Delay Time, Peripheral Data Valid to CA1 or CB1 Active Transition (Input Latching). | 300 | | | nS |
| T _{SR1} | Delay Time, CB1 Negative Transition to CB2 Data Valid (Internal SR Clock, Shift Out). | | | 300 | nS |
| T _{SR2} | Delay Time, Negative Transition of CB1 Input Clock to CB2 Data Valid (External Clock, Shift Out). | | | 300 | nS |
| T _{SR3} | Delay Time, CB2 Data Valid to Positive Transition of CB1 Clock (Shift In, Internal or External Clock). | | | 300 | nS |
| T _{IPW} | Pulse Width – PB6 Input Pulse | 2 | | | μS |
| T _{ICW} | Pulse Width – CB1 Input Clock | 2 | | | μS |
| I _{PS} | Pulse Spacing – PB6 Input Pulse | 2 | | | μS |
| I _{CS} | Pulse Spacing – CB1 Input Pulse | 2 | | | μS |



6523 Tri-Port Interface

- 24 Individually Programmable I/O Lines
- Completely Static Operation
- Two TTL Drive Capability
- 6 Directly Addressable Registers
- 1 MHz, 2 MHz

DESCRIPTION

The 6523 TRI-PORT Interface (TPI) is designed to simplify the implementation of complex I/O operations in microcomputer systems. The 6523 can provide 24 individually programmable I/O lines.


6523 ADDRESSING

| 6523 Registers (Direct Addressing) | | |
|------------------------------------|----|----------------------------------|
| *000 | R0 | PRA – Port Register A |
| 001 | R1 | PRB – Port Register B |
| 010 | R2 | PRC – Port Register C |
| 011 | R3 | DDRA – Data Direction Register A |
| 100 | R4 | DDRB – Data Direction Register B |
| 101 | R5 | DDRC – Data Direction Register C |
| 110 | | Illegal State |
| 111 | | Illegal State |


Note

*RS2, RS1, RS0 respectively


ORDER NUMBER



PIN CONFIGURATION



INTERNAL ARCHITECTURE



ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Voltage | Unit |
|-----------------------------|-----------|--------------|------|
| Supply Voltage | V_{CC} | -0.3 to +7.0 | Vdc |
| Input Voltage | V_{in} | -0.3 to +7.0 | Vdc |
| Operating Temperature Range | T_A | 0 to +70 | °C |
| Storage Temperature Range | T_{stg} | -55 to +150 | °C |

CAUTION

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$, $T_A = 0^\circ$ to 70°C)


| Symbol | Characteristic | Min | Typ | Max | Unit |
|-----------|--|----------|-----------|-----------|-----------------|
| V_{IH} | Input High Voltage (Normal Operating Levels) | +2.0 | | V_{CC} | Vdc |
| V_{IL} | Input Low Voltage (Normal Operating Levels) | -0.3 | | +0.8 | Vdc |
| I_{IN} | Input Leakage Current $V_{IN} = 0$ to 5.0 Vdc WRITE \overline{RST} , \overline{CS} , RS_0 - RS_2 | 0 | ± 1.0 | ± 2.5 | μAdc |
| I_{TSI} | Three-State (Off State Input Current) ($V_{in} = 0.4$ to 2.4 Vdc , $V_{CC} = \text{max}$) D0-D7 | 0 | ± 2.0 | ± 10 | μAdc |
| V_{OH} | Output High Voltage ($V_{CC} = \text{min}$, Load = $200\ \mu\text{Adc}$) | 2.4 | 3.5 | V_{CC} | Vdc |
| V_{OL} | Output Low Voltage ($V_{CC} = \text{min}$, Load = 3.2 mAdc) | V_{SS} | .2 | +0.4 | Vdc |
| I_{OH} | Output High Current (Sourcing) ($V_{OH} = 2.4\text{ Vdc}$) | -200 | -1000 | | μAdc |
| I_{OL} | Output Low Current (Sinking) ($V_{OL} = 0.4\text{ Vdc}$) | 3.2 | | | mAdc |
| I_{CC} | Supply Current | | 55 | 100 | mA |
| C_{in} | Input Capacitance ($V_{in} = 0$, $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$) D0-D7, PA0-PA7, PB0-PB7, PC0-PC7, WRITE \overline{RST} , RS_0 - RS_2 , \overline{CS} | | 7 | 10 | pF |
| C_{out} | Output Capacitance ($V_{in} = 0$, $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$) | | 7 | 10 | pF |

Note


Negative sign indicates outward current flow, positive indicates inward flow.

TIMING DIAGRAMS

READ CYCLE



WRITE CYCLE



WRITE CYCLE

| Symbol | Parameter | 1 MHz | | 2 MHz | | Units |
|-----------------|------------------------------|-------|-----|-------|-----|-------|
| | | Min | Max | Min | Max | |
| t _{WS} | Write Cycle Time | 700 | | 350 | | μS |
| t _{AW} | Address to write set-up time | 0 | | 0 | | μS |
| t _W | Write Pulse Width | 450 | | 225 | | μS |
| t _{WR} | Write Release Time | 250 | | 150 | | μS |
| t _{DW} | Data to Write Overlap | 150 | | 75 | | μS |
| t _{DH} | Data Hold | 50 | | 40 | | μS |
| t _{WD} | Write to Peripheral Output | 1000 | | 500 | | μS |

READ CYCLE

| Symbol | Parameter | 1 MHz | | 2 MHz | | Units |
|------------------|---------------------------------|-------|-----|-------|-----|-------|
| | | Min | Max | Min | Max | |
| t _{RC} | Read Cycle Time | 700 | | 350 | | μS |
| t _{ACC} | Access time | 450 | | 225 | | μS |
| t _{CO} | Chip Select to Output Valid | 450 | | 225 | | μS |
| t _{OTD} | Chip Deselected to Output Off | 0 | 100 | 0 | 100 | μS |
| t _{OHA} | Output Hold From Address Change | 50 | | 50 | | μS |
| t _{PDS} | Peripheral Data Setup Time | 120 | | 60 | | μS |
| t _{PDH} | Peripheral Data Hold Time | 0 | | 0 | | μS |
| t _{AWR} | Write to Address Setup | 0 | | 0 | | μS |
| t _{WAR} | Write to Address Hold | 0 | | 0 | | μS |



6525 Tri-Port Interface

- 24 Individually Programmable I/O Lines or 16 I/O Lines, 2 Handshake Lines and 5 Interrupt Inputs
- Priority or Non-Priority Interrupts
- Automatic Handshaking
- Completely Static Operation
- Two TTL Drive Capability
- 8 Directly Addressable Registers
- 1 MHz, 2 MHz and 3 MHz Operation

DESCRIPTION


The 6525 TRI-PORT Interface (TPI) is designed to simplify the implementation of complex I/O operations in microcomputer systems. It combines two dedicated 8-bit I/O ports with a third 8-bit port programmable for either normal I/O operation or priority interrupt/handshaking control. Depending on the mode selected, the 6525 can provide 24 individually programmable I/O lines or 16 I/O lines, 2 handshake lines and 5 priority interrupt inputs.

6525 ADDRESSING

| 6525 Registers (Direct Addressing) | | |
|------------------------------------|----|--|
| *000 | R0 | PRA – Port Register A |
| 001 | R1 | PRB – Port Register B |
| 010 | R2 | PRC – Port Register C |
| 011 | R3 | DDRA – Data Direction Register A |
| 100 | R4 | DDRB – Data Direction Register B |
| 101 | R5 | DDRC – Data Direction Register C/ Interrupt Mask Register |
| 110 | R6 | CR – Control Register |
| 111 | R7 | AIR – Active Interrupt Register |

Note
*RS2, RS1, RS0 respectively


ORDER NUMBER



PIN CONFIGURATION

| 6525 | | | |
|-------|----|----|-----|
| VSS | 1 | 40 | DB7 |
| PA0 | 2 | 39 | DB6 |
| PA1 | 3 | 38 | DB5 |
| PA2 | 4 | 37 | DB4 |
| PA3 | 5 | 36 | DB3 |
| PA4 | 6 | 35 | DB2 |
| PA5 | 7 | 34 | DB1 |
| PA6 | 8 | 33 | DB0 |
| PA7 | 9 | 32 | PC7 |
| PB0 | 10 | 31 | PC6 |
| PB1 | 11 | 30 | PC5 |
| PB2 | 12 | 29 | PC4 |
| PB3 | 13 | 28 | PC3 |
| PB4 | 14 | 27 | PC2 |
| PB5 | 15 | 26 | PC1 |
| PB6 | 16 | 25 | PC0 |
| PB7 | 17 | 24 | RS0 |
| CS | 18 | 23 | RS1 |
| WRITE | 19 | 22 | RS2 |
| VDD | 20 | 21 | RST |

6525 INTERNAL ARCHITECTURE



ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Voltage | Unit |
|-----------------------------|-----------|--------------|------|
| Supply Voltage | V_{CC} | -0.3 to +7.0 | Vdc |
| Input Voltage | V_{in} | -0.3 to +7.0 | Vdc |
| Operating Temperature Range | T_A | 0 to +70 | °C |
| Storage Temperature Range | T_{stg} | -55 to +150 | °C |

CAUTION

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$, $T_A = 0^\circ$ to 70°C)


| Symbol | Characteristic | Min | Typ | Max | Unit |
|-----------|--|----------|-----------|-----------|---------------|
| V_{IH} | Input High Voltage (Normal Operating Levels) | +2.0 | 1.5 | V_{CC} | Vdc |
| V_{IL} | Input Low Voltage (Normal Operating Levels) | -0.3 | 1.2 | +0.8 | Vdc |
| I_{IN} | Input Leakage Current $V_{IN} = 0$ to 5.0 Vdc WRITE \overline{RST} , \overline{CS} , RS_0 - RS_2 | 0 | ± 1.0 | ± 2.5 | μA |
| I_{TSI} | Three-State (Off State Input Current) ($V_{in} = 0.4$ to 2.4 Vdc, $V_{CC} = \text{max}$) D0-D7, PA0-PA7, PB0-PB7, PC0-PC7 | 0 | ± 2.0 | ± 10 | μA |
| V_{OH} | Output High Voltage ($V_{CC} = \text{min}$, Load = 200 μA) | 2.4 | 3.5 | V_{CC} | Vdc |
| V_{OL} | Output Low Voltage ($V_{CC} = \text{min}$, Load = 3.2 mA) | V_{SS} | 0.2 | +0.4 | Vdc |
| I_{OH} | Output High Current (Sourcing) ($V_{OH} = 2.4\text{ Vdc}$) | -200 | -1000 | | μA |
| I_{OL} | Output Low Current (Sinking) ($V_{OL} = 0.4\text{ Vdc}$) | 3.2 | | | mA |
| I_{CC} | Supply Current | | 55 | 100 | mA |
| C_{in} | Input Capacitance ($V_{in} = 0$, $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$) D0-D7, PA0-PA7, PB0-PB7, PC0-PC7, WRITE \overline{RST} , RS_0 - RS_2 , \overline{CS} | | 7 | 10 | pF |
| C_{out} | Output Capacitance ($V_{in} = 0$, $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$) | | 7 | 10 | pF |
| I_{IL} | Input Low Current ($V_{IL} = 0.4\text{ Vdc}$) | | -2.0 | -3.2 | mA |
| I_{IH} | Input High Current ($V_{IH} = 2.4\text{ Vdc}$) | -200 | -500 | | μA |

Note


Negative sign indicates outward current flow, positive indicates inward flow.

TIMING DIAGRAMS

READ CYCLE



WRITE CYCLE



WRITE CYCLE

| Symbol | Parameter | 1 MHz | | 2 MHz | | 3 MHz | | Units |
|----------|------------------------------|-------|-----|-------|-----|-------|-----|-------|
| | | Min | Max | Min | Max | Min | Max | |
| t_W | Write Cycle Time | 700 | | 350 | | 220 | | nS |
| t_{AW} | Address to write set-up time | 0 | | 0 | | 0 | | nS |
| t_{WP} | Write Pulse Width | 450 | | 225 | | 160 | | nS |
| t_{WR} | Write Release Time | 0 | | 0 | | 0 | | nS |
| t_{DW} | Data to Write Overlap | 150 | | 75 | | 75 | | nS |
| t_{DH} | Data Hold | 50 | | 40 | | 40 | | nS |
| t_{WD} | Write to Peripheral Output | 1000 | | 500 | | 330 | | nS |

READ CYCLE

| Symbol | Parameter | 1 MHz | | 2 MHz | | 3 MHz | | Units |
|-----------|---------------------------------|-------|-----|-------|-----|-------|-----|-------|
| | | Min | Max | Min | Max | Min | Max | |
| t_{RC} | Read Cycle Time | 700 | | 350 | | 220 | | nS |
| t_{ACC} | Access time | 450 | | 225 | | 160 | | nS |
| t_{CO} | Chip Select to Output Valid | 450 | | 225 | | 160 | | nS |
| t_{OTD} | Chip Deselected to Output Off | 0 | 100 | 0 | 100 | 0 | 100 | nS |
| t_{OHA} | Output Hold From Address Change | 50 | | 50 | | 50 | | nS |
| t_{PDS} | Peripheral Data Before Read | 120 | | 60 | | 40 | | nS |
| t_{PDH} | Peripheral Data After Read | 0 | | 0 | | 0 | | nS |
| t_{AWR} | Write to Address Setup | 0 | | 0 | | 0 | | nS |
| t_{WAR} | Write to Address Hold | 0 | | 0 | | 0 | | nS |

6525 Control Registers

CR

| | | | | | | | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----|----|
| CB ₁ | CB ₀ | CA ₁ | CA ₀ | IE ₄ | IE ₃ | IP | MC |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----|----|

AIR

| | | | | |
|----------------|----------------|----------------|----------------|----------------|
| A ₄ | A ₃ | A ₂ | A ₁ | A ₀ |
|----------------|----------------|----------------|----------------|----------------|

DDRC

| | | | | |
|----------------|----------------|----------------|----------------|----------------|
| M ₄ | M ₃ | M ₂ | M ₁ | M ₀ |
|----------------|----------------|----------------|----------------|----------------|

When MC = 1

PRC

| | | | | | | | |
|----|----|------------------|----------------|----------------|----------------|----------------|----------------|
| CB | CA | \overline{IRQ} | I ₄ | I ₃ | I ₂ | I ₁ | I ₀ |
|----|----|------------------|----------------|----------------|----------------|----------------|----------------|

When MC = 1

CA, CB Functional Description**CA OUTPUT MODES**

| CA ₁ | CA ₀ | Mode | Description |
|-----------------|-----------------|------------------------|---|
| 0 | 0 | "Handshake" on Read | CA is set high on an active transition of the I ₃ interrupt input signal and set low by a microprocessor "Read A Data" operation. This allows positive control of data transfers from the peripheral device to the microprocessor. |
| 0 | 1 | Pulse Output | CA goes low for 1 μ S after a "Read A Data" operation. This pulse can be used to signal the peripheral device that data was taken. |
| 1 | 0 | Manual Output | CA set low. |
| 1 | 1 | Manual Output | CA set high. |

CB OUTPUT MODES

| CB ₁ | CB ₀ | Mode | Description |
|-----------------|-----------------|-------------------------|---|
| 0 | 0 | "Handshake" on Write | CB is set low on microprocessor "Write B Data" operation and is set high by an active transition of the I ₄ interrupt input signal. This allows positive control of data transfers from the microprocessor to the peripheral device. |
| 0 | 1 | Pulse Output | CB goes low for 1 μ S after a microprocessor "Write B Data" operation. This can be used to signal the peripheral device that data is available. |
| 1 | 0 | Manual Output | CB set low. |
| 1 | 1 | Manual Output | CB set high. |

INTERRUPT MASK REGISTER DESCRIPTION

When the Interrupt Mode is selected (MC = 1), the Data Direction Register for Port C (DDRC) is used to enable or disable a corresponding interrupt input. For example: If M₀ = 0 then I₀ is disabled and any I₀ interrupt latched in the interrupt latch register will not be transferred to the AIR and will not cause IRQ to go low. The interrupt latch can be cleared by writing a zero to the appropriate bit in PRC.

PORT REGISTER C DESCRIPTION

Port Register C (PRC) can operate in two modes. The mode is controlled by bit MC in register CR. When MC = 0, PRC is a standard I/O port, operating identically to PRA & PRB. If MC = 1, then port register C is used for handshaking and priority interrupt input and output.

PRC When MC = 0:

| | | | | | | | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| PC ₇ | PC ₆ | PC ₅ | PC ₄ | PC ₃ | PC ₂ | PC ₁ | PC ₀ |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|

PRC When MC = 1:

| | | | | | | | |
|----|----|-------------------------|----------------|----------------|----------------|----------------|----------------|
| CB | CA | $\overline{\text{IRQ}}$ | I ₄ | I ₃ | I ₂ | I ₁ | I ₀ |
|----|----|-------------------------|----------------|----------------|----------------|----------------|----------------|


INTERRUPT EDGE CONTROL

Bits IE₄ and IE₃ in the control register (CR) are used to determine the active edge which will be recognized by the interrupt latch.

If IE₄ (IE₃) = 0 then I₄ (I₃) latch will be set on a negative transition of I₄ (I₃) input.

If IE_4 (IE_3) = 1 then I_4 (I_3) latch will be set on a positive transition of the I_4 (I_3) input.


All other interrupt latches (I_2 , I_1 , I_0) are set on a negative transition of the corresponding interrupt input.



Interrupt Latch Register

Clears on Read of AIR Using Following Equation

$$ILR \leftarrow ILR \oplus AIR$$



Active Interrupt Register

Clears following Read of AIR

Interrupt Priority Select

IP = 0 No Priority

IP = 1 Interrupts Prioritized



FUNCTIONAL DESCRIPTION

1. IP = 0 No Priority

All interrupt information latched into interrupt latch register (ILR) is immediately transferred into active interrupt register (AIR) and \overline{IRQ} is pulled low. Upon read of interrupt register the \overline{IRQ} is reset high and the appropriate bit(s) of the interrupt latch register is cleared by exclusive OR-ing. The ILR with AIR ($ILR \oplus AIR$). After the appropriate interrupt request has been serviced a Write to the AIR will clear it and initiate a new interrupt sequence if any interrupts were received during previous interrupt servicing. In this non-prioritized mode it is possible for two or more interrupts to occur simultaneously and be transferred to the AIR. If this occurs it is a software effort to recognize this and respond accordingly.

2. IP = 1 Interrupts Prioritized

In this mode the Interrupt Inputs are prioritized in the following order $I_4 > I_3 > I_2 > I_1 > I_0$

In this mode only one bit of the AIR can be set at any one time. If an interrupt occurs it is latched into the interrupt latch register, the \overline{IRQ} line is pulled low and the appropriate bit of the AIR is set. To understand fully the operation of the priority interrupts it is easiest to consider the following examples.

A. The first case is the simplest. A single interrupt occurs and the processor can service it completely before another interrupt request is received.

1. Interrupt I_1 is received.
2. Bit I_1 is set high in Interrupt Latch Register.
3. \overline{IRQ} is pulled low.
4. A_1 is set high.
5. Processor recognizes \overline{IRQ} and reads AIR to determine which interrupt occurred.
6. Bit I_1 is reset and \overline{IRQ} is reset to high.
7. Processor Services Interrupt and signals completion of Service routine by writing to AIR.
8. A_1 is reset low and interrupt sequence is complete.

B. The second case occurs when an interrupt has been received and a higher priority interrupt occurs. (See Note)

1. Interrupt I_1 is received.
2. Bit I_1 is set high on the Interrupt Latch Register.
3. \overline{IRQ} is pulled low and A_1 is set high.
4. Processor recognizes \overline{IRQ} and reads AIR to determine which interrupt occurred.
5. Bit I_1 is reset and \overline{IRQ} is reset high.
6. Processor begins servicing I_1 interrupt and the I_2 interrupt is received.
7. A_2 is set, A_1 is reset low and \overline{IRQ} is pulled low.
8. Processor has not yet completed servicing I_1 interrupt so this routine will be automatically stacked in 6500 stack queue when new \overline{IRQ} for I_2 of interrupt is received.
9. Processor reads AIR to determine I_2 interrupt occurrence and bit I_2 of interrupt latch is reset.
10. Processor services I_2 interrupt, clears A_2 by writing AIR and returns from interrupt. Returning from interrupt causes 650X processor to resume servicing I_1 interrupt.
11. Upon clearing A_2 bit in AIR, the A_1 bit will not be restored to a one. Internal circuitry will prevent a lower priority interrupt from interrupting the resumed I_1 .

C. The third case occurs when an interrupt has been received and a lower priority interrupt occurs.

1. Interrupt I_1 is received and latched.
2. \overline{IRQ} is pulled low and A_1 is set high.
3. Processor recognizes \overline{IRQ} and reads AIR to determine that I_1 interrupt occurred.
4. Processor logic servicing I_1 interrupt during which I_0 interrupt occurs and is latched.
5. Upon completion of I_1 interrupt routine the processor writes AIR to clear A_1 to signal 6525 that interrupt service is complete.

6. Latch I_0 interrupt is transferred to AIR and \overline{IRQ} is pulled low to begin new interrupt sequence.

NOTE

It was indicated that the 6525 will maintain Priority Interrupt information from previously serviced interrupts.

This is achieved by the use of an Interrupt Stack. This stack is pushed whenever a read of AIR occurs and is pulled whenever a write to AIR occurs. It is therefore important not to perform any extraneous reads or writes to AIR since this will cause extra and unwanted stack operations to occur.

The only time a read of AIR should occur is to respond to an interrupt request.

The only time a write of AIR should occur is to signal the 6525 that the interrupt service is complete.




6530 Memory, I/O, Timer Array

- 8-Bit Bidirectional Data Bus
- 1024 x 8 ROM
- 64 x 8 Static RAM
- 2 8-Bit Bidirectional Data Ports
- 2 Programmable Peripheral Data Direction Registers
- Programmable Interval Timer
- TTL & CMOS Compatible Peripheral Lines
- Programmable Timer Interrupt
- High-Impedance Three-State Data Pins
- Allows Up To 7K Contiguous Bytes of ROM Without External Decoding


DESCRIPTION

The 6530 is designed to operate in conjunction with a member of the 6500 microprocessor family. It is comprised of a mask-programmable 1024 x 8 ROM, a 64 x 8 static RAM, two software-controlled, 8-bit, bidirectional data ports and a software-programmable interval timer with interrupt. The two ports allow direct interfacing between the microprocessor and the peripheral device(s) while the timer is capable of timing in various intervals from 1 to 262,144 clock periods.

PIN CONFIGURATION



BLOCK DIAGRAM



Note
MCS = Ceramic package
MPS = Plastic package

INTERFACE SIGNAL DESCRIPTION

Reset ($\overline{\text{RES}}$)

During system initialization a Logic 0 on the $\overline{\text{RES}}$ input will cause a zeroing of all four I/O registers. This will cause all I/O buses to act as inputs, protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF state during Reset. Interrupt capability is disabled with the $\overline{\text{RES}}$ signal. The $\overline{\text{RES}}$ signal must be held low for at least one clock period when reset is required.

Input Clock

The input clock is a system Phase Two clock which can be either a low level clock ($V_{\text{IL}} < 0.4$, $V_{\text{IH}} > 2.4$) or high level clock ($V_{\text{IL}} < 0.2$, $V_{\text{IH}} = V_{\text{CC}} \pm 3\%$).

Read/Write (R/W)

The R/W signal is supplied by the microprocessor and is used to control the transfer of data between the microprocessor and the 6530. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the 6530. A low on the R/W pin allows a write by the processor (with proper addressing) to the 6530.

Interrupt Request ($\overline{\text{IRQ}}$)

The $\overline{\text{IRQ}}$ pin is an interrupt pin from the interval timer. This same pin, if not used as an interrupt, can be used as a peripheral I/O pin (PB7). When used as an interrupt, the pin should be set up as an input by the data direction register. The pin will be normally high with a low indicating an interrupt from the 6530. An external pull-up device is not required; however, if collector-ORed with other devices, the internal pullup may be omitted with a mask option.

Data Bus (D0-D7)

The 6530 has eight bi-directional data pins (D0-D7). These pins connect to the system's data lines and allow transfer of data to and from the microprocessor. The output buffers remain in the off state except when a Read operation occurs.

Peripheral Data Ports

The 6530 has 16 pins available for peripheral I/O operations. Each pin is individually programmable to act as either an input or an output. The 16 pins are divided into 2 8-bit ports, PA0-PA7 and PB0-PB7. PB5, PB6 and PB7 also have other uses which are discussed later. The pins are set up as an input by writing a 0 into the corresponding bit of the data direction register. A 1 into the data direction register will cause its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the 1 state and a pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor reads the peripheral pin. When the pe-

ripheral device gets information from the 6530, it receives data stored in the data register. The microprocessor will read correct information if the peripheral lines are greater than 2.0 volts for a 1 and less than 0.8 volts for a 0 as the peripheral pins are all TTL compatible.

Address Lines (A0-A9)

There are 10 address pins. In addition to these 10, there is the ROM SELECT pin. The above pins, A0-A9 and ROM SELECT, are always used as addressing pins. There are two additional pins which are mask-programmable and can be used either individually or together as CHIP SELECTS. They are pins PB5 and PB6. When used as peripheral data pins they cannot be used as chip selects.

INTERNAL ORGANIZATION

The 6530 is divided into four basic sections, RAM, ROM, I/O and timer. The RAM and ROM interface directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O Register.

ROM 1K Byte (8K Bits)

The 8K ROM is in a 1024 x 8 configuration. Lines A0-A9 and RS0 are needed to address the entire ROM. With the addition of CS1 and CS2, seven 6530's may be addressed, giving up to 7168 x 8 bits of available contiguous ROM.

RAM - 64 Bytes (512 Bits)

A 64 x 8 static RAM is contained in the 6530. It is addressed by A0-A5 (Byte Select), RS0, A6, A7, A8, A9 and, depending on the number of chips in the system, CS1 and CS2.

Internal Peripheral Registers

There are four internal registers, two data direction registers and two peripheral I/O data registers. The two data direction registers (A side and B side) control the direction of the data into and out of the peripheral pins. A 1 written into the Data Direction Register sets up the corresponding peripheral buffer pin as an output. Anything then written into the I/O Register will appear on that corresponding peripheral pin. A 0 written into the DDR inhibits the output buffer from transmitting data to or from the I/O Register. For example, a 1 loaded into DDRA Bit 3 sets up peripheral pin PA3 as an output. If a 0 had been loaded, PA3 would be configured as an input and remain in the high state. The two data I/O registers are used to latch data from the Data Bus during a Write operation until the peripheral device can read the data supplied by the microprocessor.

During a read operation the microprocessor is not reading the I/O Registers but is actually reading the peripheral data pins. For the peripheral data pins which are programmed

When reading the timer after an interrupt, A3 should be low so as to disable the $\overline{\text{IRQ}}$ pin. This is done to avoid future interrupts until after another Write timer operation.

ADDRESSING

Addressing of the 6530 offers many variations. The user may configure a system with RAM in lower memory, ROM in higher memory, and I/O registers with interval timers between the extremes. There are 10 address lines (A0-A9). In addition, there is the possibility of three additional address lines to be used as chip-selects and to distinguish between ROM, RAM, I/O and interval timer. Two of the additional lines are chip-selects (CS1 and CS2). The chip-select pins can also be PB5 and PB6. Whether the pins are used as chip-selects or peripheral I/O pins is a mask option and must be specified when ordering the part. Both pins act independently of each other in that either or both pins may be designated as a chip-select. The third additional

address line is RS0. The 6502 and 6530 in a two chip system would use RS0 to distinguish between ROM and non-ROM sections of the 6530. With the addressing pins available, a total of 7K contiguous ROM may be addressed with no external decode.

I/O Register - Timer Addressing

Figure 2 illustrates the address decoding for the internal elements and timer programming. Address line A2 distinguishes I/O registers from the timer. When A2 is high and I/O timer select is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 decode the desired register.

When the timer is selected, A1 and A0 decode the divide-by matrix. This decoding is defined in Figure 2. In addition, A3 is used to enable the interrupt flag to PB7.

Figure 2. Addressing Decode for I/O Register and Timer

| | ROM SELECT | RAM SELECT | I/O TIMER SELECT | R/W | A3 | A2 | A1 | A0 |
|---------------------|------------|------------|------------------|-----|----|----|----|----|
| Read ROM | 1 | 0 | 0 | 1 | X | X | X | X |
| Write RAM | 0 | 1 | 0 | 0 | X | X | X | X |
| Read RAM | 0 | 1 | 0 | 1 | X | X | X | X |
| Write DDRA | 0 | 0 | 1 | 0 | X | 0 | 0 | 1 |
| Read DDRA | 0 | 0 | 1 | 1 | X | 0 | 0 | 1 |
| Write DDRB | 0 | 0 | 1 | 0 | X | 0 | 1 | 1 |
| Read DDRB | 0 | 0 | 1 | 1 | X | 0 | 1 | 1 |
| Write Per. Reg. A | 0 | 0 | 1 | 0 | X | 0 | 0 | 0 |
| Read Per. Reg. A | 0 | 0 | 1 | 1 | X | 0 | 0 | 0 |
| Write Per. Reg. B | 0 | 0 | 1 | 0 | X | 0 | 1 | 0 |
| Read Per. Reg. B | 0 | 0 | 1 | 1 | X | 0 | 1 | 0 |
| Write Timer | | | | | | | | |
| ÷ 1T | 0 | 0 | 1 | 0 | * | 1 | 0 | 0 |
| ÷ 8T | 0 | 0 | 1 | 0 | * | 1 | 0 | 1 |
| ÷ 64T | 0 | 0 | 1 | 0 | * | 1 | 1 | 0 |
| ÷ 1024T | 0 | 0 | 1 | 0 | * | 1 | 1 | 1 |
| Read Timer | 0 | 0 | 1 | 1 | * | 1 | X | 0 |
| Read Interrupt Flag | 0 | 0 | 1 | 1 | X | 1 | X | 1 |

NOTES

- * A3 = 1 Enables IRQ to PB7
- A3 = 0 Disables IRQ to PB7

as outputs, the microprocessor will read the corresponding data bits of the I/O Register. The only way the I/O Register data can be changed is by a microprocessor Write operation. The I/O Register is not affected by a Read of the data on the peripheral pins.

Interval Timer

The Timer section of the 6530 contains three basic parts: preliminary divide-down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 1.


The interval timer can be programmed to count up to 256 time intervals. Each time interval can be 1, 8, 64 or 1024 system clock periods. When a full count is reached, an interrupt flag is set to a logic 1. After the interrupt flag is set, the internal clock begins counting down to a maximum of -255 clock periods. Thus, after the interrupt flag is set, a Read of the timer will tell how long since the flag was set up to this maximum.

The 8-bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern 00110100 would be put on the Data Bus and written into the Interval Timer register.

At the same time data is being written to the Interval Timer, the counting intervals of 1, 8, 64 and 1024 clock periods are decoded from address lines A0 and A1. During a Read or Write operation, address line A3 controls the interrupt capability of PB7, i.e., $A_3 = 1$ enables \overline{IRQ} on PB7, $A_3 = 0$ disables \overline{IRQ} on PB7. When PB7 is to be used as an interrupt flag with the interval timer, it should be programmed as an input. If PB7 is enabled by A3 and an interrupt occurs, PB7 will go low. When the timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read.

On the next count time after the timer has counted down to zero, an interrupt will occur and the counter will read 11111111. After interrupt, the timer register decrements at a divide by 1 rate of the system clock. After interrupt, if the timer is read and shows a value of 1110100, the time since interrupt is 28 clock periods, since values are in two's complement form.

After the interrupt, whenever the timer is written or read, the interrupt is reset. However, the reading of the timer at the same time the interrupt occurs will not reset the interrupt flag. When the interrupt flag is read on DB7 all other DB outputs (DB0 thru DB6) go to 0.



ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Voltage | Unit |
|-----------------------------|-----------|-------------|------|
| Supply Voltage | V_{CC} | -3 to +7.0 | V |
| Input/Output Voltage | V_{IN} | -3 to +7.0 | V |
| Operating Temperature Range | T_{OP} | 0 to 70 | °C |
| Storage Temperature Range | T_{STG} | -55 to +150 | °C |

CAUTION

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0V$, $T_A = 0 - 70^\circ C$)

| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|-----------|--|--------------|---------------|--------------|---------------|---|
| V_{IH} | Input High Voltage | $V_{SS}+2.4$ | | V_{CC} | V | |
| V_{IL} | Input Low Voltage | $V_{SS}-0.3$ | | $V_{SS}+0.4$ | V | |
| I_{IN} | Input Leakage Current | 0 | 1.0 | 2.5 | μA | $V_{IN} = V_{SS}-5V$ A0-A9, RS, R/W, \overline{RES} , 02, PB6*, PB5* |
| I_{TSI} | Input Leakage Current for High Impedance State (Three State) | | ± 1.0 | ± 10.0 | μA | $V_{IN} = .4V$ to 2.4V; D0-D7 |
| I_{IH} | Input High Current | -100. | -300. | | μA | $V_{IN} = 2.4V$ PA0-PA7, PB0-PB7 |
| I_{IL} | Input Low Current | | -1.0 | -1.6 | MA | $V_{IN} = .4V$ PA0-PA7, PB0-PB7 |
| V_{OH} | Output High Voltage | $V_{SS}+2.4$ | $V_{SS}+3.5$ | V_{CC} | V | $V_{CC} = MIN$, $I_{LOAD} \leq -100 \mu A$ (PA0-PA7, PB0-PB7, D0-D7) |
| V_{OL} | Output Low Voltage | V_{SS} | $V_{SS}+0.2$ | $V_{SS}+0.4$ | V | $V_{CC} = MIN$, $I_{LOAD} \leq 1.6 MA$ |
| I_{OH} | Output High Current (Sourcing) | -100 -3.0 | -1000 -5.0 | | μA MA | $V_{OH} \geq 2.4V$ (PA0-PA7, PB0-PB7, D0-D7) $\geq 1.5V$ Available for other than TTL (Darlingtons) (PA0, PB0) |
| I_{OL} | Output Low Current (Sinking) | 1.6 | | | MA | $V_{OL} \leq .4V$ (PA0-PA7) (PB0-PB7) |
| C_{Clk} | Clock Input Capacitance | | 20 | 30 | pF | |
| C_{IN} | Input Capacitance | | 7 | 10 | pF | |
| C_{OUT} | Output Capacitance | | 7 | 10 | pF | |
| P_D | Power Dissipation | | 500 | 1000 | MW | |

NOTE



*When programmed as address pins
All values are D.C. readings

| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------|---|-----|-----|-----|---------|
| T_{CYC} | READ CYCLE Clock Period | 1 | | 10 | μS |
| TR, TF | Rise and Fall Times | | 10 | 25 | NS |
| TC | Clock Pulse Width | 470 | | | NS |
| TWCW | R/W Valid Before Positive Transition of Clock | 180 | | | NS |
| TACW | Address Valid Before Positive Transition of Clock | 180 | | | NS |
| TDCW | Data Bus Valid Before Negative Transition of Clock | 300 | | | NS |
| THW | Data Bus Hold Time | 10 | | | NS |
| TCPW | Peripheral Data Valid After Negative Transition of Clock | | | 1 | μS |
| TCMOS | Peripheral Data Valid After Negative Transition of Clock Driving CMOS (Level= $V_{CC} - 30\%$) | | | 2 | μS |
| TWCR | WRITE CYCLE R/W Valid Before Positive Transition of Clock | 180 | | | NS |
| TACR | Address Valid Before Positive Transition of Clock | 180 | | | NS |
| TPCR | Peripheral Data Valid Before Positive Transition of Clock | 300 | | | NS |
| TCDR | Data Bus Valid After Positive Transition of Clock | | | 395 | NS |
| THR | Data Bus Hold Time | 10 | | | NS |
| TIC | \overline{IRQ} (Interval Timer Interrupt) Valid Before Positive Transition of Clock | 200 | | | NS |

NOTES

Loading = 30 pF + 1 TTL load

TIMING DIAGRAMS





6532 Memory, I/O, Timer Array


- 8-Bit Bidirectional Data Bus
- 128 x 8 Static RAM
- 2 8Bit Bidirectional Data Ports
- 2 Programmable Peripheral Data Direction Registers
- Programmable Interval Timer
- TTL & CMOS Compatible Peripheral Lines
- High-Impedance, Three-State Data Pins

DESCRIPTION


The 6532 is functionally nearly identical to the 6530 (described in this section of the Data Catalog). Like the 6530, the 6532 is designed to operate in conjunction with a member of the 6500 microprocessor family. Instead of having 1024 bytes of ROM and 64 bytes of static RAM, the 6532 has 128 bytes of static RAM and no ROM.

In virtually all other respects, the 6532 operates identically to the 6530 and the reader is referred to the detailed data sheet on the 6530 contained in this section of the Data Catalog for further information.

PIN CONFIGURATION



BLOCK DIAGRAM



Note
 MSC = Ceramic package
 MPS = Plastic package

INTERFACE SIGNAL DESCRIPTION

Reset ($\overline{\text{RES}}$)

During system initialization a Logic "0" on the $\overline{\text{RES}}$ input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the $\overline{\text{RES}}$ signal. The $\overline{\text{RES}}$ signal must be held low for at least one clock period when reset is required.

Input Clock

The input clock is a system Phase Two clock which can be either a low level clock ($V_{\text{IL}} < 0.4$, $V_{\text{IH}} > 2.4$) or high level clock ($V_{\text{IL}} < 0.2$, $V_{\text{IH}} = V_{\text{CC}} \pm 0.3$).

Read/Write (R/W)

The R/W signal is supplied by the microprocessor array and is used to control the transfer of data to and from the microprocessor array and the 6532. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the 6532. A low on the R/W pin allows a write (with proper addressing) to the 6532.

Interrupt Request ($\overline{\text{IRQ}}$)

The $\overline{\text{IRQ}}$ pin is an interrupt pin from the interrupt control logic. The pin will be normally high with a low indicating an interrupt from the 6532. An external pull-up device is required. The $\overline{\text{IRQ}}$ pin may be activated by a transition on PA7 or timeout of the interval timer.

Data Bus (D0-D7)

The 6532 has eight bi-directional data pins (D0-D7). These pins connect to the system's data lines and allow transfer of data to and from the microprocessor array. The output buffers remain in the off state except when a Read operation occurs.

Peripheral Data Ports

The 6532 has 16 pins available for peripheral I/O operations. Each pin is individually software programmable to act as either an input or an output. The 16 pins are divided into 2 8-bit ports, PA0-PA7 and PB0-PB7. PA7 also has other uses which are discussed in later sections. The pins

are set up as an input by writing a "0" into the corresponding bit of the data direction register. A "1" into the data direction register will cause its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the "1" state and a pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor unit reads the peripheral pin. When the peripheral device gets information from the 6532 it receives data stored in the data register. The microprocessor will read correct information if the peripheral lines are greater than 2.0 volts for a "1" and less than 0.8 volts for a "0" as the peripheral pins are all TTL compatible. Pins PB0-PB7 are also capable of sourcing 3 ma at 1.5V, thus making them capable of Darlington drive.

Address Lines (A0-A6)

There are 7 address pins. In addition to these 7, there is the RAM SELECT pin. The above pins, A0-A6 and RAM SELECT, are always used as addressing pins. There are two additional pins which are used as CHIP SELECTS. They are pins CS1 and CS2.

INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The 6532 is divided into four basic sections, RAM, I/O, TIMER, and Interrupt Control. The RAM interfaces directly with the microprocessor through the system data bus and address lines. The I/O section consists of 2 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O Register.

RAM - 128 Bytes (1024 Bits)

The 128 X 8 Read/Write memory acts as a conventional static RAM. Data can be written into the RAM from the microprocessor by selecting the chip ($\text{CS1} = 1$, $\overline{\text{CS2}} = 0$) and by setting $\overline{\text{RS}}$ to a logic 0 (0.4V). Address lines A0 through A6 are then used to select the desired byte of storage.

Internal Peripheral Registers

The Peripheral A I/O port consists of eight lines which can be individually programmed to act as either an input or an output. A logic zero in a bit of the Data Direction Register (DDRA) causes the corresponding line of the PA port to act

as an input. A logic one causes the corresponding PA line to act as an output. The voltage on any line programmed to be an output is determined by the corresponding bit in the Output Register (ORA).

Data is read directly from the PA pins during any read operation. For any output pin, the data transferred into the processor will be the same as that contained in the Output Register if the voltage on the pin is allowed to go to 2.4V for a logic one. Note that for input lines, the processor can write into the corresponding bit of the Output Register. This will not affect the polarity on the pin until the corresponding bit of DDRA is set to a logic one to allow the peripheral pin to act as an output.

In addition to acting as a peripheral I/O line, the PA7 line can be used as an edge-detecting input. In this mode, an active transition will set the internal interrupt flag (bit 6 of the Interrupt Flag register). Setting the interrupt flag will cause IRQ output to go low if the PA7 interrupt has been enabled. The PA7 line should be set up as an input for this mode.

Control of the PA7 edge detecting mode is accomplished by writing to one of four addresses. In this operation, A0 controls the polarity of the active transition and A1 acts to enable or disable interrupting of the processor. The data which is placed on the Data Bus during this operation is discarded and has no effect on the control of PA7.

Setting of the PA7 interrupt flag will occur on an active transition even if the pin is being used as a normal input or as a peripheral control output. The flag will also be set by an active transition if interrupting from PA7 is disabled. The reset signal (\overline{RES}) will disable the PA7 interrupt and will set the active transition to negative (high to low). During the system initialization routine, it is possible to set the interrupt flag by a negative transition. It may also be set by changing the polarity of the active interrupt. It is therefore recommended that the interrupt flag be cleared *before* enabling interrupting from PA7.

Clearing of the PA7 Interrupt Flag occurs when the microprocessor reads the Interrupt Flag Register.

The operation of the Peripheral B Input/Output port is exactly the same as the normal I/O operation of the Peripheral A port. The eight lines can each be programmed to act as either an input or as an output by placing a 0 or a 1 into the Data Direction register (DDRB). In the output mode, the voltage on a peripheral pin is controlled by the Output Register (ORB).

The primary difference between the PA and the PB ports is in the operation of the output buffers which drive these pins. The buffers are push-pull devices which are capable of sourcing 3 ma at 1.5V. This allows these pins to directly drive transistor switches. To assure that the microprocessor will read proper data on a "Read PB" operation, sufficient logic is provided in the chip to allow the microprocessor to read the Output Register instead of reading the peripheral pin as on the PA port.

Interval Timer

The Timer section of the 6532 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic.

The interval timer can be programmed to count up to 255 time intervals. Each time interval can be either 1T, 8T, 64T or 1024T increments, where T is the system clock period. When a full count is reached, an interrupt flag is set to a logic "1". After the interrupt flag is set the internal clock begins counting down to a maximum of $-255T$. Thus, after the interrupt flag is set, a Read of the timer will tell how long since the flag was set up to a maximum of 255T.

The 8 bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern 00110100 would be put on the Data Bus and written into the Interval Timer register.

At the same time that data is being written to the Interval Timer, the counting intervals of 1, 8, 64 and 1024T are decoded from address lines A0 and A1. During a Read or Write operation, address line A3 controls the interrupt capability, i.e., $A_3 = 1$ enables IRQ, $A_3 = 0$ disables IRQ. When the timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., 51, 50, 49, etc.

When the timer has counted thru 0 0 0 0 0 0 0 on the next count time an interrupt will occur and the counter will read 1 1 1 1 1 1 1. After interrupt, the timer register decrements at a divide by "1" rate of the system clock. If after interrupt, the timer is read and a value of 1 1 1 0 0 1 0 is read, the time since interrupt is 27T. The value read is in two's complement, but remember that interrupt occurred on count number. Therefore, we must subtract 1.

| | | |
|------------|---|--|
| Value read | = | 1 1 1 0 0 1 0 0 |
| Complement | = | 0 0 0 1 1 0 1 1 |
| ADD 1 | = | 0 0 0 1 1 1 0 0 = 28 Equals two's complement of register |
| SUB 1 | = | 0 0 0 1 1 0 1 1 = 27 |

Thus, to arrive at the *total* elapsed time, merely do a two's complement add to the original time written into the timer. Again, assume time written as 0 0 1 1 0 1 0 0 (= 52). With a divide by 8, total time to interrupt is $(52 \times 8) + 1 = 417T$. Total elapsed time would be $416T + 28T = 444T$, assuming the value read after interrupt was 1 1 1 0 0 1 0 0.

After the interrupt, whenever the timer is written or read the interrupt is reset. However, the reading of the timer at the same time the interrupt occurs will not reset the interrupt flag. When the interrupt flags are read (DB7 for the timer, DB6 for edge detect) data bus lines D0-D5 to go to 0.




Figure 1

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Voltage | Unit |
|-----------------------------|-----------|-------------|------|
| Supply Voltage | V_{CC} | -.3 to +7.0 | V |
| Input/Output Voltage | V_{IN} | -.3 to +7.0 | V |
| Operating Temperature Range | T_{OP} | 0 to 70 | °C |
| Storage Temperature Range | T_{STG} | -55 to +150 | °C |

CAUTION

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0V$, $T_A = 25^\circ C$)



| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|-----------|--|------------------------------|---------------|-------------|---------------|---|
| V_{IH} | Input High Voltage | $V_{SS}+2.4$ | | V_{CC} | V | |
| V_{IL} | Input Low Voltage | $V_{SS}-.3$ | | $V_{SS}+.4$ | V | |
| I_{IN} | Input Leakage Current | | 1.0 | 2.5 | μA | $V_{IN} = V_{SS} + 5V$ A0-A6, \overline{RS} , R/W, \overline{RES} , 02, CS1, $\overline{CS2}$ |
| I_{TSI} | Input Leakage Current for High Impedance State (Three State) | | ± 1.0 | ± 10.0 | μA | $V_{IN} = .4V$ to 2.4V; D0-D7 |
| I_{IH} | Input High Current | -100. | -300. | | μA | $V_{IN} = 2.4V$ PA0-PA7, PBO-PB7 |
| I_{IL} | Input Low Current | | -1.0 | -1.6 | MA | $V_{IN} = .4V$ PA0-PA7, PBO-PB7 |
| V_{OH} | Output High Voltage | $V_{SS}+2.4$ $V_{SS}+1.5$ | | | V | $V_{CC} = MIN$, $I_{LOAD} \leq -100 \mu A$ (PA0-PA7, PBO-PB7, D0-D7) $I_{LOAD} \leq -3 MA$ (PA0, PBO) |
| V_{OL} | Output Low Voltage | | | $V_{SS}+.4$ | V | $V_{CC} = MIN$, $I_{LOAD} \leq 1.6 MA$ |
| I_{OH} | Output High Current (Sourcing) | -100 -3.0 | -1000 -5.0 | | μA MA | $V_{OH} \geq 2.4V$ (PA0-PA7, PBO-PB7, D0-D7) $\geq 1.5V$ Available for other than TTL (Darlington) (PBO, PB7) |
| I_{OL} | Output Low Current (Sinking) | 1.6 | | | MA | $V_{OL} \leq .4V$ (PA0-PA7) (PBO-PB7) |
| C_{CLK} | Clock Input Capacitance | | | 30 | pF | |
| C_{IN} | Input Capacitance | | | 10 | pF | |
| C_{OUT} | Output Capacitance | | | 10 | pF | |
| P_D | Power Dissipation | | 500 | 1000 | MW | |

| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------|---|-----|-----|-----|---------|
| T_{CYC} | WRITE CYCLE Clock Period | 1 | | | μS |
| TR, TF | Rise and Fall Times | | | 25 | NS |
| TC | Clock Pulse Width | 470 | | | NS |
| TWCW | R/W Valid Before Positive Transition of Clock | 180 | | | NS |
| TACW | Address Valid Before Positive Transition of Clock | 180 | | | NS |
| TDCW | Data Bus Valid Before Negative Transition of Clock | 300 | | | NS |
| THW | Data Bus Hold Time | 10 | | | NS |
| TCPW | Peripheral Data Valid After Negative Transition of Clock | | | 1 | μS |
| TCMOS | Peripheral Data Valid After Negative Transition of Clock Driving CMOS (Level= $V_{CC} - 30\%$) | | | 2 | μS |
| TWCR | READ CYCLE R/W Valid Before Positive Transition of Clock | 180 | | | NS |
| TACR | Address Valid Before Positive Transition of Clock | 180 | | | NS |
| TPCR | Peripheral Data Valid Before Positive Transition of Clock | 300 | | | NS |
| TCDR | Data Bus Valid After Positive Transition of Clock | | | 395 | NS |
| THR | Data Bus Hold Time | 10 | | | NS |
| TIC | \overline{IRQ} Valid Before Positive Transition of Clock | 200 | | | NS |

NOTES

Loading = 30 pF + 1 TTL load for PA0-PA7,

PB0-PB7 = 130 pF + 1 TTL load for D0-D7

TIMING DIAGRAMS



6560/6561 Video Interface Chip (VIC)


- Fully Expandable System With 16K Byte Address Space
- Mask-Programmable Sync Generation (NTSC-6560 or PAL-6561)
- On-Chip Color Generation
- Up to 600 Independently Programmable And Movable Background Locations
- Screen Grid Size Up to 192 x 200
- Two Selectable Graphic Character Sizes
- On-Chip Sound System
- On-Chip DMA And Address Generation
- 16 Addressable Control Registers
- Light Gun/Pen For Target Games

DESCRIPTION


The 6560/6561 Video Interface Chip (VIC) is designed to implement color video graphics applications such as low-cost CRT terminals, biomedical monitors, control system displays and arcade/home video games. It provides all circuitry necessary for generating color programmable character graphics with high-screen resolution. VIC also incorporates sound effects and A/D converters for use in a video game environment.

Its on-chip sound system includes three independent, programmable tone generators, a white-noise generator and an amplitude modulator. It is designed so that no CPU wait states are required during screen refresh and offers the option of interlaced or non-interlaced operation via a switch which is programmable. The 6560/6561 provides two modes of color operation.

PIN CONFIGURATION



BLOCK DIAGRAM



Note
MCS = Ceramic package
MPS = Plastic package

6560 SIGNAL DESCRIPTION

Address Bus (A₀-A₁₃)

The 14-bit address bus (A₀-A₁₃) is bidirectional. During P₀₂ = 1, the address pins are in the input mode. In this mode the microprocessor can access any of the sixteen VIC Control Registers. The high order pins of the Address Bus (A₈ thru A₁₃) act as Chip Select pins in this input mode. A true chip select condition occurs when A₁₃ = A₁₁ = A₁₀ = A₉ = A₈ = 0 and A₁₂ = 1, which equates to a VIC chip select address of 1000 in HEX. The lower order 4 bits of the address bus (A₀ thru A₃) are used as the control register select portion of the input address.

During P₀₁ = 1, the VIC address pins will be in the output mode if data (either Character Pointer or Character Cell) is to be fetched. In this mode, VIC will output the address of the memory location to be fetched. The address from VIC will be valid 50ns after the rising edge of P₀₁ and remain valid until the rising edge of P₀₂.

Read/Write (R/W)

This signal is an input only and controls the flow of data between VIC and the microprocessor. When the R/W signal is low and the VIC chip select conditions have been satisfied, the microprocessor can write data into the selected VIC Control Register. If the R/W signal is high and the chip select conditions have been met, the microprocessor can read data from the selected VIC Control Register.

It is important to note that all VIC/microprocessor data transfers can only occur when P₀₂ = 1. During P₀₁, the VIC will be fetching data from memory for display and the R/W signal must be held high to insure that VIC will not write into any memory location.

Data Bus (DB₀-DB₁₁)

The 12-bit data bus, DB₀ - DB₁₁, is divided into two sections. The low-order eight bits, DB₀ thru DB₇, are used both to interface to the microprocessor and to fetch data needed for display, while the high-order four bits are used exclusively for retrieving color and mode information. The operation of the low-order eight bits (DB₀ thru DB₇) can also be separated into two categories: microprocessor interface and video data interface. During P₀₂ = 1, DB₇ thru DB₀ are used exclusively for data transmission between the microprocessor and VIC. During P₀₁ = 1, DB₇ thru DB₀ are used for fetching display data.

CLOCKS

Master Oscillator Clock Inputs—(Φ1 and Φ2). The 6560 requires a 14.31818 MHz (NTSC), Two-Phase Clock. The clock signals must be +5V and non-overlapping. The 6561 requires a 4.436187 MHz clock for PAL standard.

System Clocks—(P₀₁ and P₀₂). These clocks are the master timing generator for the VIC System. They are +5V, non-overlapping 1.02 MHz clocks capable of driving the capacitance of the 6512 microprocessor.

Memory Clock—(Optional, ΦM). This is a single-phase, 2.04 MHz clock used when memories in the VIC System require a strobe after the address bus is valid. It is one of the options available on Pin 37.

Analog to Digital Converters (POTX and POTY).

These input pins are used to convert potentiometer position into a microprocessor-readable 8-bit hex number. This is accomplished by a simple RC time constant integration technique. The potentiometer is used to charge an external capacitor tied to the pot pin.

Composite Sound (COMP SND).

This pin provides the output of the sound synthesizer portion of the 6560 shown in the VIC Block Diagram. It is a high-impedance output (approximately 1KΩ) and must be buffered and amplified externally to drive a speaker.

Composite Sync and Luminance (SYNC & LUMIN).

This pin is an open-drain output which provides all necessary video synchronization and luminance information required by a standard television.

Composite Color (COMP COLOR).

This signal provides the necessary color information required by a standard television to receive a full-color picture. The composite color pin is a high-impedance output buffer which provides the reference burst signal plus the color-encoded phase and amplitude information at the proper 3.579545 MHz frequency.

Reset

This optional Pin 37 input signal is used to synchronize the horizontal and vertical sync counter to an external signal.

Bus Available

This optional Pin 37 output signal indicates the state of the VIC with respect to the video memory fetch. The pin will go low 2 μsec before VIC performs any memory access and will remain low until the entire screen has been refreshed.

Light Gun/Pen

The optional Pin 37 input signal causes the current dot position being scanned onto the screen to be latched onto control registers 6 and 7, upon a negative-going edge. This pin would be used in conjunction with a photo detector for use in a "target shoot" type game or for light pen applications.

AVAILABLE AUXILIARY/BACKGROUND COLORS

- 0 BLACK
- 1 WHITE
- 2 RED
- 3 CYAN
- 4 MAGENTA
- 5 GREEN
- 6 BLUE
- 7 YELLOW

- 8 ORANGE
- 9 LIGHT ORANGE
- A PINK
- B LIGHT CYAN
- C LIGHT MAGENTA
- D LIGHT GREEN
- E LIGHT BLUE
- F LIGHT YELLOW

AVAILABLE BORDER/CHARACTER COLORS

- 0 BLACK
- 1 WHITE
- 2 RED
- 3 CYAN
- 4 MAGENTA
- 5 GREEN
- 6 BLUE
- 7 YELLOW

THEORY OF OPERATION

To produce programmable color characters, VIC accesses external memory which can be divided into three areas: character pointers, display characters and color pointers. The character pointer area is a block of bytes in RAM (typically 506 bytes called the Video Matrix) in which each byte points to a particular character to be displayed. The character area consists of a set of 8 or 16 byte blocks (usually called cells) which contain the actual dot patterns to be displayed. These character cells can be located in either RAM or ROM, depending on how the objects are to

be displayed or moved on the screen. The color pointer area is a block of nibbles in RAM (typically 506 four-bit nibbles called the Color Matrix). The four-bit color pointers are used to define the color of any character to be displayed and to select one of the two color modes.

It is the task of an external microprocessor to organize the Video Matrix, Color Matrix and Character Cells into the proper format to display the data desired on-screen.

To understand the operation of VIC more completely, refer to Figure 1. This is a typical Video Matrix, in which 22 characters horizontally by 23 characters vertically are to be displayed, yielding a total of 506 character display locations, with a screen resolution of 176 horizontal by 184 vertical dots. Each one of these character display locations has a corresponding character pointer, or index, which specifies (points at) a character to be displayed in a particular location.

In the example shown, rectangle (B,15) has a character index of 2B. This means character number 2B is to be displayed in that rectangle. VIC will fetch the character index value 2B and perform an address computation to locate the character to be displayed. The computation is quite simple. If 8 x 8 character cells are selected, the index is left shifted 3 times (multiply by 8) and the starting address of the character cells, found in VIC Control Register CR5, is added to the left-shifted value. In this case, the character cell starting address is 3400H which is added to the left-shifted value of the character index to yield the actual character location in memory of 3558H.

The number of times that any particular character can be displayed is unlimited. By using the same character index (2B for example) elsewhere on the grid, the character data will be displayed again. Alternately, through the use of a simple software driver, VIC can be used as a bit-mapped display system provided enough RAM (approximately 4K bytes of cell RAM) is available.

TYPICAL VIDEO MATRIX (23 x 22)




Figure 1

10000

ORIGIN

VIC CONTROL REGISTERS

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | (bit number) |
|-----------------|------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|--------------------------------|
| CR ₀ | 1000 | I | S _X ⁶ | S _X ⁵ | S _X ⁴ | S _X ³ | S _X ² | S _X ¹ | S _X ⁰ | Screen Origin X-Coordinate |
| CR ₁ | 1001 | S _Y ⁷ | S _Y ⁶ | S _Y ⁵ | S _Y ⁴ | S _Y ³ | S _Y ² | S _Y ¹ | S _Y ⁰ | Screen Origin Y-Coordinate |
| CR ₂ | 1002 | B _V ⁹ | M ₆ | M ₅ | M ₄ | M ₃ | M ₂ | M ₁ | M ₀ | No. of Video Matrix Columns |
| CR ₃ | 1003 | R ₀ | N ₅ | N ₄ | N ₃ | N ₂ | N ₁ | N ₀ | D | No. of Video Matrix Rows |
| CR ₄ | 1004 | R ₈ | R ₇ | R ₆ | R ₅ | R ₄ | R ₃ | R ₂ | R ₁ | Raster Value |
| CR ₅ | 1005 | B _V ¹³ | B _V ¹² | B _V ¹¹ | B _V ¹⁰ | B _C ¹³ | B _C ¹² | B _C ¹¹ | B _C ¹⁰ | Base Address Control |
| CR ₆ | 1006 | L _H ⁷ | L _H ⁶ | L _H ⁵ | L _H ⁴ | L _H ³ | L _H ² | L _H ¹ | L _H ⁰ | Light Pen Horizontal |
| CR ₇ | 1007 | L _V ⁷ | L _V ⁶ | L _V ⁵ | L _V ⁴ | L _V ³ | L _V ² | L _V ¹ | L _V ⁰ | Light Pen Vertical |
| CR ₈ | 1008 | P _X ⁷ | P _X ⁶ | P _X ⁵ | P _X ⁴ | P _X ³ | P _X ² | P _X ¹ | P _X ⁰ | Pot X |
| CR ₉ | 1009 | P _Y ⁷ | P _Y ⁶ | P _Y ⁵ | P _Y ⁴ | P _Y ³ | P _Y ² | P _Y ¹ | P _Y ⁰ | Pot Y |
| CR _A | 100A | S ₁ | F ₁ ⁶ | F ₁ ⁵ | F ₁ ⁴ | F ₁ ³ | F ₁ ² | F ₁ ¹ | F ₁ ⁰ | F _{IN} ⁽¹⁾ |
| CR _B | 100B | S ₂ | F ₂ ⁶ | F ₂ ⁵ | F ₂ ⁴ | F ₂ ³ | F ₂ ² | F ₂ ¹ | F ₂ ⁰ | F _{IN} ⁽²⁾ |
| CR _C | 100C | S ₃ | F ₃ ⁶ | F ₃ ⁵ | F ₃ ⁴ | F ₃ ³ | F ₃ ² | F ₃ ¹ | F ₃ ⁰ | F _{IN} ⁽³⁾ |
| CR _D | 100D | S ₄ | F ₄ ⁶ | F ₄ ⁵ | F ₄ ⁴ | F ₄ ³ | F ₄ ² | F ₄ ¹ | F ₄ ⁰ | F _{IN} ⁽⁴⁾ |
| CR _E | 100E | C _A ³ | C _A ² | C _A ¹ | C _A ⁰ | A ₃ | A ₂ | A ₁ | A ₀ | Amplitude |
| CR _F | 100F | C _B ³ | C _B ² | C _B ¹ | C _B ⁰ | R | C _E ² | C _E ¹ | C _E ⁰ | Color Control |

Note

N. U. = NOT USED.

Figure 2**REGISTER DESCRIPTION**

There are 16 eight-bit control registers within the 6560 which enable the microprocessor to control all operating modes of VIC. The control registers and their functions are tabulated and explained below, while a diagram of the register locations and contents are shown in Figure 2.

CR0

Bits 0-6 determine how far from the left-hand side of the T.V. screen the first column of characters will appear. It is used to horizontally center various sizes of video matrices on-screen. Bit 7 selects interlaced scan mode (I = 1).

CR1

Determines how far from the top of the T.V. screen the

first row of characters will appear. It is used to vertically center various sizes of video matrices on-screen.

CR2

Bits 0-6 set the number of columns in the Video Matrix. Bit 7 is part of the Video Matrix address found in CR5.

CR3

Bits 1-6 set the number of rows in the Video Matrix. Bit 0 is used to select either 8 x 8 character matrices (D = 0) or 16 x 8 character matrices (D = 1). Bit 7 is part of the raster value found in CR4.

CR4

Contains the number of the line currently being scanned by the T.V. raster beam.

CR5

Bits 0-3 determine the starting address of the character cell space. (Note that these bits form bits A13 through A10 of the actual address.) Bit 4-7 (along with Bit 7 of CR2) determine the starting address of the Video Matrix (these bits form bits A13 through A9 of the actual address).

CR6

Contains the latched horizontal position of the light gun/pen.

CR7

Contains the latched vertical position of the light gun/pen.

CR8

Contains the digitized value of POTX.

CR9

Contains the digitized value of POTY.

CRA

Bits 0-6 set the frequency of the first audio oscillator. Bit 7 turns the oscillator on (= 1) or off (= 0).

CRB

Same as CRA for second audio oscillator.

CRC

Same as CRA for third audio oscillator.

CRD

Same as CRA but sets frequency of noise source.

CRE

Bits 0-3 set the volume of the composite audio signal (Note that at least one sound generator must be turned on for any sound to be produced). Bits 4-7 contain the Auxiliary color code used in conjunction with the "Multicolor" mode of operation.

CRF

Bits 4-7 select one of 16 colors for the background common to all characters. (Essentially, they set the color of the background area within the Video Matrix.) Bits 0-2 select 1 of 8 colors for the exterior border area of the screen (all area outside the Video Matrix). Bit 3 determines whether

the Video Matrix will be displayed as different colored characters on a common background color ($R = 1$) or inverted ($R = 0$), that is, all characters will be the same color (the background color in CR_F) while each character's background will now be a different color, determined by the code in the Color RAM. Note that the R bit has no effect when Multicolor mode is selected and the CRF also functions differently in this mode. Refer to the section called "Operating Modes" for complete information.

COLOR OPERATING MODES

VIC incorporates two modes of color operation — HI-RES (high resolution) mode and Multicolor mode. Basically, the operating mode affects how the Character Cell information will be translated into dots on the T.V. screen. The operating mode is determined by the MSB of the color pointer associated with each character location in the Video Matrix. If the MSB of a character's color pointer is zero, that character will be displayed in HI-RES mode. Alternately, if the MSB is one, the character will be displayed in the Multicolor mode.

With HI-RES mode selected, there is a one-to-one correspondence between Character Cell bits and the dots displayed on-screen. That is, all one bits of a character will be displayed in one color, and all zero bits in another color. The foreground color of the character is specified by the remaining 3 bits of the character's color pointer, while the character's background color is specified by Control Register F.

With Multicolor mode selected, each two bits of a character cell correspond to one dot on-screen and the color of that dot is determined by the two-bit code. Unlike HI-RES mode, in which only two colors can be displayed in a single character, Multicolor mode allows four colors per character; however, since two bits of cell data now correspond to a single dot on-screen, the horizontal resolution is half that of the HI-RES mode. That is, each 8x8 Character Cell in memory maps onto an 8x4 character on-screen (8 lines of 4 dots each). Note that the amount of memory required for these 8x4 Multicolor characters is the same as that for 8x8 HI-RES characters; the data is simply mapped differently on-screen.

In Multicolor mode, the two bits which make up a dot select one of four colors for that dot. The four codes created by these two bits tell VIC where to find the color information for the dot. The color of the dot can be either the Background color (in CRF), the Exterior Border color in (CRF), the Auxiliary color (in CRE) or the Foreground color (bits 0 thru 2 of the character's color pointer).

The Multicolor mode color select codes are:

- 00 – Background color (CR_F)
- 01 – Exterior Border color (CR_F)
- 10 – Foreground color (Color RAM)
- 11 – Auxiliary color (CR_E)

Note that the two-bit code is not itself a color code; rather it is a pointer to four different color codes, allowing greater color flexibility, as each code pointed to has either 3 or 4-bit resolution.

Example:

Given:


CR_F = 1F Character Background color is WHITE (1),
 Exterior Border color is YELLOW (7),
 Invert is not selected (R = 1).

CR_E = 6X Auxiliary color is BLUE (6).


and a character definition of:

| | bit | HEX |
|------|------------|-----|
| | 76543210 | |
| byte | 0 00011011 | 1B |
| | 1 00011011 | 1B |
| | 2 00011011 | 1B |
| | 3 00011011 | 1B |
| | 4 00011011 | 1B |
| | 5 00011011 | 1B |
| | 6 00011011 | 1B |
| | 7 00011011 | 1B |

If the color pointer nybble for that character is 0 (0000), then the Foreground color is BLACK (0) and HI-RES modes is selected (MSB = 0). The character will then appear on-screen as:



If the color pointer nybble for that character is 8 (1000), then the Foreground color is BLACK (0) and the Multicolor mode is selected (MSB = 1). The character will then appear on-screen as:



(Note that this is given solely as an example and due to color transition limitations of most TV sets, closely spaced dots of different colors will not appear sharply defined on-screen.)

Since the mode of display for a character is selected by the character's color pointer and each character location on-screen has a unique color pointer, it is possible to freely intermix HI-RES and Multicolor characters. This provides great display flexibility, allowing HI-RES characters for alphanumeric, etc. and Multicolor characters for a wider array of colors available simultaneously.

EXAMPLE OF VIC CONTROL REGISTER USE:

For simplicity, assume all characters are in the HI-RES mode and the VIC Registers are loaded with the following values:

| Reg | Contents (HEX) | Binary | Results | | | | | | | | | | | | |
|----------------------|--|-------------|---|----------------------|---------------------|--------|-------|-------------------|-------|---------|-------|----------------------|-------|-------------------|---------|
| CR0 | 03 | 0/000 0011 | Moves Video Matrix over 3(x4) dot widths from the left side of the screen. Interlace is not selected (I = 0). | | | | | | | | | | | | |
| CR1 | 19 | 0001 1001 | Moves Video Matrix down HEX 19 (x2) dot heights from top of screen. | | | | | | | | | | | | |
| CR2 | 96 | 1/001 0110 | Sets HEX 16 (=22 base 10) columns in Video Matrix. (Bit 7 is used with CR ₅ .) | | | | | | | | | | | | |
| CR3 | 2E | X/010 111/0 | Sets 010111 (=23 base 10) rows in Video Matrix. 8 x 8 character matrices are selected (D = 0). | | | | | | | | | | | | |
| CR5 | Should be set to access the proper memory locations of the specific system. Suppose it is desired to locate the Video Matrix starting at address HEX 0200, and the character matrices starting at address HEX 3400. In order to accomplish this, CR ₅ is set: | | | | | | | | | | | | | | |
| CR5 | 0D | 0000 1101 | and bit 7 of CR ₂ is set to 1. | | | | | | | | | | | | |
| | <p>This would create a 14-bit address of the form:</p> <table style="margin-left: 40px;"> <tr> <td style="text-align: center;">CR₅ BITS</td> <td style="text-align: center;">CR₂ BIT</td> </tr> <tr> <td style="text-align: center;">76 547</td> <td style="text-align: center;">_____</td> </tr> <tr> <td style="text-align: center;">00 001X XXXX XXXX</td> <td style="text-align: center;">_____</td> </tr> <tr> <td style="text-align: center;">0 2 0 0</td> <td style="text-align: center;">_____</td> </tr> </table> <p>for the Video Matrix.</p> <p>It would also create a 14-bit address of the form:</p> <table style="margin-left: 40px;"> <tr> <td style="text-align: center;">CR₅ BITS</td> </tr> <tr> <td style="text-align: center;">32 10</td> </tr> <tr> <td style="text-align: center;">11 01XX XXXX XXXX</td> </tr> <tr> <td style="text-align: center;">3 4 0 0</td> </tr> </table> <p>for the character matrices.</p> | | | CR ₅ BITS | CR ₂ BIT | 76 547 | _____ | 00 001X XXXX XXXX | _____ | 0 2 0 0 | _____ | CR ₅ BITS | 32 10 | 11 01XX XXXX XXXX | 3 4 0 0 |
| CR ₅ BITS | CR ₂ BIT | | | | | | | | | | | | | | |
| 76 547 | _____ | | | | | | | | | | | | | | |
| 00 001X XXXX XXXX | _____ | | | | | | | | | | | | | | |
| 0 2 0 0 | _____ | | | | | | | | | | | | | | |
| CR ₅ BITS | | | | | | | | | | | | | | | |
| 32 10 | | | | | | | | | | | | | | | |
| 11 01XX XXXX XXXX | | | | | | | | | | | | | | | |
| 3 4 0 0 | | | | | | | | | | | | | | | |
| CRA | 00 | 0/000 0000 | Oscillator 1 is OFF. | | | | | | | | | | | | |
| CRB | 9A | 1/001 1010 | Oscillator 2 is ON, with a relative frequency of 1A. | | | | | | | | | | | | |
| CRC | 00 | 0/000 0000 | Oscillator 3 is OFF. | | | | | | | | | | | | |
| CRD | A5 | 1/010 0101 | Noise generator is ON with a relative frequency of 25. | | | | | | | | | | | | |
| CRE | XF | XXXX 1111 | Sound effects are set for loudest volume. | | | | | | | | | | | | |
| CRF | 0E | 0000/1/110 | The background color common to all characters is black (0), the border color is dark blue (6) and each character is displayed in its own color on the black background (R = 1). | | | | | | | | | | | | |

These register values will produce a screen with a properly centered Video Matrix of 23x22 characters, each character appearing in color on a black background, with a dark blue border surrounding the Video Matrix area. Additionally, the sound effects generator will be producing a pitched oscillation, along with white noise.

All of these registers can be modified to produce different effects.

For example:


If the number in CR0 is increased, the Video Matrix region will shift farther to the right. If the number in CRB is reduced (leaving bit 7 a one) the frequency of oscillator 2 will go down.

If CRF is changed to 06 (turning R OFF), the border will remain dark blue, but now the Video Matrix will appear as black characters on different colored backgrounds.

For VIC to produce a picture on-screen, the number of rows and columns and appropriate centering values must be loaded into the proper registers.

MINIMUM SYSTEM DESCRIPTION

A minimum VIC System would consist of a microprocessor, VIC, ROM, RAM and I/O. The basic system includes one μ P (6512), one Video Interface Chip (VIC/6560), one PIA (6520), two 1K x 4 static RAMS, two 256 x 4 static RAMS, and one or more program/graphics ROMS (2K x 8 or 4K x 8). See Figure 3.



*NOTE
ROM 1 or ROM 2 is optional, since either can be cartridge loaded. ROM 1 is accessed by the processor only. ROM 2 can be accessed by the processor or VIC.

Figure 3

The tasks involved in a complete game are divided between the μP and VIC. The μP controls the game logic and VIC controls the video display as well as the sound generation.

6512 Microprocessor

The 6512 is a member of the 6500 microprocessor family, which has gained wide acceptance in the video game industry. The 6512 architecture and addressing capability are well suited to graphic data manipulation. Alternately, a 6502 processor can be used by feeding VIC P02 OUT into the 6502 00 IN; however, tri-state buffers must then be added to the data bus as well as the address bus.

6560 Video Interface Chip

The 6560 is a video display device which reads data that has been formatted by the μP and supplies the appropriate color graphic signals to the RF modulator. To accomplish this, the 6560 does a transparent DMA of the μP 's memory space, accessing ROM and/or RAM.

6520 Peripheral Interface Adapter

This chip is used for keyboard scanning and joystick multiplexing.

Resident RAM = 2 (2114) and (2111)

These RAM chips are used as working storage by the μP

and for holding the screen organization and color matrices. They may be modified by the μP at any time. Note that to achieve a full bit-map display, a minimum of 4K bytes of character RAM are necessary.

Program/Graphics ROM(s)

These chips normally contain the game logic and/or coded graphic data. There is no need for a resident ROM in a minimum system. A cartridge ROM can contain all the relevant information.

ABSOLUTE MAXIMUM RATINGS

| | |
|--------------------------------|----------------|
| Ambient Temperature under Bias | -10° to 80°C |
| Storage Temperature | -65°C to 150°C |
| Voltage on any Pin* | -0.5V to +7V |
| Power Dissipation | 1.0W |

NOTE

*With respect to Ground

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.


DC CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+50^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$ (unless otherwise specified)

| Parameter | Min | Max | Typ | Units |
|--|-----------------|-------|----------|---------------|
| Read/Write, Reset (Option) | | | | |
| Address and Data-Input State | | | | |
| V_{IL} | -0.2 | 0.4 | | Volts |
| V_{IH} | 2.4 | 5.6 | | Volts |
| Input Capacitance | | 8.0 | 5.0 | pF |
| Input Leakage (all outputs in high impedance state) | | 10.0 | 1.0 | μA |
| Address and Data-Output State | | | | |
| V_{OL} | | 0.4 | | Volts |
| V_{OH} | 2.4 | | | Volts |
| I_{OL} - Sink current $V_{OL} = 0.4$ | 2.4 | | | mA |
| I_{OH} - Source current $V_{OH} = 2.4$ | 200 | | | μA |
| Impedance in Three State Condition | 1×10^6 | | | Ohms |
| Clock Input (ϕ_1 and ϕ_2 Input) | | | | |
| Frequency | | | | |
| Capacitance | | 10.0 | 14.31818 | pF |
| V_{IL} | -0.2 | 0.3 | | Volts |
| V_{IH} | 4.5 | | 5.0 | Volts |
| Clock Outputs ($P\phi_1$, $P\phi_2$) | | | | |
| V_{OL} | | 0.3V | | Volts |
| I_{OL} @ 0.3 Volts V_{OL} | 1.6 | | | mA |
| V_{OH} | $V_{DD} - .2$ | | | Volts |
| I_{OH} @ 4.7 Volts V_{OH} | 200 | | | μA |
| Loading | | 120.0 | | pF |
| Frequency | | | 1.02 | MHz |


DC CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+50^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$ (unless otherwise specified)

| Parameter | Min | Max | Typ | Units |
|-------------------------------------|---------------|------|------|---------------|
| Composite Sound | | | | |
| Output Impedance | | 2000 | 1000 | Ω |
| Max. Current (Sink or Source) | | 500 | | μA |
| Output Offset Voltage | 2.2 | 2.8 | 2.5 | Volts |
| V_{OH} (Max. Amplitude) | 3.2 | | 3.5 | Volts |
| V_{OL} (Max. Amplitude) | | 1.8 | 1.5 | Volts |
| V_{OH} (Min. Amplitude) | 2.55 | | 2.6 | Volts |
| V_{OL} (Min. Amplitude) | | 2.45 | 2.4 | Volts |
| Pot Inputs | | | | |
| $V_{TRIGGER}$ (Rising Edge) | 2.2 | 2.8 | 2.5 | Volts |
| Pot Reset | | | | |
| V_{OL} | | 0.2 | | Volts |
| I_{OL} @ $V_{OL} = 0.2$ | 500 | | | μA |
| Light Pen Input (Option) | | | | |
| $V_{TRIGGER}$ (Falling Edge) | 2.8 | 2.2 | 2.5 | Volts |
| ϕ_M (Option) | | | | |
| V_{OL} | | 0.4 | | Volts |
| I_{OL} @ 0.3 Volts V_{OL} | 1.6 | | | mA |
| V_{OH} | $V_{DD} - .7$ | | | Volts |
| I_{OH} @ 4.7 Volts V_{OH} | 100 | | | μA |
| Loading | | 60 | | pF |
| Frequency | | | 2.04 | MHz |
| Bus Available (Option) | | | | |
| V_{OL} | | 0.3 | | Volts |
| I_{OL} | 1.6 | | | mA |
| V_{OH} | 2.4 | | | Volts |
| I_{OH} | 100 | | | μA |
| V_{DD} | 4.75 | 5.25 | 5.00 | Volts |
| I_{DD} | | 150 | 120 | mA |


VIC INPUT CLOCKS




VIC OUTPUT CLOCKS



MICROPROCESSOR READ/WRITE TIMING TO VIC



VIC READ TIMING FROM MEMORY




VIC SYSTEM TIMING

| Symbol | Characteristic | Min | Typ | Max | Units |
|---|--|-------|-------|-------|---------|
| VIC Input Clock Timing | | | | | |
| T _{CYC1} | Input Clock Cycle Time | 69.82 | | 69.84 | ns |
| T _{PWH1} | Clock High | 20 | | | ns |
| T _{PWL1} | Clock Low | 20 | | | ns |
| T _R , T _F | Rise and Fall Time | | | 10 | ns |
| VIC Output Clock Timing | | | | | |
| T _{CYC2} | Two MHz Clock Cycle Time | 480 | | 500 | ns |
| T _{OL2} | ϕ_M Clock Output Low | 200 | | 260 | ns |
| T _{OH2} | ϕ_M Clock Output High | 180 | | 250 | ns |
| T _{CYC3} | 1MHz μ Processor Clocks Cycle Time | 960 | | 990 | ns |
| T _{OL3} | P ϕ_1 , P ϕ_2 Clocks Low | 380 | | 500 | ns |
| T _{OH3} | P ϕ_1 , P ϕ_2 Clocks High | 380 | | 500 | ns |
| T _{CD} | Delay Time Between Clocks At .4v | 5 | | 20 | ns |
| T _R | Rise Time, Max. C _L | | | 80 | ns |
| T _F | Fall Time, Max. C _L | | | 40 | ns |
| Microprocessor Read/Write Timing to VIC | | | | | |
| T _{AS} | Address Set Up Time | 375 | | | ns |
| T _{AH} | Address Hold Time | 5 | | | ns |
| T _{RS} | Read Set Up Time | 375 | | | ns |
| T _{WS} | Write Set Up Time | 275 | | | ns |
| T _{DS} | Data Set Up Time | 200 | | | ns |
| T _{ACC} | Data Access Time | 350 | | | ns |
| T _{DH} | Data Hold Time | 30 | | | ns |
| VIC Read Timing From Memory | | | | | |
| T _{VA} | Time To Valid Address From P ϕ_1 | | | | ns |
| T _{AH} | Address Hold Time | 10 | | | ns |
| T _{DSU} | Data Set Up Time | 60 | | | ns |
| D _H | Data Hold Time | 20 | | | ns |
| Composite Sync, Color And Luminance Timing | | | | | |
| BLANKING | Blanking Period (No Video) | 10.0 | 11.0 | 12.0 | μ s |
| B _S | Breeze Way | .3 | .5 | .7 | μ s |
| BURST | Color Burst Reference Signal | 4.0 | 5.0 | 6.0 | μ s |
| Composite SYNC Output Timing | | | | | |
| H _S | Horizontal Sync Pulse | 4.0 | 5.0 | 6.0 | μ s |
| H _L | Horizontal Line Period | 63.0 | 63.5 | 64.0 | μ s |
| H _{L/2} | One Half Horizontal Line Period | 30.0 | 31.5 | 32.5 | μ s |
| E | Equalization Pulse | 2.0 | 2.5 | 3.0 | μ s |
| E _L | Equalization Time Period | 188.0 | 190.5 | 192.0 | μ s |
| V _S | Vertical Sync Period | 188.0 | 190.5 | 192.0 | μ s |
| V _S to V _S | Vertical Sync to Vertical Sync Time Period | | 16.66 | | ms |


Notes

- The color burst signal is the 3.579545 MHz color phase reference from which all other color information is measured.
For Example: Full intensity blue is a 3.579545 MHz signal which has a relative delay of 135ns from burst if the burst signal was available throughout the entire H_L period.
- The number of H_L periods between V_S periods is 262.5 in the interlace mode.
- The number of H_L periods between V_S periods in the non-interlace mode is 262 per frame.
- NTSC only.

Composite SYNC, Color and Luminance



Composite SYNC Output





6562/6563 Video Interface Chip (VIC)

- Fully Programmable System With 16K Byte Address Space
- Mask-programmable Sync Generation (NTSC-6562 or PAL-6563)
- On-Chip Color Generation
- Up to 1000 Independently Programmable and Movable Background Locations
- Screen Grid Size Up to 320 x 200
- Two Selectable Graphic Character Sizes
- On-Chip Sound System
- On-Chip DMA and Address Generation
- 16 Addressable Control Registers
- Light Gun/Pen for Target Games


DESCRIPTION

The MCS6562/6563 is functionally nearly identical to the MCS6560/6561 described in this section of the Data Catalog. Like the 6560/6561, the 6562/6563 is designed to be used in implementing color video graphics applications such as low-cost CRT terminals, biomedical monitors, control system displays and arcade/home video games. It provides all circuitry necessary for generating color programmable character graphics with high-screen resolution. VIC also incorporates sound effects and A/D converters for use in a video game environment.


Principal differences between the 6562/6563 and the 6560/6561 lie in the size of screen display attainable. The 6562/6563 is capable of up to 1000 independently programmable and movable background locations on a standard TV and the screen grid may be up to 320 horizontal dots by 200 vertical dots. In addition, the 6562/6563 sound synthesizer produces three waveforms and features three amplitude modulators, along with programmable frequency and programmable noise generator.

In virtually all other respects, the 6562/6563 is identical to the 6560/6561 and the interested reader is referred to that data sheet in the Data Catalog for further discussion.

PIN CONFIGURATION



BLOCK DIAGRAM



Note
MCS = Ceramic package
MPS = Plastic package

THEORY OF OPERATION

In order to produce programmable color characters, VIC access external memory which can be divided into three areas: character pointers, display characters and color pointers. The character pointer area is a block of bytes in RAM (typically 920 bytes called the Video Matrix) in which each byte points to a particular character to be displayed. The character area consists of a set of 8 or 32 byte blocks (usually called cells) which contain the actual dot patterns to be displayed. These character cells can be located in either RAM or ROM depending on how the objects are to be displayed or moved on the screen. The color pointer area is a block of nybbles in RAM (typically 920/4 bit nybbles called the Color Matrix). The 4 bit color pointers are used to define the color of any character which is to be displayed and to select one of the two color modes.

It is the task of an external microprocessor to organize the Video Matrix, Color Matrix and Character Cells into the proper format to display the data desired on-screen.

To understand the operation of VIC more completely, consider the diagram shown in Figure 1. This is a typical Video Matrix, in which 40 characters horizontally by 23 characters vertically are to be displayed, yielding a total of 920 character display locations, with a screen resolution of

320 horizontal by 184 vertical dots. Each one of these character display locations has a corresponding character pointer, or index, which specifies (points at) a character to be displayed in that particular location. In the example shown, rectangle (B,27) has a character index of 2B. This means character number 2B is to be displayed in that rectangle. VIC will fetch the character index value 2B and perform an address computation to locate the desired character to be displayed. The computation is quite simple. If 8 x 8 character cells are selected, the index is left shifted 3 times (multiply by 8) and the starting address of the character cells, found in VIC Control Register CR₅, is added to the left shifted value. In this case, the character cell starting address is 3000 (in HEX) which is added to the left shifted value of the character index to yield the actual character location in memory of 3158 (in HEX). Note here that the actual character displayed is an eight dot by eight dot matrix which can be stored in either ROM or RAM. Also, the number of times that any particular character can be displayed is unlimited. By using the same character index (2B for example) elsewhere on the grid, the character data will be displayed again. Alternately, through the use of a simple software driver, VIC can be used as a bit-mapped display system provided enough RAM is available (approximately 8K bytes of cell RAM).

**TYPICAL VIDEO MATRIX
(23 x 40)**




FIGURE 1

VIC CONTROL REGISTERS

1000 ORIGIN

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | (bit number) |
|-----------------|------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|-------------------------------|-------------------------------|-----------------------------|---|
| CR ₀ | 1000 | I | S _X ⁶ | S _X ⁵ | S _X ⁴ | S _X ³ | S _X ² | S _X ¹ | S _X ⁰ | SCREEN ORIGIN X-COORDINATE |
| CR ₁ | 1001 | S _Y ⁷ | S _Y ⁶ | S _Y ⁵ | S _Y ⁴ | S _Y ³ | S _Y ² | S _Y ¹ | S _Y ⁰ | SCREEN ORIGIN Y-COORDINATE |
| CR ₂ | 1002 | R | M ₆ | M ₅ | M ₄ | M ₃ | M ₂ | M ₁ | M ₀ | NO. OF VIDEO MATRIX COLUMNS |
| CR ₃ | 1003 | R ₀ | N ₅ | N ₄ | N ₃ | N ₂ | N ₁ | N ₀ | D | NO. OF VIDEO MATRIX ROWS |
| CR ₄ | 1004 | R ₈ | R ₇ | R ₆ | R ₅ | R ₄ | R ₃ | R ₂ | R ₁ | RASTER VALUE |
| CR ₅ | 1005 | B _V ¹³ | B _V ¹² | B _V ¹¹ | B _V ¹⁰ | B _C ¹³ | *B _C ¹² | *B _C ¹¹ | N | BASE ADDRESS CONTROL |
| CR ₆ | 1006 | L _H ⁷ | L _H ⁶ | L _H ⁵ | L _H ⁴ | L _H ³ | L _H ² | L _H ¹ | L _H ⁰ | LIGHT PEN HORIZONTAL |
| CR ₇ | 1007 | L _V ⁷ | L _V ⁶ | L _V ⁵ | L _V ⁴ | L _V ³ | L _V ² | L _V ¹ | L _V ⁰ | LIGHT PEN VERTICAL |
| CR ₈ | 1008 | P _X ⁷ | P _X ⁶ | P _X ⁵ | P _X ⁴ | P _X ³ | P _X ² | P _X ¹ | P _X ⁰ | POT X |
| CR ₉ | 1009 | P _Y ⁷ | P _Y ⁶ | P _Y ⁵ | P _Y ⁴ | P _Y ³ | P _Y ² | P _Y ¹ | P _Y ⁰ | POT Y |
| CR _A | 100A | A ₂ ³ | A ₂ ² | A ₂ ¹ | A ₂ ⁰ | A ₁ ³ | A ₁ ² | A ₁ ¹ | A ₁ ⁰ | AMPLITUDE 1,2 |
| CR _B | 100B | F ₁ ⁷ | F ₁ ⁶ | F ₁ ⁵ | F ₁ ⁴ | F ₁ ³ | F ₁ ² | F ₁ ¹ | F ₁ ⁰ | F _{IN} ⁽¹⁾ (SAWTOOTH) |
| CR _C | 100C | F ₂ ⁷ | F ₂ ⁶ | F ₂ ⁵ | F ₂ ⁴ | F ₂ ³ | F ₂ ² | F ₂ ¹ | F ₂ ⁰ | F _{IN} ⁽²⁾ (PULSE) |
| CR _D | 100D | F ₃ ⁷ | F ₃ ⁶ | F ₃ ⁵ | F ₃ ⁴ | F ₃ ³ | F ₃ ² | F ₃ ¹ | F ₃ ⁰ | F _{IN} ⁽³⁾ (SQUARE/ NOISE) |
| CR _E | 100E | C _A ³ | C _A ² | C _A ¹ | C _A ⁰ | A ₃ ³ | A ₃ ² | A ₃ ¹ | A ₃ ⁰ | AMPLITUDE 3 |
| CR _F | 100F | C _B ³ | C _B ² | C _B ¹ | C _B ⁰ | C _E ³ | C _E ² | C _E ¹ | C _E ⁰ | COLOR CONTROL |

Note

*These bits ignored when D = 1

REGISTER DESCRIPTION

There are sixteen eight-bit control registers within the 6562 which enable the microprocessor to control all the operating modes of VIC. The control and their functions are tabulated and explained below.

EXPLANATION OF CONTROL REGISTER FUNCTIONS

- CR₀:** Bits 0-6 determine how far from the left-hand side of the T.V. screen the first column of characters will appear. It is used to Horizontally center various sizes of video matrices on-screen. Bit 7 selects interlaced scan mode (I = 1).
- CR₁:** Determines how far from the top of the T.V. screen the first row of characters will appear. It is similarly used to Vertically center various sizes of video matrices on-screen.
- CR₂:** Bits 0-6 set the number of columns in the Video Matrix. Bit 7 is the Color Invert bit, as explained under CR_F.
- CR₃:** Bits 1-6 set the number of rows in the Video Matrix. Bit 0 is used to select either 8 x 8 character matrices (D = 0) or 32 x 8 character matrices (D = 1). * Bit 7 is part of the RASTER value found in CR₄.
- CR₄:** Contains the number of the line currently being scanned by the T.V. raster beam.
- CR₅:** Bits 1-3 determine the starting address of the character cell space. (Note that these bits from bits A13 through A11 of the actual address.) Bits 4-7 determine the starting address of the Video Matrix (these bits from bits A13 through A10 of the actual address). Bit 0 allows sound oscillator 3 to produce either variable frequency noise (N = 1) or a variable frequency square wave (N = 0).
- CR₆:** Contains the latched horizontal position of the light gun/pen.
- CR₇:** Contains the latched vertical position of the light gun/pen.
- CR₈:** Contains the digitized value of POTX.
- CR₉:** Contains the digitized value of POTY.
- CR_A:** Bits 0-3 set the amplitude of sound oscillator 1, bits 4-7 set the amplitude of oscillator 2.
- CR_B:** Bits 0-7 set the frequency of oscillator 1, (sawtooth waveform).
- CR_C:** Same as CR_B for sound oscillator 2 (pulse waveform).
- CR_D:** Same as CR_B for sound oscillator 3 (noise/squarewave).
- CR_E:** Bits 0-3 set the amplitude of oscillator 3. Bits 4-7 contain the Auxiliary color code used in conjunction with the "Multicolor" mode of operation.

- CR_F:** Bits 4-7 select 1 of 16 colors for the background common to all characters. (Essentially, they set the color of the background area within the Video Matrix.) Bits 0-3 select 1 of 16 colors for the exterior border area of the screen (all area outside the Video Matrix). The invert bit (R), found in CR₂, determines whether the Video Matrix will be displayed as different colored characters on a common background color (R = 1) or inverted (R = 0), that is, all characters will be the same color (the background color in CR_F) while each character's background will now be a different color, determined by the code in the Color RAM. Note that the R bit has no effect when Multicolor mode is selected and that CR_F also functions differently in this mode. Refer to the section called "Operating Modes" for complete information.

NOTE

* The 32 x 8 character mode is designed primarily to allow bit-mapping the entire screen.

COLOR OPERATING MODES

VIC incorporates two modes of color operation. HI-RES (high resolution) mode and Multicolor mode. Basically, the operating mode affects how the Character Cell information will be translated into dots on the TV screen. The operating mode is determined by the MSB of the color pointer associated with each character location in the Video Matrix. If the MSB of a character's color pointer is zero, then that character will be displayed in HI-RES mode. Alternately, if the MSB is one, the character will be displayed in Multicolor mode.

With HI-RES mode selected, there is a one-to-one correspondence between Character Cell bits and the dots displayed on-screen. That is, all one bits of a character will be displayed in one color, and all zero bits in another color. The foreground color of the character is specified by the remaining 3 bits of the character's color pointer, while the character's background color is specified by Register F (CR_F).

With Multicolor mode selected, each TWO bits of a character cell correspond to ONE dot on-screen and the color of that dot is determined by the two-bit code. Unlike HI-RES mode, in which only two colors can be displayed in a single character, Multicolor mode allows four colors per character; however, since two bits of cell data now correspond to a single dot on-screen, the horizontal resolution is half that of the HI-RES mode. That is, each 8 x 8 Character Cell in memory maps onto an 8 x 4 character on-screen (8 lines of 4 dots each). Note that the amount of memory required for these 8 x 4 Multicolor characters is the same as that for 8 x 8 HI-RES characters, the data is simply mapped differently on-screen.

In Multicolor mode, the two bits which make up a dot select one of four colors for that dot. The four codes created by these two bits tell VIC where to find the color information for the dot. The color of the dot can be either the Background color (in CR_F), the Exterior Border color (in CR_F), the Auxiliary color (in CR_E) or the Foreground color (bits 0 thru 2 of the character's color pointer).

The Multicolor mode color select codes are:

- 00 – Background color (CR_F)
- 01 – Exterior Border color (CR_F)
- 10 – Foreground color (Color RAM)
- 11 – Auxiliary color (CR_E)

Note that the two-bit code is NOT itself a color code, rather it is a pointer to four different color codes, allowing greater color flexibility, as each code pointed to has either 3 or 4-bit resolution.


EXAMPLE:

Given: CR_F = 17 Character Background color is WHITE (1),
 CR₂ = 8X Exterior Border color is YELLOW (7).
 CR_E = 6X Invert is not selected (R = 1).
 Auxiliary color is BLUE (6),
 and a character definition of:


| | bit | |
|------|------------|-----|
| | 76543210 | HEX |
| byte | 0 00011011 | 1B |
| | 1 00011011 | 1B |
| | 2 00011011 | 1B |
| | 3 00011011 | 1B |
| | 4 00011011 | 1B |
| | 5 00011011 | 1B |
| | 6 00011011 | 1B |
| | 7 00011011 | 1B |

If the color pointer nybble for that character is 0 (0000), then the Foreground color is BLACK (0) and HI-RES mode is

selected (MSB = 0). The character will then appear on-screen as:



If the color pointer nybble for that character is 8 (1000), then the Foreground color is BLACK (0) and Multicolor mode is selected (MSB = 1). The character will then appear on-screen as:



Note

This is given solely as an example and due to color transition limitations of most TV sets, closely spaced dots of different colors will not appear sharply defined on-screen.

Since the mode of display for a character is selected by the character's color pointer and each character location on-screen has a unique color pointer, it is possible to freely intermix HI-RES and Multicolor characters. This provides great display flexibility, allowing HI-RES characters for alphanumeric, etc. and Multicolor characters for a wider array of colors available simultaneously.

EXAMPLE OF VIC CONTROL REGISTER USE:

For simplicity, assume all characters are in the HI-RES mode and the VIC Registers are loaded with the following values:

| Reg | Contents (HEX) | Binary | Results |
|-----------------|---|-------------|--|
| CR ₀ | 0B | 0/000 1011 | Moves Video Matrix over 11(x4) dot widths from the left side of the screen. Interlace is not selected (I = 0). |
| CR ₁ | 32 | 0011 0010 | Moves Video Matrix down HEX 32 dot heights from top of screen. |
| CR ₂ | A8 | 1/010 1000 | Sets HEX 28 (=40 base 10) columns in Video Matrix. Invert is not selected (R = 1). |
| CR ₃ | 2E | X/010 111/0 | Sets 010111 (=23 base 10) rows in Video Matrix. 8 x 8 character matrices are selected (D = 0). |
| CR ₅ | Should be set to access the proper memory locations of the specific system. Suppose it is desired to locate the Video Matrix starting at address HEX 0400, and the character matrices starting at address HEX 3000. In order to accomplish this, CR ₅ is set: | | |
| CR ₅ | <p>1D</p> <p>This would create a 14-bit address of the form:</p> <p>CR₅ BITS</p> <pre> 76 54 00 01XX XXXX XXXX 0 4 0 0 </pre> <p>for the Video Matrix.</p> <p>It would also create a 14-bit address of the form:</p> <p>CR₅ BITS</p> <pre> 32 1 11 0XXX XXXX XXXX 3 0 0 0 </pre> <p>for the character matrices.</p> | 0001 110/1 | Noise is selected (N = 1). |
| CR _A | 0F | 0000 1111 | Oscillator 1 is at full volume. Oscillator 2 is Off. |
| CR _B | 1A | 0001 1010 | Oscillator 1 has a relative frequency of 1A. |
| CR _C | 00 | 0000 0000 | Oscillator 2 has a relative frequency of 0. |
| CR _D | 25 | 0010 0101 | Oscillator 3/Noise generator has a relative frequency of 25. |
| CR _E | X3 | XXXX 0011 | Oscillator 3 has a relative volume of 3. |
| CR _F | 06 | 0000 0110 | The background color common to all characters is black (0), the border color is dark blue (6) and since R = 1, each character is displayed in its own color on the black background. |

These register values will produce a screen with a properly centered Video Matrix of 23 x 40 characters, each character appearing in color on a black background, with a dark blue border surrounding the Video Matrix area. Additionally, the sound effects generator will be producing a pitched oscillation, along with white noise.

All of these registers can be modified to produce different effects.

For example: If the number in CR_0 is increased, the Video Matrix region will shift farther to the right.

If the number in CR_8 is reduced, the frequency of oscillator 1 will go down.

If CR_2 is changed to 28 (turning R OFF), the border will remain dark blue, but now the Video Matrix will appear as black characters on different colored backgrounds.

In order for VIC to produce a picture on-screen, the number of rows and columns and appropriate centering values must be loaded into the proper registers.

6562 PIN SIGNAL DESCRIPTION

Address Bus—Pins 21 thru 34

The 14 bit address bus (A_0 thru A_{13}) is bidirectional. During $P\phi_2 = 1$, the address pins are in the input mode. In this mode the microprocessor can access any of the sixteen VIC Control Registers. The high order pins of the Address Bus (A_8 thru A_{13}) act as Chip Select pins in this input mode. A true chip select condition occurs when $A_{13} = A_{11} = A_{10} = A_9 = A_8 = 0$ and $A_{12} = 1$, which equates to a VIC chip select address of 1000 in HEX. The lower order 4 bits of the address bus (A_0 thru A_3) are used as the control register select portion of the input address.

During $P\phi_1 = 1$, the VIC address pins will be in the output mode if data (either Character Pointer or Character Cell) is to be fetched. In this mode, VIC will put out the address of the memory location to be fetched. The address from VIC will be valid 50 ns after the rising edge of $P\phi_1$ and remain valid until the rising edge of $P\phi_2$.

Read/Write—Pin 4

This signal is an input only on the 6562 and controls the flow of data between VIC and the microprocessor. When the R/W signal is low and the VIC chip select conditions have been satisfied, the microprocessor can write data into the selected VIC Control Register. If the R/W signal is high and the chip select conditions have been met, the microprocessor can read data from the selected VIC Control Register.

It is important to note that all VIC/microprocessor data transfers can only occur when $P\phi_2 = 1$. During $P\phi_1$, VIC will be fetching data from memory for display and the R/W signal must be held high to insure that VIC will not write into any memory location.

Data Bus—Pins 5 thru 16

The 12 bit data bus of the 6562, DB_0 thru DB_{11} , is divided into two sections. The lower order eight bits, DB_0 thru DB_7 , are used both to interface to the microprocessor and fetch data needed for display, while the higher order 4 bits are used exclusively for retrieving color and mode information. The operation of the lower order eight bits (DB_0 thru DB_7) can also be separated into two categories: microprocessor interface and video data interface. During $P\phi_2 = 1$, DB_7 thru DB_0 are used exclusively for data transmission between the microprocessor and VIC. During $P\phi_1 = 1$, DB_7 thru DB_0 are used for fetching display data.

CLOCKS

Master Oscillator Clock Inputs— ϕ_1 and ϕ_2 , Pins 39 and 38.

The 6562 requires a 14.31818 MHz (NTSC), TWO Phase Clock. The clock signals must be five (5) volts and non-overlapping. The 6563 requires an 8.867236 MHz clock for PAL standard.

System Clocks— $P\phi_1$ and $P\phi_2$, Pins 35 and 36

These clocks are the master timing generator for the VIC System. They are five volt, non-overlapping 1.8 MHz clocks capable of driving the capacitance of the 6512A microprocessor.

Analog to Digital Converters—POTX and POTY, Pins 17 and 18

These input pins are used to convert potentiometer position into a microprocessor readable 8 bit HEX number. This is accomplished by a simple RC time constant integration technique. The potentiometer is used to charge an external capacitor tied to the pot pin. Refer to application note No. 1 (Insert)

Composite Sound—Pin 19

This pin provides the output of the sound synthesizer portion of the 6562 shown in the VIC Block Diagram. It is a high impedance output and must be buffered and amplified externally to drive a speaker.

Composite Sync and Luminance—Pin 3

This pin is an open drain output which provides all the necessary video synchronization and luminance information required by a standard television. Refer to application note No. 1 (insert).

Composite Color—Pin 2

This signal provides the necessary color information required by a standard television to receive a full color picture. The composite color pin is a high impedance output buffer which provides the reference burst signal plus the color encoded phase and amplitude information at the proper 3.579545 MHz frequency. Refer to application note No. 1 (insert).

Reset—(Option), Pin 37

This input signal is used to synchronize the horizontal and vertical sync counter to an external signal.

Bus Available—(Option), Pin 37

This output signal indicates the state of VIC with respect to the video memory fetch. The pin will go low 1 μ sec. before VIC performs any memory access and will remain low until the end of the current screen line. It is possible to access VIC registers or video RAM before and after an active screen line.

Light Gun/Pen—(Option), Pin 37

This input signal causes the current dot position being scanned onto the screen to be latched into control registers 6 and 7, upon a negative going edge. This pin would be used in conjunction with a photo detector for use in a "target shoot" type game or for light pen applications. Refer to application note No. 1 (insert).

NOTE**OPTION ALTERNATIVES**

- 1 LIGHT PEN—Negative edge triggered latch of raster position/6562-101.
- 2 RESET—Reset Horizontal and Vertical counters to Vertical Sync./6562-201
- 3 BUS AVAILABLE—Pin is low when VIC is displaying data/6562-301

**AVAILABLE AUXILIARY/BACKGROUND/
BORDER COLORS**

| | |
|------------------|------------------------|
| 0 BLACK | 8 ORANGE |
| 1 WHITE | 9 LIGHT ORANGE |
| 2 RED | A PINK |
| 3 CYAN | B LIGHT CYAN |
| 4 MAGENTA | C LIGHT MAGENTA |
| 5 GREEN | D LIGHT GREEN |
| 6 BLUE | E LIGHT BLUE |
| 7 YELLOW | F LIGHT YELLOW |

AVAILABLE CHARACTER COLORS

- 0 BLACK**
- 1 WHITE**
- 2 RED**
- 3 CYAN**
- 4 MAGENTA**
- 5 GREEN**
- 6 BLUE**
- 7 YELLOW**

MCS6562 ELECTRICAL SPECIFICATION**ABSOLUTE MAXIMUM RATINGS**

| | | |
|--------------------------------|-------|----------------|
| Ambient Temperature under Bias | | -10° to 80°C |
| Storage Temperature | | -65°C to 150°C |
| Voltage on any Pin* | | -0.5 V to +7 V |
| Power Dissipation | | 1.0 W |

*With respect to Ground

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.


D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } +50^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 5\%$ (unless otherwise specified)

| CHARACTERISTIC | MIN. | MAX. | TYP. | UNITS |
|--|-----------------|-------|----------|---------|
| Read/Write, Reset (Option), Address and Data-Input State | | | | |
| V_{IL} | -0.2 | 0.4 | — | Volts |
| V_{IH} | 2.4 | 5.6 | — | Volts |
| Input Capacitance | — | 8.0 | 5.0 | pF |
| Input Leakage (all outputs in high impedance state) | — | 10.0 | 1.0 | μ A |
| Address and Data-Output State | | | | |
| V_{OL} | — | 0.4 | — | Volts |
| V_{OH} | 2.4 | — | — | Volts |
| I_{OL} —Sink current $V_{OL} = 0.4$ | 2.4 | — | — | mA |
| I_{OH} —Source current $V_{OH} = 2.4$ | 200 | — | — | μ A |
| Impedance in Three State Condition | 1×10^6 | — | — | Ohms |
| Clock Input (ϕ_1 and ϕ_2 Input) | | | | |
| Frequency | — | — | 14.31818 | MHz |
| Capacitance | — | 10.0 | — | pF |
| V_{IL} | -0.2 | 0.3 | — | Volts |
| V_{IH} | 4.5 | — | 5.0 | Volts |
| Clock Outputs ($P\phi_1$, $P\phi_2$) | | | | |
| V_{OL} | — | 0.3 V | — | Volts |
| I_{OL} @ 0.3 Volts V_{OL} | 1.6 | — | — | mA |
| V_{OH} | $V_{DD}-2$ | — | — | Volts |
| I_{OH} @ 4.7 Volts V_{OH} | 200 | — | — | μ A |
| Loading | — | 120.0 | — | pF |
| Frequency | — | — | 1.8 | MHz |


MCS6562 ELECTRICAL SPECIFICATIONS (Continued)

| CHARACTERISTIC | MIN. | MAX. | TYP. | UNITS |
|---|------|------|------|---------------|
| Composite Sound | | | | |
| Output Impedance | — | 2000 | 1000 | Ω |
| Max. Current (Sink or Source) | — | 500 | — | μA |
| Output Offset Voltage | 2.2 | 2.8 | 2.5 | Volts |
| V_{OH} (Max. Amplitude-all oscillators) | 3.7 | — | 4.0 | Volts |
| V_{OL} (Max. Amplitude-all oscillators) | — | 1.3 | 1.0 | Volts |
| V_{OH} (Min. Amplitude-one oscillator) | 2.55 | — | 2.6 | Volts |
| V_{OL} (Min. Amplitude-one oscillator) | — | 2.45 | 2.4 | Volts |
| Pot Inputs | | | | |
| $V_{TRIGGER}$ (Rising Edge) | 2.2 | 2.8 | 2.5 | Volts |
| Pot Reset | | | | |
| V_{OL} | — | 0.2 | — | Volts |
| I_{OL} @ $V_{OL} = 0.2$ | 500 | — | — | μA |
| Light Pen Input (Option) | | | | |
| $V_{TRIGGER}$ (Falling Edge) | 2.8 | 2.2 | 2.5 | Volts |
| Bus Available (Option) | | | | |
| V_{OL} | — | 0.3 | — | Volts |
| I_{OL} | 1.6 | — | — | mA |
| V_{OH} | 2.4 | — | — | Volts |
| I_{OH} | 10 | — | — | μA |
| V_{DD} | 4.75 | 5.25 | 5.00 | Volts |
| I_{DD} | — | 150 | 120 | mA |


VIC INPUT CLOCKS




VIC OUTPUT CLOCKS



MICROPROCESSOR READ/WRITE TIMING TO VIC



VIC READ TIMING FROM MEMORY



VIC SYSTEM TIMING

VIC INPUT CLOCK TIMING

| SYMBOL | CHARACTERISTIC | MIN. | TYP. | MAX. | UNITS |
|---------------------------------|------------------------|-------|------|-------|-------|
| T _{CYC1} | Input Clock Cycle Time | 69.82 | — | 69.84 | ns |
| T _{PWH1} | Clock High | 20 | — | — | ns |
| T _{PWL1} | Clock Low | 20 | — | — | ns |
| T _R , T _F | Rise and Fall Time | — | — | 10 | ns |

VIC OUTPUT CLOCK TIMING

| | | | | | |
|-------------------|---|-----|---|-----|----|
| T _{CYC3} | 1.8 MHz μ Processor Clocks Cycle Time | 548 | — | 566 | ns |
| T _{OL3} | P ϕ_1 , P ϕ_2 Clocks Low | 240 | — | 286 | ns |
| T _{OH3} | P ϕ_1 , P ϕ_2 Clocks High | 240 | — | 286 | ns |
| T _{CD} | Delay Time Between Clocks At .4 V | 5 | — | 20 | ns |
| T _R | Rise Time, Max. C _L | — | — | 40 | ns |
| T _F | Fall Time, Max. C _L | — | — | 20 | ns |

MICROPROCESSOR READ/WRITE TIMING TO VIC

| | | | | | |
|------------------|---------------------|-----|---|-----|----|
| T _{AS} | Address Set Up Time | 210 | — | — | ns |
| T _{AH} | Address Hold Time | 5 | — | — | ns |
| T _{RS} | Read Set Up Time | 210 | — | — | ns |
| T _{WS} | Write Set Up Time | 150 | — | — | ns |
| T _{DS} | Data In Set Up Time | 100 | — | — | ns |
| T _{ACC} | Data Access Time | — | — | 200 | ns |
| T _{DH} | Data Hold Time | 10 | — | — | ns |

VIC READ TIMING FROM MEMORY

| | | | | | |
|------------------|---------------------------------------|----|---|----|----|
| T _{VA} | Time to Valid Address From P ϕ_1 | — | — | 30 | ns |
| T _{AH} | Address Hold Time | 10 | — | 20 | ns |
| T _{DSU} | Data Set Up Time | 30 | — | — | ns |
| D _H | Data Hold Time | 20 | — | — | ns |

COMPOSITE SYNC, COLOR AND LUMINANCE TIMING

| | | | | | |
|----------------|------------------------------|------|------|------|---------|
| BLANKING | Blanking Period (No Video) | 10.0 | 11.0 | 12.0 | μ S |
| B _S | Breeze Way | .3 | .5 | .7 | μ S |
| BURST | Color Burst Reference Signal | 4.0 | 5.0 | 6.0 | μ S |

Note

The color burst signal is the 3.579545 MHz color phase reference from which all other color information is measured.

For Example: Full intensity blue is a 3.579545 MHz signal which has a relative delay of 135 ns from burst if the burst signal was available throughout the entire H_L period.


COMPOSITE SYNC OUTPUT TIMING

| SYMBOL | CHARACTERISTIC | MIN. | TYP. | MAX. | UNITS |
|----------------|--|-------|-------|-------|---------|
| H_S | Horizontal Sync Pulse | 4.0 | 5.0 | 6.0 | μS |
| H_L | Horizontal Line Period | 63.0 | 63.5 | 64.0 | μS |
| $H_{L/2}$ | One Half Horizontal Line Period | 30.0 | 31.5 | 32.5 | μS |
| E | Equalization Pulse | 2.0 | 2.5 | 3.0 | μS |
| E_L | Equalization Time Period | 188.0 | 190.5 | 192.0 | μS |
| V_S | Vertical Sync Period | 188.0 | 190.5 | 192.0 | μS |
| V_S to V_S | Vertical Sync to Vertical Sync Time Period | — | 16.66 | — | ms |


Notes:

1. The number of H_L periods between V_S periods is 262.5 in the interlace mode.
2. The number of H_L periods between V_S periods in the non-interlace mode is 262 per frame.
3. NTSC only.

COMPOSITE SYNC, COLOR AND LUMINANCE



COMPOSITE SYNC OUTPUT



STANDARD SYSTEM CONFIGURATION

A typical VIC System would consist of a microprocessor, VIC, ROM, RAM and I/O. The tasks involved in a system are divided between the μP and VIC. The μP controls the system functions (such as games) and VIC controls the Video Display.

VIC is designed to operate with 65XX microprocessors, generating the μP clocks directly (or through external dividers for slower systems). This allows the μP and VIC to alternate memory access through interleaved DMA.

A VIC System is divided into two sections; a standard speed section containing system RAM (optional), system ROM and system I/O; and a high-speed section, containing the shared high-speed (200 ns) RAM.

The shared subsystem must be isolated from the system busses via tri-state buffers whenever VIC takes control of the high-speed bus. Since the system busses are unaffected when VIC accesses the shared subsystem, all devices external to the shared subsystem can run at a slower speed, allowing standard speed system design.

Although it is possible to incorporate all system RAM into the high-speed section of the system, it may be more cost


effective to place only that RAM needed for video information in the high-speed subsystem and all other RAM outside.

Referring to the Standard System Diagram, the Tri-state buffers on the Address and Data busses allow the shared section to be isolated from the system busses during $P\phi_2$, the VIC busses tri-state and the buffers allow the μP to access the shared RAM or VIC registers.

During $P\phi_1$ the Color RAM is accessed in parallel with the Video Matrix, therefore, any VIC access of the Video Matrix also accesses the Color RAM. During $P\phi_2$ the tri-state buffer on the Color RAM allows the μP to access the Color RAM as a block of memory separate from the Video Matrix, (the Color RAM, therefore, resides in two different locations; at the same location as the Video Matrix during $P\phi_1$ and at some unique location during $P\phi_2$).

The 4052 CMOS MUX allows four joysticks to be connected to VIC. The I/O section determines which joystick will be digitized at any one time.

STANDARD SYSTEM DIAGRAM





65245 Octal Bus Transceiver With 3-State Outputs


DESCRIPTION

The 65245 is an octal bus transceiver designed for asynchronous, bi-directional communication between data busses.

The level of the Direction input (DIR) allows data transmission from bus A to bus B or from bus B to bus A. The Enable input (\bar{E}) can be used to provide isolation between the busses.

The device is fully TTL and CMOS compatible, and is pin-for-pin compatible with the 74LS245.

PIN CONFIGURATION



TRUTH TABLE

| \bar{E} | | DIR | Output |
|-----------|---|-----|-----------------|
| L | L | L | B data to A bus |
| L | L | H | A data to B bus |
| H | X | X | Isolation |

NOTES

- L = LOW level
- H = HIGH level
- X = Irrelevant

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|-----------------------------|-----------|--------------|------|
| Supply Voltage | V_{CC} | -0.3 to +7.0 | Vdc |
| Input Voltage | V_{in} | -0.3 to +7.0 | Vdc |
| Operating Temperature Range | T_A | 0 to +70 | °C |
| Storage Temperature Range | T_{stg} | -55 to +150 | °C |

COMMENT


This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0\text{ V} \pm 5\%$, $V_{SS} = 0$, $T_A = 0^\circ$ to $+70^\circ\text{C}$)

| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------|---|------------|----------------|------------------|---------------|
| V_{IH} | Input High Voltage | 2.0 | | | V |
| V_{IL} | Input Low Voltage | | | 0.8 | V |
| V_{OH} | Output High Voltage $V_{CC} = \text{MIN}$, $V_{IH} = 2.0\text{ V}$ $I_{OH} = -3\text{ mA}$ $I_{OH} = -15\text{ mA}$ | 2.4 2.0 | | | V |
| V_{OL} | Output Low Voltage $V_{CC} = \text{MIN}$, $V_{IL} = 0.8\text{ V}$ $I_{OL} = 12\text{ mA}$ $I_{OL} = 24\text{ mA}$ | | | 0.4 0.5 | V |
| I_{OZH} | High-Impedance Output Current $\bar{E} = 2.0\text{ V}$, $V_{CC} = \text{MAX}$, $V_{OUT} = 2.7\text{ V}$ | | | 50 | μA |
| I_{OZL} | High-Impedance Output Current $\bar{E} = 2.0\text{ V}$, $V_{CC} = \text{MAX}$, $V_{OUT} = -0.4\text{ V}$ | | | -50 | μA |
| I_{IH} | High-Level Input Current $V_{CC} = \text{MAX}$, $V_{IH} = 2.7\text{ V}$ | | 20 | 100 | nA |
| I_{IL} | Low-Level Input Current $V_{CC} = \text{MAX}$, $V_{IL} = 0.4\text{ V}$ | | 20 | -100 | nA |
| I_{OH} | High-Level Output Current $V_{CC} = \text{NOM}$, $V_{OUT} = 2.4\text{ V}$ | | | -15 | mA |
| I_{OL} | Low-Level Output Current $V_{CC} = \text{NOM}$, $V_{OUT} = 0.4\text{ V}$ | | | 24 | mA |
| I_{CC} | Power Supply Current Outputs High Outputs Low Outputs Hi-Z | | 47 44 56 | 64 100 105 | mA |

AC CHARACTERISTICS ($V_{CC} = 5.0\text{ V}$, $V_{SS} = 0\text{ V}$, $T_A = +25^\circ\text{C}$)

| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|------------------------|-------------------------------------|-----|-----|----------|----------|-----------------|
| t_{PLH} t_{PHL} | Propagation Delay Data to Output | | | 40 40 | ns ns | Test Circuit |
| t_{PZH} t_{PZL} | Output Enable Time | | | 40 40 | ns ns | |
| t_{PHZ} t_{PLZ} | Output Disable Time | | | 40 40 | ns ns | |

AC TEST CIRCUIT



2114 Static RAM (1024 x 4)

| | 2114 | 2114L |
|--------------------------|-----------------|----------------|
| Access Time (ns) | 450, 300, 200 | 450, 300 |
| Supply Current/Tolerance | 100 mA \pm 5% | 70 mA \pm 5% |

- 450, 300, Maximum Access Time
- Three-state Outputs for OR-Ties
- Directly TTL Compatible: All Inputs, Outputs and Power Supply
- 400 mV Noise Immunity on Inputs
- Single 5 V Supply
- No Clocks or Strokes Required
- High-Density 18-Pin Package
- Identical Cycle and Access Times


DESCRIPTION

The MOS Technology 2114 is a 4096-bit Static Random Access Memory organized as 1024 words by 4 bits. It is fabricated using N-channel Silicon Gate technology. Because it is designed using fully DC stable (static) circuitry in both the memory array and the decoding, it requires no clock or refresh. Address setup times are not required and data is read nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of bus-oriented systems. Drive capability is 2 TTL loads.


The 2114 is designed for memory applications where high performance, low cost, large bit storage and simple interfacing are important design objectives. It is totally TTL compatible in all respects. A separate Chip Select (\overline{CS}) input allows easy selection of an individual device when outputs are OR-tied.

Available in ceramic or molded packaging, the 2114 is offered in eight models. The 2114-45 (ceramic) and 2114-45 (molded) devices require a supply current of 100 mA, with a tolerance of \pm 5%. A 10% tolerance is obtained using the MCT (ceramic) and MPT (molded) 2114-45. Low-power models include the 2114L-45 (ceramic) and 2114L-45 (molded) devices with 70 mA supply current requirements and \pm 5% tolerance as well as the \pm 10%-tolerance versions.

PIN CONFIGURATION



BLOCK DIAGRAM



DC CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$ (unless otherwise specified)

| Symbol | Parameter | MCS2114L-45 MPS2114L-45 | | MCS2114-45 MPS2114-45 | | MCT2114L-45 MPT2114L-45 | | MPT2114-45 MPT2114-45 | | Unit | Test Conditions |
|-----------|--|----------------------------|----------|--------------------------|----------|----------------------------|----------|--------------------------|----------|---------------|---|
| | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| I_{LI} | Input Load Current (all input Pins) | | 10 | | 10 | | 10 | | 10 | μA | $V_{IN} = 0$ to 5.25V |
| I_{LO} | I/O Leakage Current | | 10 | | 10 | | 10 | | 10 | μA | $\overline{\text{CS}} = 2.0\text{ V}$, $V_{I/O} = 0.4\text{ V}$ to V_{CC} |
| I_{CC1} | Power Supply Current | | 65 | | 95 | | | | | mA | $V_{CC} = 5.25\text{ V}$, $I_{I/O} = 0\text{ mA}$, $T_A = 25^\circ\text{C}$ |
| I_{CC2} | Power Supply Current | | 70 | | 100 | | | | | mA | $V_{CC} = 5.25\text{ V}$, $I_{I/O} = 0\text{ mA}$, $T_A = 0^\circ\text{C}$ |
| I_{CC3} | Power Supply Current | | | | | | 65 | | 95 | mA | $V_{CC} = 5.5\text{ V}$, $I_{I/O} = 0\text{ mA}$, $T_A = 25^\circ\text{C}$ |
| I_{CC4} | Power Supply Current | | | | | | 70 | | 100 | mA | $V_{CC} = 5.5\text{ V}$, $I_{I/O} = 0\text{ mA}$, $T_A = 0^\circ\text{C}$ |
| V_{IL} | Input Low Voltage | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V | |
| V_{IH} | Input High Voltage | 2.0 | V_{CC} | 2.0 | V_{CC} | 2.0 | V_{CC} | 2.0 | V_{CC} | V | |
| V_{OL} | Output Low Voltage | | 0.4 | | 0.4 | | 0.4 | | 0.4 | V | $I_{OL} = 3.2\text{ mA}$ |
| V_{OH} | Output High Voltage | 2.4 | V_{CC} | 2.4 | V_{CC} | 2.4 | V_{CC} | 2.4 | V_{CC} | V | $I_{OH} = -400\ \mu\text{A}$ |

AC CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$ (unless otherwise specified)

| Symbol | Parameter | MCS2114-45 MPS2114-45 MCT2114L-45 MPS2114L-45 | | MCT2114-45 MPT2114-45 MCT2114L-45 MPT2114L-45 | | Unit |
|-----------|---------------------------------|--|-----|--|-----|------|
| | | Min | Max | Min | Max | |
| t_{RC} | READ CYCLE Read Cycle Time | 450 | | 450 | | ns |
| t_{ACC} | Access Time | | 450 | | 450 | ns |
| t_{CO} | Chip Select to Output Valid | | 120 | | 120 | ns |
| t_{CX} | Chip Select to Output Off | 0 | | 0 | | ns |
| t_{OTD} | Chip Deselect to Output Off | 0 | 100 | 0 | 100 | ns |
| t_{OHA} | Output Hold from Address Change | 50 | | 50 | | ns |
| t_{WC} | WRITE CYCLE Write Cycle Time | 450 | | 450 | | ns |
| t_{AW} | Address to Write Setup Time | 0 | | 0 | | ns |
| t_W | Write Pulse Width | 200 | | 200 | | ns |
| t_{WR} | Write Release Time | 0 | | 0 | | ns |
| t_{OTW} | Write to Output Off | 0 | 100 | 0 | 100 | ns |
| t_{DW} | Data to Write overlap | 200 | | 200 | | ns |
| t_{DH} | Data Hold | 0 | | 0 | | ns |

CAPACITANCE $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$

| Symbol | Test | Min | Max | Unit | Note | Conditions |
|-----------|--------------------------|-----|-----|------|--|------------------------|
| $C_{I/O}$ | Input/Output Capacitance | | 10 | pF | This parameter is periodically sampled and not 100% tested | $V_{I/O} = 0\text{ V}$ |
| C_{IN} | Input Capacitance | | 7 | pF | | $V_{IN} = 0\text{ V}$ |

AC CONDITIONS OF TEST

| | |
|----------------------------|-----------------------|
| Input Pulse Levels | 0.8 V to 2.0 V |
| Input Rise and Fall Time | 10 ns |
| Timing Measurement Levels: | |
| Input | 1.5 V |
| Output | 0.8 V and 2.0 V |
| Output Load | 1 TTL Gate and 100 pF |

ABSOLUTE MAXIMUM RATINGS


| | |
|--------------------------------|---|
| Ambient Temperature under Bias | -10°C to $+80^\circ\text{C}$ |
| Storage Temperature | -65°C to $+150^\circ\text{C}$ |
| Voltage on any Pin* | -0.5 V to $+7\text{ V}$ |
| Power Dissipation | 1.0 W |

*With respect to ground

COMMENT


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

TIMING DIAGRAMS




TYPICAL CHARACTERISTICS


ACCESS TIME VS CAPACITIVE LOAD




SUPPLY CURRENT VS TEMPERATURE




INPUT VOLTAGE LIMITS VS TEMPERATURE




ACCESS TIME VS VOLTAGE



ACCESS TIME VS TEMPERATURE



SUPPLY CURRENT VS VOLTAGE





2316 Static ROM (2048 x 8)


- Access Time 450 ns and 350 ns (maximum)
- Totally Static Operation
- Fully TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects
- Single 5 V Power Supply
- Pin Compatible With 2716 EPROM
- 400 mV Noise Immunity on Inputs
- 2708/2716 EPROMs Accepted as Program Data Inputs

DESCRIPTION


The MOS Technology 2316 is a 16,384-bit Static Read-Only Memory organized as 2048 x 8 bits. It features a fast access time (350 ns, maximum). It is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage capacity and simple interfacing requirements are important design considerations.

The 2316 operates totally asynchronously; no clock input is required. With three programmable chip select inputs, eight 16K ROMs can be OR-tied with no need for external decoding logic. Designed to replace two 2708 8K EPROMs, the 2316 can eliminate the need to redesign printed circuit boards for volume mask-programmed ROMs after prototyping is completed with EPROMs.

PIN CONFIGURATION



BLOCK DIAGRAM



DC CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$ (unless otherwise specified)

| Symbol | Parameter | Min | Max | Units | Test Conditions |
|-----------|------------------------|------|------------|---------------|--|
| I_{CC1} | Power Supply Current | | 100 | mA | $V_{IN} = V_{CC}$, $V_O = \text{Open}$, $T_A = 0^\circ\text{C}$ |
| I_{CC2} | Power Supply Current | | 95 | mA | $V_{IN} = V_{CC}$, $V_O = \text{Open}$, $T_A = 25^\circ\text{C}$ |
| I_O | Output Leakage Current | | 10 | μA | Chip Deselected, $V_O = 0$ to V_{CC} |
| I_I | Input Load Current | | 10 | μA | $V_{CC} = \text{Max}$. $V_{IN} = 0$ to V_{CC} |
| V_{OL} | Output Low Voltage | | 0.4 | Volts | $V_{CC} = \text{Min}$. $I_{OL} = 2.1\text{ mA}$ |
| V_{OH} | Output High Voltage | 2.4 | | Volts | $V_{CC} = \text{Min}$. $I_{OH} = -400\ \mu\text{A}$ |
| V_{IL} | Input Low Voltage | -0.5 | 0.8 | Volts | See note 1 |
| V_{IH} | Input High Voltage | 2.0 | $V_{CC}+1$ | Volts | |

AC CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$ (unless otherwise specified)

| Symbol | Parameter | Min | Max | Units | Test Conditions |
|-----------|--|-----|-----|-------|-----------------|
| t_{ACC} | Address Access Time | | 450 | ns | |
| t_{CO} | Chip Select Delay | | 200 | ns | See Note 2 |
| t_{DF} | Chip Deselect Delay | | 175 | ns | |
| t_{OH} | Previous Data Valid After Address Change Display | 40 | | ns | |

CAPACITANCE $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$, See Note 3

| Symbol | Parameter | Min | Max | Units | Test Conditions |
|-----------|--------------------|-----|-----|-------|--|
| C_{IN} | Input Capacitance | | 8 | pF | All Pins except Pin under Test Tied to AC Ground |
| C_{OUT} | Output Capacitance | | 10 | pF | |

Notes

- Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.
- Loading 1 TTL + 100 pF, input transition time: 20 ns.
Timing measurement levels: input 1.5V, output 0.8V and 2.0V.
- This parameter is periodically sampled and is not 100% tested.


ABSOLUTE MAXIMUM RATINGS

| | |
|------------------------------------|---|
| Ambient Temperature Under Bias | 0° to $+70^\circ\text{C}$ |
| Storage Temperature | -65°C to $+150^\circ\text{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to $+7.0\text{ V}$ |
| Applied Output Voltage | -0.5 V to $+7.0\text{ V}$ |
| Applied Input Voltage | -0.5 V to $+7.0\text{ V}$ |
| Power Dissipation | 1.0W |


COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

TIMING DIAGRAM



TYPICAL CHARACTERISTICS





2332 Static ROM (4096 x 8)

| | 2332 | 2332A | 2332B |
|---------------------|--------|--------|--------|
| Maximum Access Time | 450 ns | 350 ns | 300 ns |


- Access Time Less Than 350ns
- Totally Static Operation
- Fully TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Two Programmable Chip Selects
- Single 5V Power Supply
- Pin Compatible With 2716 & 2732 EPROMs
- 400 mV Noise Immunity on Inputs
- 2708/2716 EPROMs Accepted as Program Data Inputs

DESCRIPTION


The MOS Technology 2332 is a 32,768-bit Static Read-Only Memory organized as 4096 x 8 bits. It features fast access time (450 ns maximum with the 2332, 350 ns maximum with the 2332A). The 2332 is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage capacity and simple interfacing requirements are important design considerations.

The 2332 operates totally asynchronously; no clock input is required. With two programmable chip select inputs, four 32K ROMs can be OR-tied with no need for external decoding logic. Designed to replace two 2716 16K EPROMs, the 2332 can eliminate the need to redesign printed circuit boards for volume mask-programmed ROMs after prototyping is completed with EPROMs.

PIN CONFIGURATION



BLOCK DIAGRAM



DC CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$ (unless otherwise specified)

| Symbol | Parameter | Min | Max | Units | Test Conditions |
|-----------|------------------------|------|------------|---------------|--|
| I_{CC1} | Power Supply Current | | 125 | mA | $V_{IN} = V_{CC}$, $V_O = \text{Open}$, $T_A = 0^\circ\text{C}$ |
| I_{CC2} | Power Supply Current | | 120 | mA | $V_{IN} = V_{CC}$, $V_O = \text{Open}$, $T_A = 25^\circ\text{C}$ |
| I_O | Output Leakage Current | | 10 | μA | Chip Deselected, $V_O = O$ to V_{CC} |
| I_I | Input Load Current | | 10 | μA | $V_{CC} = \text{Max}$, $V_{IN} = O$ to V_{CC} |
| V_{OL} | Output Low Voltage | | 0.4 | Volts | $V_{CC} = \text{Min}$, $I_{OL} = 2.1\text{ mA}$ |
| V_{OH} | Output High Voltage | 2.4 | | Volts | $V_{CC} = \text{Min}$, $I_{OH} = -400\ \mu\text{A}$ |
| V_{IL} | Input Low Voltage | -0.5 | 0.8 | Volts | See note 1 |
| V_{IH} | Input High Voltage | 2.0 | $V_{CC}+1$ | Volts | |

AC CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$ (unless otherwise specified)

| Symbol | Parameter | 2332 | | 2332A | | Units | Test Conditions |
|-----------|--|------|-----|-------|-----|-------|-----------------|
| | | Min | Max | Min | Max | | |
| t_{ACC} | Address Access Time | | 450 | | 350 | ns | |
| t_{CO} | Chip Select Delay | | 200 | | 200 | ns | See Note 2 |
| t_{DF} | Chip Deselect Delay | | 175 | | 175 | ns | |
| t_{OH} | Previous Data Valid After Address Change Display | 40 | | 40 | | ns | |

CAPACITANCE $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$, See Note 3

| Symbol | Parameter | Min | Max | Units | Test Conditions |
|-----------|--------------------|-----|-----|-------|--|
| C_{IN} | Input Capacitance | | 8 | pF | All Pins except Pin under Test Tied to AC Ground |
| C_{OUT} | Output Capacitance | | 10 | pF | |

Notes

- Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.
- Loading 1 TTL + pF, input transition time: 20 ns.
Timing measurement levels: input 1.5V, output 0.8V and 2.0V.
 $C_L = 100\text{ pF}$.
- This parameter is periodically sampled and is not 100% tested.


ABSOLUTE MAXIMUM RATINGS

| | |
|------------------------------------|---|
| Ambient Operating Temperature | 0° to $+70^\circ\text{C}$ |
| Storage Temperature | -65°C to $+150^\circ\text{C}$ |
| Supply Voltage to Ground Potential | -0.5V to $+7.0\text{V}$ |
| Applied Output Voltage | -0.5V to $+7.0\text{V}$ |
| Applied Input Voltage | -0.5V to $+7.0\text{V}$ |
| Power Dissipation | 1.0W |


COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

TIMING DIAGRAM



TYPICAL CHARACTERISTICS





2364 Static ROM (8192 x 8)

| | 2364 | 2364A | 2364B |
|---------------------|--------|--------|--------|
| Maximum Access Time | 450 ns | 350 ns | 300 ns |


- Access Time 450 ns and 350 ns
- Totally Static Operation
- Fully TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Programmable Chip Select
- Single 5V Power Supply
- Pin Compatible With 2716 & 2732 EPROMs
- 400 mV Noise Immunity on Inputs
- 2716/2732 EPROMs Accepted as Program Data Inputs

DESCRIPTION


The MOS Technology 2364 is a 65, 536-bit Static Read-Only Memory organized as 8192 x 8 bits. It features fast access time (350 ns maximum). It is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage capacity and simple interfacing requirements are important design considerations.

The 2364 operates totally asynchronously; no clock input is required. With one programmable chip select input, two 64K ROMs can be OR-tied with no need for external decoding logic. Designed to replace two 2732 EPROMs, the 2364 can eliminate the need to redesign printed circuit boards for volume mask-programmed ROMs after prototyping is completed with EPROMs.

PIN CONFIGURATION



BLOCK DIAGRAM



DC CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$ (unless otherwise specified)

| Symbol | Parameter | Min | Max | Units | Test Conditions |
|-----------|------------------------|------|------------|---------------|--|
| I_{CC1} | Power Supply Current | | 125 | mA | $V_{IN} = V_{CC}$, $V_O = \text{Open}$, $T_A = 0^\circ\text{C}$ |
| I_{CC2} | Power Supply Current | | 120 | mA | $V_{IN} = V_{CC}$, $V_O = \text{Open}$, $T_A = 25^\circ\text{C}$ |
| I_O | Output Leakage Current | | 10 | μA | Chip Deselected, $V_O = 0$ to V_{CC} |
| I_I | Input Load Current | | 10 | μA | $V_{CC} = \text{Max}$. $V_{IN} = 0$ to V_{CC} |
| V_{OL} | Output Low Voltage | | 0.4 | Volts | $V_{CC} = \text{Min}$. $I_{OL} = 2.1\text{ mA}$ |
| V_{OH} | Output High Voltage | 2.4 | | Volts | $V_{CC} = \text{Min}$. $I_{OH} = -400\ \mu\text{A}$ |
| V_{IL} | Input Low Voltage | -0.5 | 0.8 | Volts | See note 1 |
| V_{IH} | Input High Voltage | 2.0 | $V_{CC}+1$ | Volts | |

AC CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 5\%$ (unless otherwise specified)

| Symbol | Parameter | 2364 | | 2364A | | Units | Test Conditions |
|-----------|--|------|-----|-------|-----|-------|-----------------|
| | | Min | Max | Min | Max | | |
| t_{ACC} | Address Access Time | | 450 | | 350 | ns | See Note 2 |
| t_{CO} | Chip Select Delay | | 200 | | 200 | ns | |
| t_{DF} | Chip Deselect Delay | | 175 | | 175 | ns | |
| t_{OH} | Previous Data Valid After Address Change Display | 40 | | 40 | | ns | |

CAPACITANCE $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$, See Note 3

| Symbol | Parameter | Min | Max | Units | Test Conditions |
|-----------|--------------------|-----|-----|-------|--|
| C_{IN} | Input Capacitance | | 8 | pF | All Pins except Pin under Test Tied to AC Ground |
| C_{OUT} | Output Capacitance | | 10 | pF | |

Notes

- Input levels that swing more negative than -0.5 V will be clamped and may cause damage to the device.
- Loading 1 TTL + pF, input transition time: 20 ns.
Timing measurement levels: input 1.5V, output 0.8V and 2.0V.
 $C_L = 100\text{ pF}$.
- This parameter is periodically sampled and is not 100% tested.


ABSOLUTE MAXIMUM RATINGS

| | |
|------------------------------------|---|
| Ambient Operating Temperature | 0° to $+70^\circ\text{C}$ |
| Storage Temperature | -65°C to $+150^\circ\text{C}$ |
| Supply Voltage to Ground Potential | -0.5 V to $+7.0\text{ V}$ |
| Applied Output Voltage | -0.5 V to $+7.0\text{ V}$ |
| Applied Input Voltage | -0.5 V to $+7.0\text{ V}$ |
| Power Dissipation | 1.0W |


COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.


TIMING DIAGRAM



TYPICAL CHARACTERISTICS



Section 3 CMOS





FR2060 Alarm Watch With Snooze Stopwatch And Timer

- 24 Hours Settable Countdown Timer or ...
- 6 to 8 Digit Stopwatch (Autorange Capability in 6D Versions)
- Daily Alarm with Snooze—5 Minute Repeatable Reminder/Timer
- Executive Alarm Warning
- Alarm Feature Can be Set to Any Minute of the Day
- Many Display Formats Available with 6 to 8 Digits and Day Flags
- 4 Year "Smart" Calendar
- Two Button Control of All Alarm Time, Normal Functions and Backlight
- Third Button Used ONLY When Accessing Timer or Stopwatch
- One Touch ± 30 Second Error Correction
- Simple Setting Procedures
- Single 1.5 V Battery Operation
- Low Power Dissipation
- 32768 Hz Quartz Crystal Operation
- Power-Up Reset
- On-Chip Oscillator Resistors
- High Speed Test Capability
- Designed For Use with Industry Standard Bplexed LCD Displays
- Multi-Tone Sound Outputs
- Lithium Battery Supply Option
- Chime Option
- 7 Flag Day of the Week Indicators and Timer, Stopwatch and Alarm Flags
- Alarm and Lamp Test (Simultaneous Switch Depression)
- Efficient Voltage Doubler
- Option for 12 or 24 Hour Time Display
- Option for Month Date or Date Month Display
- Backlight/Function Switch Combination Option

DESCRIPTION

The FR2060 is a programmable CMOS/LSI circuit which contains all the logic necessary to implement a multi-function 6 or 8 digit bplexed liquid crystal display alarm watch with countdown timer and stopwatch. This device is fabricated with low-threshold, ion-implanted CMOS metal gate technology for low voltage, low power operation. The circuit contains an oscillator-amplifier with an internal feedback resistor for use with 32768 Hz quartz crystals. The circuit operates from a single 1.5 volt battery and contains internal voltage multiplying circuitry that can be connected as a voltage doubler with a minimum of external components. Three switch inputs are required to control all operations. These switch inputs have pull-down resistors and debounce by internal circuitry. Date/Month and 24 Hour mode options are also provided. Switch control and display functions have been designed for flexibility and ease of operation.

WATCH OPERATION:

The FR2060 has been designed with sufficient programming in its display circuitry to allow interfacing with almost any common 6 to 8 Digit dual backplane multiplexed LCD display including Day of Week and numerous indicator flags.

The following discussion outlines the operation of a 6-digit multi-function watch followed by a description of an 8-digit multifunction version. The programmability of the FR2060 switch and display controls allows this diversity.

Referring to Figure 1, note the following basic guidelines for the operation of the FR2060 6 Digit version:

- A. S3 ("Select Button") is used as a selection switch to choose between the following states:
 1. Normal time display with Alarm
 2. Countdown Timer set/display
 3. Chronograph (Lap or Split Mode)
- B. Within any of the above states, S2 ("Set Button") is basically used to select the information to be changed:
 1. In the Normal display state S2 is used to select Alarm or Real time for setting.
 2. In the Timer state, S2 is used for selecting the timer counters to be set.
 3. In the Chronograph state, S2 controls the display of the stopwatch vs. Lap/Split time.
- C. S1 ("Display Button") is used to control the display options in the Normal display state as well as to control the actual changing of watch date as follows:
 1. In the Normal display state S1 controls the arming/disarming of the Alarm as well as the incrementing of timekeeping counters when setting.
 2. In the Timer state S1 is used for setting the desired countdown time as well as for start/stop.
 3. In the Stopwatch state S1 is used for controlling start/stop.

NORMAL DISPLAY STATE—6 DIGIT WATCH

The normal display for the watch is: Hours: Minutes Seconds or Hours: Minutes Date.

One push and release of the "Display" Button (S1) will display Month and Date for 3 seconds. If the display button is held depressed for longer than 3 seconds, Hours: Minutes Date will replace Hours: Minutes Seconds, or vice versa.

One of the seven day flags will indicate day of the week in all of the above modes.

Two sequential depressions of S1 will display Alarm time, and three depressions will alternately arm/disarm the Alarm.

SETTING (Normal Display State)

Depressing the Set Button (S2) one time will cause no action, however two successive depressions of the S2 will place the watch in the Alarm set mode. Alarm Hours: Minutes will appear with an "A" (AM) or "P" (PM) indication in the right most position. The Alarm Hours will be flashing and will advance with each depression of the "Display" Button or at a 2 Hz rate if the button is held. The display will return to normal mode 3 seconds after the last Set or Display input.

The next push of the Set Button before the 3 second timeout will cause the Alarm tens of Minutes to flash. Alarm tens of Minutes are advanced as above. The display will return to normal 3 seconds after the last Set or Display input.

The next push of the Set Button before the 3 second timeout will cause the Alarm units of minutes to flash. Alarm units of minutes are advanced as above. The display will return to normal 3 seconds after the last Set or Display input.

The next push of the Set Button will cause "CH" to display. If flashing, the Chime option is enabled, otherwise it is off. Depressing S1 will alternate the Chime status. The display will return to normal 3 seconds after the last Set or Display input.

The next push of the Set Button before the 3 second timeout will display Month Date Day with Month flashing. The month is advanced with S1 as above. There is NO automatic timeout return from this or any of the following set states.

The next push of the Set Button will cause the Date to flash; the Date is advanced as above.

The next push of the Set Button will cause the Day to flash. The Day of the week is advanced in the same manner as the month.

The next push of the Set Button will cause the display of Hours: Minutes Seconds with Seconds flashing. S1 depression will zero seconds; if $\text{Sec} \geq 30$, Minutes will also advance by 1.

The next push of the Set Button causes the display of Hours: Minutes (actual time) with an "A" or "P" signifying AM or PM. The hour flashes and is advanced in the same way as other data.

The next push of the Set Button causes units of Minutes to flash with seconds counting. Units of minutes are advanced as above.

The next push of the Set Button causes units of Minutes to flash with seconds counting. Units of minutes are advanced as above.

The last push of the Set Button places the watch in the normal display without altering the seconds count.

Note that Alarm time is always distinguishable from actual time by the fact that ALL Alarm time displays have a 3 second timeout feature which returns the watch to normal time mode.

ALARM OPERATION (Normal Display State)

Two presses of the display button within 3 seconds will cause the Alarm Time (Hours: Minutes, AM or PM) to be displayed for 3 seconds.

A third push of the display button within 3 seconds will cause the alarm to change state from armed to disarmed or disarmed to armed. When the alarm is armed a flag appears in the display.

When the alarm is armed and the real time matches the alarm time, the alarm output will "beep" once; 3 and $\frac{3}{4}$ seconds later the alarm will beep at 1 Hz intervals for 26 seconds. A single push of the S1 button will cause the alarm to enter a 5 minute "snooze" mode. The snooze may be repeated as many times as desired. Once the Alarm turns on, the Snooze feature may thus be used as a 5 minute reminder/timer until disarmed. Two pushes of the display button (within 3 seconds) while the alarm is sounding will cancel the alarm. The alarm stays armed and will sound again in 24 hours.

TIMER STATE

Depressing the Select Button (S3) one time will place the watch in the last timer mode used. The timer will be in whatever state it was left in when this mode was last exited.

Timer state is indicated by the presence of the Timer flag.

In Timer state one push and release of the Set Button (S2) will place the watch in the Timer Set mode. Timer Hours:

Minutes Seconds will be displayed. The Timer Hours will be flashing and will advance with each depression of the display button or at a 2 Hz rate if the button is held.

The next push of the Set Button will cause the Timer tens of minutes to flash. Timer tens of minutes are advanced as above.

After the next push of the Set Button Timer units of minutes will flash. Timer units of minutes can then be advanced as above.

The next push of the Set Button will cause Timer tens of seconds to flash. The timer tens of seconds are advanced as above.

After the next push of the Set Button Timer units of seconds will flash. Timer units of seconds can then be advanced as above.

The next push of the Set Button will stop the flashing. The timer is then ready to count down from the time displayed. Pushing the Display Button will start the timer. When the timer reaches zero the alarm "beep" will be activated. While the timer is displayed and counting down the Display Button can be used to stop and restart the timer. When the timer reaches zero and beeps the Display Button is used to deactivate the timer. If there is no deactivation the timer will automatically go into SW mode and begin counting up from zero. This will occur even if the timer mode has been exited and the watch is displaying normal time. Exit timer state by S3 Button depression.

STOPWATCH STATE

Stopwatch state is indicated by the flashing of the Stopwatch flag. In Lap mode the word "LAP" will be displayed, and in the Split mode "SPL" will be displayed. Upon entering this state, by holding S3 depressed the watch will toggle between LAP and SPLIT modes. Release S3 for desired mode.

Upon entering the Stopwatch state, the contents of the Stopwatch are displayed. The mode of the Stopwatch (LAP vs. SPLIT) is that of the previous control sequence. In this state S1 (Display Button) is used to start or stop the Stopwatch and S2 (Set Button) is used to control Stopwatch vs. Lap/Split time display as well as Stopwatch reset.

In the SPLIT mode if the stopwatch is running pushing S2 will freeze the displayed time in the display. Internally the stopwatch continues to count; pushing S2 again will cause the display to show the counting stopwatch. If the Stopwatch is stopped pushing S2 will zero the Stopwatch.

In the LAP mode if the Stopwatch is running, pushing S2 will freeze the display time in the display. Internally the Stopwatch will zero and start counting again, pushing S2

again will transfer the current Stopwatch time to the display and restart the internal counter from zero. If the Stopwatch is stopped, pushing S2 will zero its contents.

The colon is used as a stopwatch running/stopped indicator. The colon flashes at a 1 Hz rate when the internal stopwatch is running and is steady when the counter is stopped.

Exit the Stopwatch state by S3 button depression to return to normal display.

WATCH OPERATION—8 Digit Display

The normal display for the 8-digit watch is: Hours: Minutes Seconds Date and Day Flags (Refer to Figure 2). Also active in this state are the following flags: PM, Alarm, Timer, Chrono, Date and Chime.

A single depression of S1 will display the Alarm Hour: Minutes with the letters "AL" to denote that Alarm information is being displayed. A double depression of S1 will toggle the Alarm status between armed and disarmed. The Alarm Flag is on when the Alarm is armed. The automatic 3 second return will occur in each of the above cases.

SETTING

The switch controls operate in a manner similar to the 6 digit version previously described. Depressing S2 twice will place the watch in the alarm set mode with Hours: Minutes "A" or "P" and "AL" showing. Hour and "A" or "P" will be flashing and Alarm Hours will advance with each S1 depression. The watch will return to normal mode 3 seconds after the last S1 or S2 input.

Another push of S2 before the timeout will cause the Alarm tens of Minutes of flash. This data is advanced by S1 as above.

The next push of S2 will cause the Alarm units of Minutes to flash. This is advanced as above.

The next push of S2 before the timeout will cause "CH" to display. Depressing S1 will alternate the Chime status between on and off. Flashing "CH" indicates Chime enabled.

The next push of S2 before the timeout will display Hour: Minutes, Seconds with Seconds flashing. S1 depression will zero Seconds; if Seconds equal or exceed 30, Minutes will also advance by 1.


Subsequent pushes of S2 access the Real Time Hours, Minutes (tens and units), Month, Date, then Day of Week set states. In each case the data to be set flashes and is incremented by S1 depressions.

From the Set Day mode, S2 causes the return of normal time display.


From the normal time display mode, S3 is used to select either the Timer or Stopwatch state as described previously. The operation within the Timer state is essentially identical to the 6 digit version. The stopwatch operation is

also similar excepting that Hours: Minutes Seconds 1/100 are shown in the 8 digit version and no autoranging is required.

FR2060 STATE DIAGRAM



STOPWATCH STATE



NOTES

1. The NPN pad may be used to drive the base of an NPN transistor when used with a coil for amplified sound output. Direct drive on the piezo is accomplished using AL an \overline{AL} (Ref. Fig. 2)
2. AL+ and AL- define the sense of the alarm input, i.e., if the alarm is normally low but goes high when the alarm sounds, connect AL+ to the alarm output from the watch chip. If AL is normally high, then connect AL-.



FR2080 Low Power CMOS Musical Tune Chip

- Gate Programmable up to 254 Notes of Tune (s)
- Prolonged Note Capability
- 3 Octave Range
- Direct Piezo Transducer Drive or Drive for NPN Transistor-Coil
- Oscillator Tuning Capacitors
- Low Standby Current
- Interfaceable with Many Common Alarm Watch Chips
- Small Size

DESCRIPTION

The FR2080 is a low power 1.5 volt CMOS/LSI circuit which contains all the logic necessary to implement a musical alarm for an electronic watch, music box, or other musical application. The circuit is designed to drive a piezo electric transducer or a coil-transducer combination directly from the chip.

In addition to the sound generation circuitry the chip includes a selection of bonding pads with fixed capacitor values which may be used to tune a 32KHZ crystal oscillator.

FUNCTIONAL DESCRIPTION

The FR2080 is a small musical tune chip which has been designed to operate utilizing a 32KHZ time base. In an alarm watch, the chip derives its timing by accepting a 32KHZ oscillator waveform from the timekeeping chip. While in a stand-alone application such as a music box, the timing is generated by using a 32KHZ crystal.

In an alarm watch the musical alarm may be implemented by as few as 7 signals as shown in Figure 2. Whenever the main chip energizes its Alarm Output, that signal enters the FR2080 and causes the chip to begin sequencing through its programmed tune (s).

The user shuts the alarm off via a single or multiple switch depression (s). If no switch is energized during the tune, the entire melody will be played to conclusion and the chip will return to its quiescent state. Note that the quiescent I_{DD} is quite low.

Buffers on the chip allow for direct driving of a piezo device. This is advantageous in that piezo voltage feedback to the main timekeeping circuit is eliminated.

A selection of on-chip caps surround the oscillator pins allowing the user to selectively eliminate discrete fixed tuning capacitors and perhaps even the trim cap. Significant module cost and size savings may be realized by utilizing this circuitry.

MUSICAL DETAILS

The FR2080 uses a 32KHZ time base to generate its notes. The range of notes available are:

Bc _____ bc' _____ b'c" _____ a"

C IN SECOND OCTAVE
BELOW MIDDLE C


MIDDLE A F

MIDDLE A f: 431 Hz

TOTAL OF 36 NOTES SPANS APPROXIMATELY 3 OCTAVES

Once triggered the entire tune will be played unless interrupted by a switch input which will reset the circuit.

A tentative pinout is shown in Figure 1.



NOTES

1. The NPN pad may be used to drive the base of an NPN transistor when used with a coil for amplified sound output. Direct drive on the piezo is accomplished using AL or $\overline{\text{AL}}$ (Ref. Fig. 2)
2. AL+ and AL- define the sense of the alarm input, i.e., if the alarm is normally low but goes high when the alarm sounds, connect AL+ to the alarm output from the watch chip. If AL is normally high, then connect AL-.

Figure 1

TYPICAL INTERCONNECTION OF 2080 WITH A WATCH CIRCUIT




Figure 2

ABSOLUTE MAXIMUM RATINGS

| | |
|--------------------------------------|----------------------------------|
| Operating Temperature | 0° to 70°C |
| Storage Temperature | 25°C to 85°C |
| Voltage Any Pin | $V_{DD} + .3V$ to $V_{SS} - .3V$ |
| Supply Voltage ($V_{DD} - V_{SS}$) | 2.0 V |

ELECTRICAL SPECIFICATIONS $T_A = 25^\circ\text{C}$; $F_{osc} = 32,768\text{ KHz}$; $V_{DD} = 1.6\text{ V}$ (Unless otherwise indicated)

| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|-------------------|--|------|----------|-----|---------------|---|
| V_{DD} | Power Supply Voltage | 1.30 | 1.5 | 1.7 | Volt | |
| I_{DD} | Power Supply Current | | 0.2 | 0.5 | μA | Standby mode |
| I_{AL} | Alarm Output Current (push-pull) | | ± 2 | | mA | $V_{DD} = 1.5\text{ V}$, $V_{SAT} = 7\text{ V}$ |
| I_{IN} | Switch Input Current | | -5 | -25 | μA | $V_{IN} = V_{DD}$ |
| $V_{Start\ osc.}$ | Oscillator start Voltage (Stand alone mode) | 1.3 | | | Volt | |
| | Switch Debounce | | 62.5 | | mS | |
| I_{NPN} | NPN Output Buffer current | | ± 20 | | μA | $V_{DD} = 1.5\text{ V}$, $V_{SAT} = -7\text{ V}$ |



FR2222 **5 Function 3½ Digit Biplux LCD** **Watch Circuit**

- **5 Function Watch—Hours, Minutes, Seconds, Month and Date**
- **Biplux LCD Display Drive**
- **On Chip Oscillator Components**
- **Low Power Dissipation**
- **4 Year Calendar**
- **Efficient Voltage Doubler**
- **Simple Operating and Setting**
- **Single Input High Speed Test Capability**
- **32768 Hz Quartz Crystal Operation**
- **Small Die Size**
- **Date Flag**

DESCRIPTION

The FR2222 is a CMOS/LSI circuit containing all the logic necessary to implement a five function watch interfaceable with a dual backplane multiplexed LCD display. The unique arrangement of the signals and the small die size allow for design and manufacture of extremely thin and compact watch modules.

The device is fabricated with low threshold, Ion-implanted CMOS metal gate technology for proven and reliable low power operation. The circuit contains an oscillator amplifier with internal feedback resistor elements for interfacing to 32768 Hz quartz crystals. The chip operates from a single 1.5 volt battery and contains an internal voltage doubler which operates with minimal external circuitry.

OPERATION

The normal continuous display of the watch is Hours: Minutes.

If the Display Button is pushed and released, Month and Date will be displayed for approximately 1.5 seconds, then return to Hours: Minutes. If the button is pushed twice, Month and Date will be replaced by: Seconds. One further depression of the Display Button will return Hours: Minutes to the display.

SETTING

To set one or more timekeeping modes of the watch, the Set Button must be depressed. Month Date will now be displayed with Month flashing. To change the Month, the Display Button is pushed and held; Month will automatically increment at a 2Hz rate. If the Display Button is pushed and not held, the Month will be incremented each time the button is pushed.


The next push of the Set Button causes the Date to Flash. Date is advanced in the same manner as Month.

The next push of the Set Button displays the Hour, with an "A" or "P" signifying AM or PM. Hour is advanced in the same manner as Month.

The next push of the Set Button displays Hours: Minutes, with the Minutes flashing. The Display Button advances Minutes in the same way as previously described. If Minutes are advanced, the watch stops counting, all displays retain the numbers as set, with the exception of Seconds, which is reset to "00". The last push of the Set Button restores normal counting from zero seconds. In this way, the watch may be synchronized with a time standard by the user. If Minutes were not advanced, the last push of the Set Button restores the normal Hours: Minutes display without altering the seconds count.

FR2222


COORDINATES OF PADS FOR FR2222 IN MICRONS



TO DISPLAY
2 BP & 13 SEGMENTS LCD

| SEG PIN | BP1 | BP2 |
|---------|------------------|-----|
| 1 | K | 1E |
| 2 | 1F | 1D |
| 3 | 1G | 1C |
| 4 | 1A | 1B |
| 5 | COL | 2E |
| 6 | 2F | 2D |
| 7 | 2G | 2C |
| 8 | 2A | 2B |
| 9 | OFF | 3E |
| 10 | 3F | 3D |
| 11 | 3G | 3C |
| 12 | 3A | 3B |
| 13 | FLAG (MO-DT) OFF | |

SEGMENT ASSIGNMENTS



FR2222 SYSTEM DIAGRAM


FR2222

ABSOLUTE MAXIMUM RATINGS

| | |
|--------------------------------------|---------------------------------|
| Operating Temperature | 0°C to 70°C |
| Storage Temperatures | 25°C to 85°C |
| Voltage Any Pin | $V_{DD} + 3V$ to $V_{SS} - .3V$ |
| Supply Voltage ($V_{DD} - V_{SS}$) | 2.0 V |

ELECTRICAL SPECIFICATIONS $T_A = 25^\circ\text{C}$; $F_{OSC} = 32,768\text{ KHz}$; $V_{DD} = 1.6\text{ V}$ (Unless Otherwise Indicated)


| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|-------------------------|----------------------------|-------|------|-------|---------------|--|
| V_{DD} | Power Supply Voltage | 1.35 | 1.5 | 1.7 | Volt | |
| I_{DD} | Total Power Supply Current | | 1.8 | 3.0 | μA | Doubler connected but unloaded |
| V_{EE} | Double Output Voltage | -1.15 | | -1.35 | Volt | $I_{EE} = 0.5\ \mu\text{A}$ $V_{DD} = 1.35$ |
| I_{IN} | Switch Input Current | | -5 | -25 | μA | $V_{IN} = V_{DD}$ |
| $V_{\text{Start OSC.}}$ | Oscillator Start Voltage | 1.4 | | | Volt | |
| | Switch Debounce | | 62.5 | | mS | |



NOTES

1. C_1 and C_2 match chosen crystal for faster oscillator startup, C_2 should be adjusted to minimum capacitance setting.
2. As with all such semiconductor devices, care should be taken to insure no light is allowed to strike die. Predictably, light will increase I_{DD} leakage and may cause malfunction. A non-transparent black coating is typically used to cover die and is highly recommended.

FR2222 STATE DIAGRAM





FR2268

5 Function, 3 1/2 /4 Digit LCD Alarm Watch Circuit

- Snooze Alarm—5 Minute Repeatable Reminder/Timer
- Alarm Feature Can Be Set to Any Minute of the Day
- Display of Hours: Minutes, Month Date or Seconds
- 4 Year "Smart" Calendar
- Two Button Control of All Functions
- Simple Setting Procedures
- Single 1.5 V Battery Operation
- Low Power Dissipation
- 32768 Hz Quartz Crystal Operation
- Power-Up Reset
- On-Clip Oscillator Resistors
- High Speed Test Capability
- Designed For Use With Industry Standard 3 1/2 Digit LCD Displays or Other LCD Displays with AM, PM, and Alarm Flags
- Alarm Test (Simultaneous Switch Depression)
- Efficient Voltage Doubler

DESCRIPTION

The FR2268 is a CMOS/LSI circuit which contains all the logic necessary to implement a five function 3 1/2 /4 digit liquid crystal display alarm watch. This device is fabricated with low-threshold, ion-implanted CMOS metal gate technology for low voltage, low power operation. The circuit contains an oscillator-amplifier with an internal feedback resistor for use with 32768 Hz quartz crystals. The circuit operates from a single 1.5 volt battery and contains internal voltage multiplying circuitry that can be connected as a voltage doubler with a minimum of external components. Only two switch inputs are required to control all operations. These switch inputs have internal pull-down resistors and are debounced by internal circuitry.

WATCH OPERATION

The normal display for the watch is: Hours: Minutes.

One push and release of the "Display" button (S1) will display Month and Date, for 3 seconds. If the display button is held depressed for longer than 3 seconds, Month Date will be replaced by: Seconds. One further depression of the display button will return Hours: Minutes to the display.

ALARM OPERATION

Two presses of the display button within 3 seconds will cause the Alarm Time (Hours: Minutes, AM or PM flag) to be displayed for 3 seconds. If armed, the alarm will emit two "beeping" sounds per second while the switch is depressed.

A third push of the display button within 3 seconds will cause the alarm to change state from armed to disarmed or disarmed to armed. When the alarm is armed a flag output will also be activated.

When the alarm is armed and the real time matches the alarm time, the alarm output will "beep" at 1 Hz intervals for 60 seconds. A single push of the display button will cause the alarm to enter a 5 minute "snooze" mode. The snooze may be repeated as many times as desired. Two pushes of the display button will cancel the alarm.

It should be noted that the AM/PM state of the Alarm setting is easily obtained by a single depression of the set button. Interrogation of the Alarm time without the

"beeping" indication is obtainable through a double depression of the Set switch. In each case the watch automatically returns to the normal time display mode.

SETTING

Depressing the Set Button (S2) once will place the watch in the Alarm Hours set mode. The Alarm Hour will appear with an "A" (AM) or "P" (PM) indication in the right most position. The Alarm Hours will flash and will advance with each depression of the "Display" button or at a 2 Hz rate if the button is held. The display will return to normal mode 3 seconds after the last Set or Display input.

Two pushes of the Set Button before the 3 second timeout will cause the Alarm Minutes to flash. Alarm Minutes may be advanced as above. The display will return to normal 3 seconds after the last Set or Display input.

Three pushes of the Set Button before the 3 second timeout will cause Month Date display with Month flashing. The month is advanced with S1 as above. There is no automatic timeout return from this or any of the following three set states.


The next push of the Set Button will cause the Date to flash; the Date is advanced as above.

The next push of the Set Button causes the display of flashing Hours: (actual time) with an "A" or "P" signifying AM or PM. The hour is advanced in the same way as other data.


The next push of the Set Button displays Hours: Minutes with minutes flashing. Minutes are advanced as above. If minutes are advanced, the seconds become "00" and hold until the next depression of S2 which returns the watch to the normal display. If minutes were not advanced, the last push of the Set Button places the watch in the normal display without altering the seconds count.

NOTE

The setting and viewing of actual time is always distinguishable from Alarm time by the fact that all Alarm time displays have a 3 second timeout feature returning the watch to normal time mode.

FR 2 x 68 SERIES SYSTEM DIAGRAM**NOTES**


1. C₁ and C₂ match chosen crystal. For faster oscillator startup, C₂ should be adjusted to minimum capacitance setting.
2. For louder alarm output the following circuit may be used to drive a ceramic resonator or magnetic speaker. Note frequency of alarm is 4 KHz.



3. Recommended commodore LCD displays:
FR2268 5017, 5018 FR2368 5038 FR2568 5015, 5040, 5055
4. As with all semiconductor devices, care should be taken to insure that no light is allowed to strike the die. Predictably, light will increase I_{DD} leakage and may cause malfunction. A non-transparent black coating is typically used and is recommended.

FR2268

FR 2 x 68 PINOUTS



| AN | FR 2568 | FR 2268 | FR 2368 |
|----|---------|---------|---------|
| ① | G5 | - | MON |
| ② | F5 | - | SUN |
| ③ | H5 | - | - |
| ④ | A5 | - | TUE |
| ⑤ | B5 | - | WED |
| ⑥ | F6 | - | - |
| ⑦ | A6 | - | - |
| ⑧ | B6 | AM | - |
| ⑨ | G6 | PM | - |
| ⑩ | C6 | - | - |
| ⑪ | J6 | - | PM |
| ⑫ | D6 | - | - |
| ⑬ | E6 | - | - |
| ⑭ | C5 | - | SAT |
| ⑮ | D5 | - | FRI |
| ⑯ | J5 | - | - |
| ⑰ | E5 | - | THUR |



FR2668 LCD Watch Circuit

- Display of Hours: Minutes-Seconds or Month-Date-Day
- 4 Year "Smart" Calendar
- Two Button Control of All Functions
- Simple Setting Procedures
- Single 1.5 V Battery Operation
- Low Power Dissipation
- 32,768 Hz Quartz Crystal Operation
- Power-Up Reset
- On-Chip Oscillator Resistors
- High Speed Test Capability
- Designed For Use with Industry Standard 5½ Digit LCD Displays

DESCRIPTION

The FR2668 is a CMOS/LSI circuit which contains all the logic necessary to implement a six function, 5½ digit liquid crystal display watch. This device is fabricated with low threshold, Ion implanted CMOS metal-gate technology for low voltage, low power operation. The circuit contains an oscillator-amplifier with an internal feedback resistor for use with 32,768 Hz quartz crystals. All die operate from a single 1.5 volt battery and contain internal voltage doubler circuitry which operate with a minimum of external components. Only two switch inputs are required to control all operations. These switch inputs have internal pull-down resistors and are debounced by internal circuitry.

TIME AND DISPLAY SETTING

The normal display for the watch is: Hours, Minutes, Seconds. One push of the "Display" button will display Month, Date, Day for 3 seconds before returning the watch to normal display.

Depressing the "Set" Button will place the watch in the month set mode. Month, Date and Day will be display with Month flashing. The month will advance with each depression of the "Display" Button at a 2 Hz rate if the "Display" button is held.

The next push of the "Set" button causes the date to flash. The date is advanced in the same manner as the month.

The next push of the "Set" Button causes the day of the

week to flash. The day of the week is advanced in the same manner as the month.

The next push of the "Set" Button displays Hours, Minutes with an "A" or "P" signifying AM or PM. The hour is advanced in the same way as the month.

The next push of the "Set" button displays Hours, Minutes with seconds counting and Minutes flashing. The "Display" button advances the minutes in the same way as the month. If minutes are advanced, the seconds become "00" and hold until the last push of the "Set" button which returns the watch to the normal time of day display with seconds starting at the push of the "Set" button. If minutes were not advanced, the last push of the "Set" button places the watch in the time of day display without altering the seconds count.

ABSOLUTE MAXIMUM RATINGS


| | |
|--------------------------------------|---------------------------------------|
| Operating Temperature | 0°C to 70°C |
| Storage Temperature | 25°C to 85°C |
| Voltage Any Pin | $V_{DD} + .3 V$ to $V_{SS} - .3 V$ |
| Supply Voltage ($V_{DD} - V_{SS}$) | 2.0 V |

FR2668

Electrical Specifications $T_A = 25^\circ\text{C}$; $F_{\text{OSC}} = 32,768 \text{ KHz}$; $V_{\text{DD}} = 1.6 \text{ V}$ (Unless otherwise indicated)

| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|-------------------------|---|------|------|-----|---------------|---|
| V_{DD} | Power Supply Voltage | 1.35 | 1.5 | 1.7 | Volt | |
| I_{DD} | Power Supply Current $V_{\text{DD}} = 1.6 \text{ V}$ | | 1.5 | 3 | μA | Doubler Connected but unloaded |
| V_{EE} | Doubler Output Voltage | -1.3 | | | Volt | $I_{\text{EE}} = I_{\mu\text{A}}$ $V_{\text{DD}} = 1.5 \text{ V}$ |
| I_{IN} | Switch Input Current ("Display" or "Set") | | -5 | -25 | μA | $V_{\text{IN}} = V_{\text{DD}}$ |
| $V_{\text{Start OSC.}}$ | Oscillator Start Voltage | 1.3 | | | Volt | |
| | Switch Debounce | | 62.5 | | mS | |

FR2668 SYSTEM




NOTES

1. C_1 and C_2 Match Chosen Crystal.
2. Care should be taken to insure that no light is allowed to strike die. Light will increase I_{DD} and may cause malfunction. A non-transparent black coating is typically used and recommended.

FR2668

PINOUT DIAGRAM





FR2368 6 Function, 3½/4 Digit LCD Alarm Watch Circuit With Day Flags

- Snooze Alarm—5 Minute Repeatable Reminder/Timer
- Alarm Feature Can Be Set to Any Minute of the Day
- Display of Hours: Minutes, Day, Month-Date Day, or Seconds and Day
- 4 Year "Smart" Calendar
- Two Button Control of All Functions
- Simple Setting Procedures
- Single 1.5 V Battery Operation
- Low Power Dissipation
- 32768 Hz Quartz Crystal Operation
- Power-Up Reset
- On-Chip Oscillator Resistors
- High Speed Test Capability
- Alarm Test (Simultaneous Switch Depression)
- Efficient Voltage Doubler
- Day Flags
- PM Flag

DESCRIPTION

The FR2368 is a CMOS/LSI circuit which contains all the logic necessary to implement a six function 3½/4 digit liquid crystal display alarm watch. This device is fabricated with low-threshold, ion-implanted CMOS metal gate technology for low voltage, low power operation. The circuit contains an oscillator-amplifier with an internal feedback resistor for use with 32768 Hz quartz crystals. The circuit operates from a single 1.5 volt battery and contains internal voltage multiplying circuitry that can be connected as a voltage doubler with a minimum of external components. Only two switch inputs are required to control all operations. These switch inputs have internal pull-down resistors and are debounced by internal circuitry.

WATCH OPERATION

The normal display for the watch is: Hours: Minutes Day. Note that the day of week is indicated by the use of 7 flag outputs which are on, unless representing the particular day of the week in which case that flag turns off, allowing printed day of week to be visible.

One push and release of the "Display" button (S1) will display Month Date and Day for 3 seconds. If the display button is held depressed for longer than 3 seconds, Month Date will be replaced by: Seconds. One further depression of the display button will return Hours: Minutes and Day to the display. The Day flag and PM flags are always active.

ALARM OPERATION

Two presses of the display button within 3 seconds will cause the Alarm Time (Hours: Minutes) to be displayed for 3 seconds. If armed, the alarm will emit two "beeping" sounds per second while the switch is depressed.

A third push of the display button within 3 seconds will cause the alarm to change state from armed to disarmed or disarmed to armed. When the alarm is armed a flag output will also be activated.

When the alarm is armed and the real time matches the alarm time, the alarm output will "beep" at 1 Hz intervals for 60 seconds. A single push of the display button will cause the alarm to enter a 5 minute "snooze" mode. The snooze may be repeated as many times as desired. Two pushes of the display button will cancel the alarm.

It should be noted that the AM/PM state of the Alarm setting is easily obtained by a single depression of the set button. Interrogation of the Alarm time without the "beeping" indication is obtainable through a double depression of the Set switch which will also provide PM information if a flag is available on the display. In each case the watch automatically returns to the normal time display mode.

SETTING

Depressing the Set Button (S2) once will place the watch in the Alarm Hours set mode. The Alarm Hour will appear with an "A" (AM) or "P" (PM) indication in the right most position. The Alarm Hours will flash and will advance with each depression of the "Display" button or at a 2 Hz rate if the button is held. The display will return to normal mode 3 seconds after the last Set or Display input.

Two pushes of the Set Button before the 3 second timeout will cause the Alarm Minutes to flash. Alarm Minutes may be advanced as above. The display will return to normal 3 seconds after the last Set or Display input.

Three pushes of the Set Button before the 3 second timeout will cause Month Date Day display with Month flashing. The month is advanced with S1 as above. There is no automatic timeout return from this or any of the following three set states.

The next push of the Set Button will cause the Date to flash; the Date is advanced as above.

The next push of the Set Button causes the display of flashing Day Flag. The Day is advanced from one flag to the next by depressions of the Display button. The next push of the Set Button causes the display of flashing Hours: (actual time) with an "A" or "P" signifying AM or PM. The hour is advanced in the same way as other data.


minutes are advanced, the seconds become "00" and hold until the next depression of S2 which returns the watch to the normal display. If minutes were not advanced, the last push of the Set Button places the watch in the normal display without altering the seconds count.

The next push of the Set Button displays Hours: Minutes with minutes flashing. Minutes are advanced as above. If


NOTE

The setting and viewing of actual time is always distinguishable from Alarm time by the fact that all Alarm time displays have a 3 second timeout feature returning the watch to normal time mode.

FR2368 STATE DIAGRAM




FRONTIER FR2X68 SERIES SYSTEM DIAGRAM



NOTES

1. C1 and C2 Match chosen. Crystal. For faster oscillator startup C2 should be adjusted to minimum capacitance setting.
2. For louder alarm output the following circuit may be used to drive a ceramic resonator or magnetic speaker. Note frequency of alarm is 4 KHz.
3. Recommended commodore LCD displays:



FR2268 5017,5018 FR2368 5038 FR2568 5015,5040,5050.

4. As with all semiconductor devices, care should be taken to insure that no light is allowed to strike the die. Predictably light will increase I_{DD} leakage and may cause malfunction. A non-transparent black coating is typically used and is recommended.

FR2X68 ALARM OUTPUT NOTE

The FR2X68 series CMOS includes a number of alarm models which operate in an identical manner. All such die have been designed to drive typical piezo transducers directly from the chip. The basic circuit is shown in Figure 1.

It should be noted that ultimate loudness is, to a great extent, dependent upon such factors as appropriate mounting of the piezo, resonant frequency and other acoustic factors.

For applications requiring a significantly louder alarm, the circuit in Figure 2 has been used to amplify the voltage

applied to the piezo. For best results, AL1 should be used to drive the NPN. This transistor should have a high collector-base breakdown voltage (e.g. 25–30 V) such as 2SC1623.

Figure 3 illustrates the use of a similar NPN transistor as a voltage clamping device to suppress externally generated voltage spikes from a piezo. Note that such spikes, when great enough in amplitude, may be able to overcome the chip protection circuitry and possibly cause loss of data. The above circuit should not be needed in most cases, however if a very high degree of shock immunity is required, it has been effective in direct drive applications.

Direct Drive




Figure 1

Loud Driven




Figure 2

Shock Protection





Figure 3

FR2368

FR 2 X 68 PINOUTS



| PIN | FR 2068 | FR 2268 | FR 2368 | FR 2468 |
|-----|---------|---------|---------|---------|
| 1 | G5 | - | MON | - |
| 2 | F5 | - | SUN | 5TH-10 |
| 3 | H5 | - | - | - |
| 4 | A5 | - | TUE | 6TH-10 |
| 5 | B5 | - | WED | 1ST-10 |
| 6 | F6 | - | - | - |
| 7 | A6 | - | - | - |
| 8 | B6 | AM | - | - |
| 9 | G6 | PM | - | - |
| 10 | C6 | - | - | - |
| 11 | J6 | - | PM | - |
| 12 | D6 | - | - | - |
| 13 | E6 | - | - | - |
| 14 | C5 | - | SAT | 2ND-10 |
| 15 | D5 | - | FRI | 3RD-10 |
| 16 | J5 | - | - | - |
| 17 | E5 | - | THUR | 4TH-10 |


ABSOLUTE MAXIMUM RATINGS

| | |
|--------------------------------------|--|
| Operating Temperature | 0° to 70°C |
| Storage Temperatures | 25°C to 85°C |
| Voltage Any Pin | $V_{DD} + 3\text{ V}$ to $V_{SS} - .3\text{ V}$ |
| Supply Voltage ($V_{DD} - V_{SS}$) | 2.0 V |

ELECTRICAL SPECIFICATIONS $T_A = 25^\circ\text{C}$; $F_{OSC} = 32,768\text{ KHz}$; $V_{DD} = 1.6\text{ V}$ (Unless Otherwise Indicated)

| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|-------------------|--|------|------|-----|------------------|---|
| V_{DD} | Power Supply Voltage | 1.35 | 1.5 | 1.7 | Volt | |
| I_{DD} | Power Supply Current | | 1.5 | 3.0 | μA | Doubler connected but unloaded |
| V_{EE} | Doubler Output Voltage (See Note) | -1.4 | | | Volt | $I_{EE} = 1\ \mu\text{A}$ $V_{DD} = 1.5$ |
| I_{IN} | Switch Input Current | | -2 | -25 | μA | $V_{IN} = V_{DD}$ |
| $V_{Start\ OSC.}$ | Oscillator Start Voltage | 1.4 | | | Volt | |
| | Switch Debounce | | 62.5 | | mS | |
| | Alarm Output Resistance | | | 1.0 | $\text{K}\Omega$ | $V_{EE} = 1.4$ $V_{Alarm} - V_{supply} = 0.5\text{ V}$ |
| | Avg. Alarm-On I_{DD} | | 100 | | μA | |
| | Segment Output Current (Source or Sink) 1.0 | 1.0 | | | μA | $V_{EE} = -1.4$ $V_{seg} - V_{supply} = 0.2\text{ V}$ |

Section 4 LCD





LIQUID CRYSTAL DISPLAYS

Commodore offers a wide variety of standard liquid crystal displays for both mens and ladies watches. Superior surface technology employing low tilt angles, uniform LC thickness, and fast response times make these the most readable displays on the market today. Either direct drive or multiplexed, these displays are compatible with low voltage output CMOS with a peak voltage of 2.7 and as low as 1.5. Drive circuitry of this type is available from Commodore's Frontier division.

Commodore also offers LC displays for calculators, instruments, and a variety of custom applications. Our prototype facilities can take a customer's concept from spec sheet to finished displays in a matter of days.

Please contact the factory for details.

ENVIRONMENTAL SPECIFICATIONS

| Test | Condition |
|---|--|
| Temperature Cycle | 10 cycles of 15 minute extremes at 0°C and 60°C in air with 15 seconds maximum transition time |
| Temperature Storage with polarizer – no bias ¹ | 50°C for 96 hours including polarizer |
| Temperature Storage without polarizer – no bias | 1000 hours at 60°C-1000 hours at -20°C (operating current not to change by more than 50%) |
| UV Exposure | 500 hours direct sunlight at 25°C (operating current not to change by more than 50%) |

NOTE

1. Storage for extended periods or at higher temperatures may cause polarizer degradation.

OPERATING CHARACTERISTICS

| Parameter | Min | Typ | Max | Units |
|-------------------------------------|-------|-------|-----|---------|
| Operating Voltage | 2.5 | 3.0 | 6.0 | Volts |
| Operating Frequency Range | 25.0 | 32.0 | 500 | Hz |
| Drive Current at 3 V – All Segments | | 350 | 800 | nA |
| Segment Capacitance | | | 15 | pF |
| Response Times: t _{on} | | 100 | 130 | MSEC |
| t _{off} | | 200 | 210 | MSEC |
| Operating Temperature | -10.0 | | 58 | °C |
| Storage Temperature | -20.0 | | 70 | °C |
| Viewing Angle | | 45 | | Degrees |
| Contrast Ratio (On Axis) | | 20:1 | | |
| Life Time | | 50000 | | Hours |

NOTE

Unless otherwise specified T_A = 25°C and test voltages are 32 Hz square wave, 3.0 VAC.



Rev 01


DISPLAY AND CHIP GUIDE FOR COMMODORE OPTOELECTRONICS AND FRONTIER

| | 2204 Basic 3½ or 4 Digit | 2222 3½ Digit- Biplex. Month/ Date Flags | 2268 3½ Digit With Alarm | 2268/2080 3½ Digit With Melody Alarm | 2368 3½ Digit With Alarm & Days of Week | 2668 Basic 6 Digit | *2068/2568 5½ Digit With Alarm | *2568/2080 5½ Digit With Melody Alarm | 2069 6 Digit With Chrono |
|-------------------------------|--------------------------------|--|-----------------------------------|--|--|--------------------------|---|---|-----------------------------------|
| PEN .320 x .550 | | 5075 | | | | | | | |
| LADIES' .354 x .590 | 5004 | 5060 | 5017 | | | | | | |
| .488 x .618 | | 5077 5063 | | 5067 | | | 5065 | 5059 | 5051 |
| .389 x .530 | | 5053 | | | | | | | |
| UNISEX .454 x .690 | 5007 | 5076 | 5036 | | | | 5042 | | |
| MEN'S .520 x .805 | 5012 | 5061 | 5018 | | 5038 | | | | |
| .454 x .827 | | | | | | | 5014 | | |
| .452 x .941 | | | | | | 5015 | 5015 | | |
| .637 x .806 | | 5064 | | | 5047 | | 5050 | 5066 | 5049 |
| .410 x .862 | | 5078 5052 | | | | | | | |
| .555 x .941 | | | | | | | | 5056 | |

*2068 Alarm Frequency = 2 kHz; 2568 Alarm Frequency = 4 kHz



Model 5004 Ladies 3½ Digit Display
 Outside Dimensions .354 (8,99) x .590 (14,98)
 Digit Height .152 (3,86)



NOTE
 Dimensions in Parentheses are Millimeters.
 Tolerance unless Specified: XXX = ± .005 (0,12)

Pin Schedule


| | | | |
|----------------------|-----------------------|-----------------------|-----------------------|
| 1 Backplane | 7 Seg E ₂ | 13 Seg B ₃ | 19 Seg F ₂ |
| 2 Half Digit | 8 Seg D ₂ | 14 Seg A ₃ | 20 Seg G ₂ |
| 3 Seg E ₁ | 9 Seg C ₂ | 15 Seg F ₃ | 21 Seg B ₁ |
| 4 Seg D ₁ | 10 Seg E ₃ | 16 Seg C ₃ | 22 Seg A ₁ |
| 5 Seg C ₁ | 11 Seg D ₃ | 17 Seg B ₂ | 23 Seg F ₁ |
| 6 Colon | 12 Seg C ₃ | 18 Seg A ₂ | 24 Seg G ₁ |



Model 5007 Unisex 3½ Digit Display

Outside Dimensions .454 (11,53) x .690 (17,52)

Digit Height .165 (4,19)



NOTE


Dimensions in Parentheses are Millimeters.
Tolerance unless Specified: XXX = ± .005 (0,12)

Pin Schedule

| | | | |
|----------------------|-----------------------|-----------------------|-----------------------|
| 1 Backplane | 7 Seg E ₂ | 13 Seg B ₃ | 19 Seg F ₂ |
| 2 Half Digit | 8 Seg D ₂ | 14 Seg A ₃ | 20 Seg G ₂ |
| 3 Seg E ₁ | 9 Seg C ₂ | 15 Seg F ₃ | 21 Seg B ₁ |
| 4 Seg D ₁ | 10 Seg E ₃ | 16 Seg G ₃ | 22 Seg A ₁ |
| 5 Seg C ₁ | 11 Seg D ₃ | 17 Seg B ₂ | 23 Seg F ₁ |
| 6 Colon | 12 Seg C ₃ | 18 Seg A ₂ | 24 Seg G ₁ |



Model 5010 Men's 6 Digit Watch Display
 Outside Dimensions .452 (11,48) x .941 (23,90)
 Digit Height .180 (4,57)
 .135 (3,43)



NOTE
 Dimensions in Parentheses are Millimeters.
 Tolerance unless Specified: XXX = ± .005 (0,12)

Pin Schedule


| | | | |
|---------------------------------------|-----------------------|-----------------------|-----------------------|
| 1 Seg E ₁ | 13 Seg C ₄ | 25 Seg B ₆ | 37 Seg B ₃ |
| 2 Seg D ₁ , A ₁ | 14 Seg E ₅ | 26 Seg A ₆ | 38 Seg F ₃ |
| 3 Seg C ₁ | 15 Seg J ₅ | 27 Seg F ₆ | 39 Seg G ₃ |
| 4 Seg E ₂ | 16 Seg D ₅ | 28 Seg B ₆ | 40 Seg B ₂ |
| 5 Seg D ₂ | 17 Seg C ₅ | 29 Seg A ₅ | 41 Seg A ₂ |
| 6 Seg C ₂ | 18 Seg E ₆ | 30 Seg H ₅ | 42 Seg F ₂ |
| 7 Colon | 19 Seg D ₆ | 31 Seg F ₅ | 43 Seg G ₂ |
| 8 Seg E ₃ | 20 Seg L ₆ | 32 Seg G ₅ | 44 Seg B ₁ |
| 9 Seg A ₃ , D ₃ | 21 Seg C ₆ | 33 Seg B ₄ | 45 Seg F ₁ |
| 10 Seg C ₃ | 22 Seg G ₆ | 34 Seg A ₄ | 46 Seg G ₁ |
| 11 Seg E ₄ | 23 Backplane | 35 Seg F ₄ | |
| 12 Seg D ₄ | 24 Bar | 36 Seg C ₄ | |



Model 5012 Men's 3½ Digit Watch Display

Outside Dimensions .520 (7,62) x .805 (20,45)

Digit Height .180 (4,57)



NOTE

Dimensions in Parentheses are Millimeters.
Tolerance unless Specified: XXX = ±.005 (0,12)

Pin Schedule

| | | | |
|----------------------|-----------------------|-----------------------|-----------------------|
| 1 Backplane | 7 Seg E ₂ | 13 Seg B ₃ | 19 Seg F ₂ |
| 2 Half Digit | 8 Seg D ₂ | 14 Seg A ₃ | 20 Seg G ₂ |
| 3 Seg E ₁ | 9 Seg C ₂ | 15 Seg F ₃ | 21 Seg B ₁ |
| 4 Seg D ₁ | 10 Seg E ₃ | 16 Seg C ₃ | 22 Seg A ₁ |
| 5 Seg C ₁ | 11 Seg D ₃ | 17 Seg B ₂ | 23 Seg F ₁ |
| 6 Colon | 12 Seg C ₃ | 18 Seg A ₂ | 24 Seg G ₁ |




Model 5014 Men's 6 Digit Watch Display

Outside Dimensions .454 (11,53) x .827 (21,0)

Digit Height .180 (4,5)

.120 (3,05)



NOTE

Dimensions in Parentheses are Millimeters.

Tolerance unless Specified: XXX = ±.005 (0,12)

Pin Schedule

| | | | |
|---------------------------------------|-----------------------|-----------------------|-----------------------|
| 1 Seg E ₁ | 13 Seg C ₄ | 25 Seg B ₆ | 37 Seg B ₃ |
| 2 Seg D ₁ , A ₁ | 14 Seg E ₅ | 26 Seg A ₆ | 38 Seg F ₃ |
| 3 Seg C ₁ | 15 Seg J ₅ | 27 Seg F ₆ | 39 Seg G ₃ |
| 4 Seg E ₂ | 16 Seg D ₅ | 28 Seg B ₅ | 40 Seg B ₂ |
| 5 Seg D ₂ | 17 Seg C ₅ | 29 Seg A ₅ | 41 Seg A ₂ |
| 6 Seg C ₂ | 18 Seg E ₆ | 30 Seg H ₅ | 42 Seg F ₂ |
| 7 Colon | 19 Seg D ₆ | 31 Seg F ₅ | 43 Seg G ₂ |
| 8 Seg E ₃ | 20 Seg L ₆ | 32 Seg C ₅ | 44 Seg B ₁ |
| 9 Seg A ₃ , D ₃ | 21 Seg C ₆ | 33 Seg B ₄ | 45 Seg F ₁ |
| 10 Seg C ₃ | 22 Seg G ₆ | 34 Seg A ₄ | 46 Seg G ₁ |
| 11 Seg E ₄ | 23 Backplane | 35 Seg F ₄ | |
| 12 Seg D ₄ | 24 Bar | 36 Seg G ₄ | |




Model 5015 Men's 6 Digit Watch Display With Alarm

Outside Dimensions .452 (11,48) x .941 (23,90)

Digit Height .180 (4,57)

.135 (3,43)



NOTE

Dimensions in Parentheses are Millimeters.
Tolerance unless Specified: XXX = ± .005 (0,12)

Pin Schedule


| | | | |
|---------------------------------------|-----------------------|-----------------------|-----------------------|
| 1 Seg E ₁ | 13 Seg C ₄ | 25 Seg B ₆ | 37 Seg B ₃ |
| 2 Seg D ₁ , A ₁ | 14 Seg E ₅ | 26 Seg A ₆ | 38 Seg F ₃ |
| 3 Seg C ₁ | 15 Seg J ₅ | 27 Seg F ₆ | 39 Seg G ₃ |
| 4 Seg E ₂ | 16 Seg D ₅ | 28 Seg B ₅ | 40 Seg B ₂ |
| 5 Seg D ₂ | 17 Seg C ₅ | 29 Seg A ₅ | 41 Seg A ₂ |
| 6 Seg C ₂ | 18 Seg E ₆ | 30 Seg H ₅ | 42 Seg F ₂ |
| 7 Colon | 19 Seg D ₆ | 31 Seg F ₅ | 43 Seg G ₂ |
| 8 Seg E ₃ | 20 Seg L ₆ | 32 Seg G ₅ | 44 Seg B ₁ |
| 9 Seg A ₃ , D ₃ | 21 Seg C ₆ | 33 Seg B ₄ | 45 Seg F ₁ |
| 10 Seg C ₃ | 22 Seg G ₆ | 34 Seg A ₄ | 46 Seg G ₁ |
| 11 Seg E ₄ | 23 Backplane | 35 Seg F ₄ | |
| 12 Seg D ₄ | 24 Alarm | 36 Seg G ₄ | |



Model 5017 Ladies 3½ Digit Watch Display With Alarm and PM Flags

Outside Dimensions .354 (8,99) x .590 (14,99)

Digit Height .152 (3,86)



NOTE

Dimensions in Parentheses are Millimeters.
Tolerance unless Specified: XXX = ±.005 (0,12)

Pin Schedule


| | | | |
|----------------------|-----------------------|-----------------------|-----------------------|
| 1 Backplane | 8 Seg D ₂ | 15 Seg B ₃ | 22 Seg G ₂ |
| 2 Half Digit | 9 Seg C ₂ | 16 Seg A ₃ | 23 Seg B ₁ |
| 3 Seg E ₁ | 10 Seg E ₃ | 17 Seg F ₃ | 24 Seg A ₁ |
| 4 Seg D ₁ | 11 Seg D ₃ | 18 Seg G ₃ | 25 Seg F ₁ |
| 5 Seg C ₁ | 12 Seg C ₃ | 19 Seg B ₂ | 26 Seg G ₁ |
| 6 Colon | 13 PM | 20 Seg A ₂ | |
| 7 Seg E ₂ | 14 Alarm | 21 Seg F ₂ | |



Model 5038 Men's 3 1/2 Digit Watch Display With Alarm, PM, and Day Flags

Outside Dimensions .520 (13,21) x .805 (20,44)

Digit Height .180 (4,57)



NOTE

Dimensions in Parentheses are Millimeters.

Tolerance unless Specified: XXX = ±.005 (0,12)

Pin Schedule

| | | | |
|----------------------|-----------------------|-----------------------|-----------------------|
| 1 Backplane | 10 Seg E ₃ | 19 Tuesday | 27 Seg B ₂ |
| 2 Half Digit | 11 Seg D ₃ | 20 Sunday | 28 Seg A ₂ |
| 3 Seg E ₁ | 12 Seg C ₃ | 21 Monday | 29 Seg F ₂ |
| 4 Seg D ₁ | 13 PM | 22 Alarm | 30 Seg G ₂ |
| 5 Seg C ₁ | 14 Thursday | 23 Seg B ₃ | 31 Seg B ₁ |
| 6 Colon | 15 Friday | 24 Seg A ₃ | 32 Seg A ₁ |
| 7 Seg E ₂ | 16 Saturday | 25 Seg F ₃ | 33 Seg F ₁ |
| 8 Seg D ₂ | 17 (Blank) | 26 Seg G ₃ | 34 Seg G ₁ |
| 9 Seg C ₂ | 18 Wednesday | | |




Model 5039 Men's 6 Digit "Super Chrono" Watch Display With Chrono, Run, Auto Range and Lap Flags

Outside Dimensions .452 (11,48) x .941 (23,90)

Digit Height .180 (4,57)

.120 (8,05)



NOTE

Dimensions in Parentheses are Millimeters.

Tolerance unless Specified: XXX = ± .005 (0,12)

Pin Schedule

| | | | |
|---------------------------------------|-----------------------|-----------------------|-----------------------|
| 1 Seg E ₁ | 14 Seg E ₅ | 27 Chrono | 40 Seg A ₄ |
| 2 Seg D ₁ , A ₁ | 15 Seg J ₅ | 28 Run | 41 Seg F ₄ |
| 3 Seg C ₁ | 16 Seg D ₅ | 29 Auto Range | 42 Seg G ₄ |
| 4 Seg E ₂ | 17 Seg C ₅ | 30 Lap | 43 Seg B ₃ |
| 5 Seg D ₂ | 18 Seg E ₆ | 31 Seg B ₆ | 44 Seg F ₃ |
| 6 Seg C ₂ | 19 Seg D ₆ | 32 Seg A ₆ | 45 Seg G ₃ |
| 7 Colon | 20 Seg L ₆ | 33 Seg F ₆ | 46 Seg B ₂ |
| 8 Seg E ₃ | 21 Seg C ₆ | 34 Seg B ₅ | 47 Seg A ₂ |
| 9 Seg A ₃ , D ₃ | 22 Seg G ₆ | 35 Seg A ₅ | 48 Seg F ₂ |
| 10 Seg C ₃ | 23 Backplane | 36 Seg H ₅ | 49 Seg G ₂ |
| 11 Seg E ₄ | 24 (Blank) | 37 Seg F ₅ | 50 Seg B ₁ |
| 12 Seg D ₄ | 25 (Blank) | 38 Seg C ₅ | 51 Seg F ₁ |
| 13 Seg C ₄ | 26 (Blank) | 39 Seg B ₄ | 52 Seg G ₁ |




**Model 5040 Ladies 6 Digit Multipurpose Watch Display
With Alarm, PM, and Date Flags.**

Outside Dimensions .488 (12,4 x .618 (15,7)

Digit Height .141 (3,6)

.102 (2,6)




NOTE
Dimensions in Parentheses are Millimeters.
Tolerance unless Specified: XXX = ± .004 (0,10)

Pin Schedule

| | | | |
|--|-----------------------|-----------------------|-----------------------|
| 1 Seg E ₁ | 13 Seg C ₄ | 25 Seg A ₆ | 37 Seg F ₃ |
| 2 Seg D ₁ , G ₁ , A ₁ | 14 Seg E ₅ | 26 Seg F ₆ | 38 Date |
| 3 Seg C ₁ | 15 Seg J ₅ | 27 Seg B ₅ | 39 Seg G ₃ |
| 4 Seg E ₂ | 16 Seg D ₅ | 28 Seg A ₅ | 40 Alarm |
| 5 Seg D ₂ | 17 Seg C ₅ | 29 Seg H ₅ | 41 Seg B ₂ |
| 6 Seg C ₂ | 18 Seg E ₆ | 30 Seg F ₅ | 42 Seg A ₂ |
| 7 Colon | 19 Seg D ₆ | 31 Seg G ₅ | 43 Seg F ₂ |
| 8 Seg E ₃ | 20 Seg L ₆ | 32 Seg B ₄ | 44 Seg G ₂ |
| 9 Seg A ₃ , D ₃ | 21 Seg C ₆ | 33 Seg A ₄ | 45 Seg B ₁ |
| 10 Seg C ₃ | 22 Seg G ₆ | 34 Seg F ₄ | 46 PM |
| 11 Seg E ₄ | 23 Backplane | 35 Seg G ₄ | |
| 12 Seg D ₄ | 24 Seg B ₆ | 36 Seg B ₃ | |



Model 5047 Men's 3 1/2 Digit Direct Drive Watch Display With Days of Week, Alarm, and PM Flags
Outside Dimensions .637 (16,18) x .806 (20,47)
Digit Height .200 (5,08)



Notes:

- 1). Dimensions in parentheses are in millimeters.
- 2). Tolerances unless specified xxx = ± .004(0,10).
- 3). Days of week are permanently printed on display.

PIN SCHEDULE

| | | | |
|----------------------|-----------------------|-----------------------|-----------------------|
| 1 Backplane | 10 Seg C ₂ | 19 Blank | 28 Seg F ₂ |
| 2 Blank | 11 Seg E ₃ | 20 Blank | 29 Seg G ₂ |
| 3 Seg K | 12 Seg D ₃ | 21 Seg B ₃ | 30 Tuesday |
| 4 Seg E ₁ | 13 Seg C ₃ | 22 Seg A ₃ | 31 Monday |
| 5 Seg D ₁ | 14 Thursday | 23 Seg F ₃ | 32 Seg B ₁ |
| 6 Seg C ₁ | 15 Friday | 24 Seg G ₃ | 33 Seg A ₁ |
| 7 Colon | 16 Saturday | 25 Wednesday | 34 Seg F ₁ |
| 8 Seg E ₂ | 17 PM | 26 Seg B ₂ | 35 Seg G ₁ |
| 9 Seg D ₂ | 18 Alarm | 27 Seg A ₂ | 36 Sunday |



commodore semiconductor group


LCD

Model 5049 Men's 6 Digit "Super Chrono" Watch Display With Chrono, Run, Auto Range and Lap/Split Flags

Outside Dimensions .637 (16,18) x .806 (20,47)

Digit Height .181 (4,60)

.130 (3,30)



Notes:

- 1). Dim. in parentheses are millimeters.
- 2). Tolerance unless specified: xxx = ± .005 (0,13).
- 3). Indicator frame is permanently printed on display.

PIN SCHEDULE

| | | | |
|---------------------------------------|-----------------------|-----------------------|-----------------------|
| 1 Seg E ₁ | 14 Seg E ₅ | 27 Seg B ₅ | 40 AUTORANGE |
| 2 Seg A ₁ , D ₁ | 15 Seg J ₅ | 28 Seg A ₅ | 41 LAP/SPLIT |
| 3 Seg C ₁ | 16 Seg D ₅ | 29 Seg H ₅ | 42 RUN |
| 4 Seg E ₂ | 17 Seg C ₅ | 30 Seg F ₅ | 43 CHRONO |
| 5 Seg D ₂ | 18 Seg E ₆ | 31 Seg G ₅ | 44 Seg B ₃ |
| 6 Seg C ₂ | 19 Seg D ₆ | 32 Seg B ₄ | 45 Seg A ₂ |
| 7 COLON | 20 Seg L ₆ | 33 Seg A ₄ | 46 Seg F ₂ |
| 8 Seg E ₃ | 21 Seg C ₆ | 34 Seg F ₄ | 47 Seg G ₂ |
| 9 Seg D ₃ | 22 Seg G ₆ | 35 Seg G ₄ | 48 Seg B ₁ |
| 10 Seg C ₃ | 23 Backplane | 36 Seg B ₃ | 49 Seg F ₁ |
| 11 Seg E ₄ | 24 Seg B ₆ | 37 Seg A ₃ | 50 Seg G ₁ |
| 12 Seg D ₄ | 25 Seg A ₆ | 38 Seg F ₃ | |
| 13 Seg C ₄ | 26 Seg F ₆ | 39 Seg G ₃ | |




Model 5050 Men's 5½ Digit Direct Drive Watch Display With Alarm Flag

Outside Dimensions .637 (16,18) x .806 (20,47)

Digit Height .181 (4,60)

.130 (3,30)



PIN SCHEDULE


| | | | | | | | |
|----|-------------------------------------|----|--------------------|----|--------------------|----|--------------------|
| 1 | BLANK | 14 | Seg E ₄ | 27 | Seg B ₄ | 40 | ALARM |
| 2 | BLANK | 15 | Seg I ₄ | 28 | Seg A ₄ | 41 | BLANK |
| 3 | Seg K | 16 | Seg D ₄ | 29 | Seg H ₄ | 42 | BLANK |
| 4 | Seg E ₁ | 17 | Seg C ₄ | 30 | Seg F ₄ | 43 | BLANK |
| 5 | Seg D ₁ | 18 | Seg E ₅ | 31 | Seg G ₄ | 44 | Seg B ₁ |
| 6 | Seg C ₁ | 19 | Seg D ₅ | 32 | Seg B ₃ | 45 | Seg A ₁ |
| 7 | Seg COLON | 20 | Seg L ₅ | 33 | Seg A ₃ | 46 | Seg F ₁ |
| 8 | Seg E ₂ | 21 | Seg C ₅ | 34 | Seg F ₃ | 47 | Seg G ₁ |
| 9 | Seg A ₂ , D ₂ | 22 | Seg G ₅ | 35 | Seg G ₃ | 48 | BLANK |
| 10 | Seg C ₂ | 23 | BACKPLANE | 36 | Seg B ₂ | 49 | BLANK |
| 11 | Seg E ₃ | 24 | Seg B ₅ | 37 | BLANK | 50 | BLANK |
| 12 | Seg D ₃ | 25 | Seg A ₅ | 38 | Seg F ₂ | | |
| 13 | Seg C ₃ | 26 | Seg F ₅ | 39 | Seg G ₂ | | |



Model 5051 Ladies' 6 Digit Direct Drive Watch Display
With Chrono, Run, Auto Range and Lap/Split Flags

Outside Dimensions .488 (12,40) x .618 (15,70)

Digit Height .141 (3,58)
.102 (2,59)



PIN SCHEDULE


| | | | |
|---------------------------------------|-----------------------|-----------------------|-----------------------|
| 1 Seg F ₁ | 14 Seg D ₄ | 27 Seg A ₆ | 40 Seg F ₃ |
| 2 Seg G ₁ | 15 Seg C ₄ | 28 Seg F ₆ | 41 Seg G ₃ |
| 3 Seg E ₁ | 16 Seg E ₅ | 29 Seg B ₅ | 42 Autorange |
| 4 Seg A ₁ , D ₁ | 17 Seg J ₅ | 30 Seg A ₅ | 43 Lap/Split |
| 5 Seg C ₁ | 18 Seg D ₅ | 31 Seg H ₅ | 44 Run |
| 6 Seg E ₂ | 19 Seg C ₅ | 32 Seg F ₅ | 45 Chrono |
| 7 Seg D ₂ | 20 Seg E ₆ | 33 Seg G ₅ | 46 Seg B ₂ |
| 8 Seg C ₂ | 21 Seg D ₆ | 34 Seg B ₄ | 47 Seg A ₂ |
| 9 Colon | 22 Seg L ₆ | 35 Seg A ₄ | 48 Seg F ₂ |
| 10 Seg E ₃ | 23 Seg C ₆ | 36 Seg F ₄ | 49 Seg G ₂ |
| 11 Seg D ₃ | 24 Seg G ₆ | 37 Seg G ₄ | 50 Seg B ₁ |
| 12 Seg C ₃ | 25 Backplane | 38 Seg B ₃ | |
| 13 Seg E ₄ | 26 Seg B ₆ | 39 Seg A ₃ | |



Model 5052 Men's Bplexed 3 1/2 Digit Watch Display

Outside Dimensions .410 (10,41) x .862 (21,89)

Digit Height .186 (4,72)



Notes:

- 1). Dimensions in parentheses are in millimeters.
- 2). Tolerance unless specified: xxx = ±.005 (0.13).

PIN SCHEDULE

| | | | |
|----------------------|--------------------|-----------------------|--------------------|
| A | B | A | A |
| 1 Backplane | Seg E ₁ | 9 Seg A ₂ | Seg B ₂ |
| 2 Half Digit | Seg D ₁ | 10 —OFF— | Seg E ₃ |
| 3 Seg F ₁ | Seg C ₁ | 11 Seg F ₃ | Seg D ₃ |
| 4 Seg G ₁ | Seg B ₁ | 12 Seg G ₃ | Seg C ₃ |
| 5 Seg A ₁ | Seg E ₂ | 13 Seg A ₃ | Seg B ₃ |
| 6 Colon | Seg D ₂ | 14 Month-Date | —OFF— |
| 7 Seg F ₂ | Seg C ₂ | 15 | Backplane |
| 8 Seg G ₂ | | | |




commodore semiconductor group

LCD

Model 5053 Ladies Bplexed 3½ Digit Display

Outside Dimensions .530 (13,46) x .389 (9,88)

Digit Height .165 (4,19)



NOTE

Dimensions in parentheses are in millimeters.
Tolerance unless specified: XXX = ±.005 (0,13).

PIN SCHEDULE

| <u>A</u> | <u>B</u> | <u>A</u> | <u>B</u> |
|----------------------|--------------------|-----------------------|--------------------|
| 1 Backplane | | 9 Seg A ₂ | Seg B ₂ |
| 2 Half Digit | Seg E ₁ | 10 - OFF - | Seg E ₃ |
| 3 Seg F ₁ | Seg D ₁ | 11 Seg F ₃ | Seg D ₃ |
| 4 Seg G ₁ | Seg C ₁ | 12 Seg G ₃ | Seg C ₃ |
| 5 Seg A ₁ | Seg B ₁ | 13 Seg A ₃ | Seg B ₃ |
| 6 Colon | Seg E ₂ | 14 Month-Date | - OFF - |
| 7 Seg F ₂ | Seg D ₂ | 15 | Backplane |
| 8 Seg G ₂ | Seg C ₂ | | |




Model 5056 Men's 5 1/2 Digit Watch Display with

Melody

Outside Dimensions .555 (14,10) x .941 (23,90)

Digit Height .210 (5,33)

.140 (3,56)



NOTES

1. Dimensions in parentheses are in millimeters.
2. Tolerance unless specified: XXX = ± .005 (0,13).
3. Treble clef and scale are permanently printed on display.

PIN SCHEDULE

| | | | |
|-----------------------|-----------------------|-----------------------|-----------------------|
| 1 Half Digit | 12 Seg E ₄ | 23 Seg B ₅ | 34 Seg G ₃ |
| 2 Seg E ₁ | 13 Seg J ₄ | 24 Seg A ₅ | 35 Seg B ₂ |
| 3 Seg D ₁ | 14 Seg D ₄ | 25 Seg F ₅ | 36 Seg A ₂ |
| 4 Seg C ₁ | 15 Seg C ₄ | 26 Seg B ₄ | 37 Seg F ₂ |
| 5 Colon | 16 Seg E ₅ | 27 Seg A ₄ | 38 Seg G ₂ |
| 6 Seg E ₂ | 17 Seg D ₅ | 28 Seg H ₄ | 39 Seg B ₁ |
| 7 Seg D ₂ | 18 Seg L ₅ | 29 Seg F ₄ | 40 Seg A ₁ |
| 8 Seg C ₂ | 19 Seg C ₅ | 30 Seg C ₄ | 41 Seg F ₁ |
| 9 Seg E ₃ | 20 Seg G ₅ | 31 Seg B ₃ | 42 Seg G ₁ |
| 10 Seg D ₃ | 21 Backplane | 32 Seg A ₃ | |
| 11 Seg C ₃ | 22 Melody | 33 Seg F ₃ | |




Model 5059 Ladies 5½ Digit Multipurpose Watch Display With Melody Flag.

Outside Dimensions .488 (12,40) x .618 (15,69)

Digit Height .141 (3,58)

.102 (2,59)



NOTES

1. Dimensions in parentheses are in millimeters.
2. Tolerances unless specified: XXX = ±.004 (0,10).
3. Treble clef and scale are permanently printed on display.

PIN SCHEDULE


| | | | |
|-----------------------|-----------------------|-----------------------|-----------------------|
| 1 Seg K | 12 Seg E ₄ | 23 Seg A ₅ | 34 Seg B ₂ |
| 2 Seg E ₁ | 13 Seg I ₄ | 24 Seg F ₅ | 35 Seg A ₂ |
| 3 Seg D ₁ | 14 Seg D ₄ | 25 Seg B ₄ | 36 Seg F ₂ |
| 4 Seg C ₁ | 15 Seg C ₄ | 26 Seg A ₄ | 37 Seg G ₂ |
| 5 Seg C ₁ | 16 Seg E ₅ | 27 Seg H ₄ | 38 Melody |
| 6 Seg E ₂ | 17 Seg D ₅ | 28 Seg F ₄ | 39 Seg B ₁ |
| 7 Seg D ₂ | 18 Seg L ₅ | 29 Seg G ₄ | 40 Seg A ₁ |
| 8 Seg C ₂ | 19 Seg C ₅ | 30 Seg B ₃ | 41 Seg F ₁ |
| 9 Seg E ₃ | 20 Seg G ₅ | 31 Seg A ₃ | 42 Seg G ₁ |
| 10 Seg D ₃ | 21 Backplane | 32 Seg F ₃ | |
| 11 Seg C ₃ | 22 Seg B ₅ | 33 Seg G ₃ | |




Model 5060 Ladies Bplexed 3½ Digit Display

Outside Dimensions .354 (8,99) x .590 (14,99)

Digit Height .159 (4,04)



REV. 01



NOTES

1. Dimensions in parentheses are in millimeters.
2. Tolerance unless specified: XXX = ± .005 (0,13).

PIN SCHEDULE

- | |
|----------------------|
| <u>A</u> |
| 1 Backplane |
| 2 Half Digit |
| 3 Seg F ₁ |
| 4 Seg G ₁ |
| 5 Seg A ₁ |
| 6 Colon |
| 7 Seg F ₂ |
| 8 Seg G ₂ |

- | |
|--------------------|
| <u>B</u> |
| Seg E ₁ |
| Seg D ₁ |
| Seg C ₁ |
| Seg B ₁ |
| Seg E ₂ |
| Seg D ₂ |
| Seg C ₂ |

- | |
|-----------------------|
| <u>A</u> |
| 9 Seg A ₂ |
| 10 — OFF — |
| 11 Seg F ₃ |
| 12 Seg G ₃ |
| 13 Seg A ₃ |
| 14 |

- | |
|--------------------|
| <u>B</u> |
| Seg B ₂ |
| Seg E ₃ |
| Seg D ₃ |
| Seg C ₃ |
| Seg B ₃ |
| Backplane |




commodore semiconductor group

LCD

Model 5061 Men's Bplexed 3 1/2 Digit Watch Display

Outside Dimensions .520 (13,21) x .805 (20,45)

Digit Height .186 (4,72)



PIN SCHEDULE

- A
- 1 Backplane
 - 2 Half Digit
 - 3 Seg F₁
 - 4 Seg C₁
 - 5 Seg A₁
 - 6 Colon
 - 7 Seg F₂
 - 8 Seg C₂

- B
- Seg E₁
 - Seg D₁
 - Seg C₁
 - Seg B₁
 - Seg E₂
 - Seg D₂
 - Seg C₂

- A
- 9 Seg A₂
 - 10 - OFF -
 - 11 Seg F₃
 - 12 Seg C₃
 - 13 Seg A₃
 - 14 Month-Date
 - 15


- B
- Seg B₂
 - Seg E₃
 - Seg D₃
 - Seg C₃
 - Seg B₃
 - OFF -
 - Backplane



Model 5064 Men's Bplexed 3½ Large Digit Watch Display

Outside Dimensions .806 (20,47) x .637 (16,18)

Digit Height .260 (6,60)



Notes:

- 1). Dimensions in parentheses are in millimeters.
- 2). Tolerances unless specified: xxx = ±.005 (0,13).

PIN SCHEDULE

| | | | |
|----------------------|--------------------|-----------------------|--------------------|
| A | B | A | B |
| 1 Backplane | Seg E ₁ | 9 | Seg B ₂ |
| 2 Half Digit | Seg D ₁ | 10 Seg A ₂ | Seg E ₃ |
| 3 Seg F ₁ | Seg C ₁ | 11 —OFF— | Seg D ₃ |
| 4 Seg D ₁ | Seg B ₁ | 12 Seg F ₃ | Seg C ₃ |
| 5 Seg A ₁ | Seg E ₂ | 13 Seg G ₃ | Seg B ₃ |
| 6 Colon | Seg D ₂ | 14 Seg A ₃ | —OFF— |
| 7 Seg F ₂ | Seg C ₂ | 15 Month-Date | Backplane |
| 8 Seg G ₂ | | | |




Model 5065 Ladies 5½ Digit Watch Display With Alarm Flag

Outside Dimensions .488 (12,40) x .618 (15,69)

Digit Height .141 (3,58)

.102 (2,59)



REV 01

Notes:

- 1). Dimensions in parentheses are in millimeters.
- 2). Tolerances unless specified xxx = ±.004 (0.10).
- 3). Alarm is permanently printed on display.

PIN SCHEDULE

| | | | |
|-----------------------|-----------------------|-----------------------|-----------------------|
| 1 BLANK | 13 Seg C ₃ | 25 Seg A ₅ | 37 Seg A ₂ |
| 2 BLANK | 14 Seg E ₄ | 26 Seg F ₅ | 38 Seg F ₂ |
| 3 Seg K | 15 Seg J ₄ | 27 Seg B ₄ | 39 Seg G ₂ |
| 4 Seg E ₁ | 16 Seg D ₄ | 28 Seg A ₄ | 40 ALARM |
| 5 Seg D ₁ | 17 Seg C ₄ | 29 Seg H ₄ | 41 Seg B ₁ |
| 6 Seg C ₁ | 18 Seg E ₅ | 30 Seg A ₁ | 42 Seg A ₁ |
| 7 COLON | 19 Seg D ₅ | 31 Seg G ₄ | 43 Seg F ₁ |
| 8 Seg E ₂ | 20 Seg L ₅ | 32 Seg B ₃ | 44 Seg G ₁ |
| 9 Seg D ₂ | 21 Seg C ₅ | 33 Seg A ₃ | 45 BLANK |
| 10 Seg C ₂ | 22 Seg G ₅ | 34 Seg F ₃ | 46 BLANK |
| 11 Seg E ₃ | 23 BACKPLANE | 35 Seg G ₃ | |
| 12 Seg D ₃ | 24 Seg B ₅ | 36 Seg B ₂ | |




Model 5066 Men's 5 1/2 Digit Watch Display With Melody Flag

Outside Dimensions .637 (16,18) x .806 (20,47)

Digit Height .181 (4,60)

.130 (3,30)



PIN SCHEDULE


| | | | |
|---------------------------------------|-----------------------|-----------------------|-----------------------|
| 1 BLANK | 14 Seg E ₄ | 27 Seg B ₄ | 40 MELODY |
| 2 BLANK | 15 Seg J ₄ | 28 Seg A ₄ | 41 BLANK |
| 3 Seg K | 16 Seg D ₄ | 29 Seg H ₄ | 42 BLANK |
| 4 Seg E ₁ | 17 Seg C ₄ | 30 Seg F ₄ | 43 BLANK |
| 5 Seg D ₁ | 18 Seg E ₅ | 31 Seg G ₄ | 44 Seg B ₁ |
| 6 Seg C ₁ | 19 Seg D ₅ | 32 Seg B ₃ | 45 Seg A ₁ |
| 7 Seg COLON | 20 Seg L ₅ | 33 Seg A ₃ | 46 Seg F ₁ |
| 8 Seg E ₂ | 21 Seg C ₅ | 34 Seg F ₃ | 47 Seg G ₁ |
| 9 Seg A ₂ , D ₂ | 22 Seg G ₅ | 35 Seg G ₃ | 48 BLANK |
| 10 Seg C ₃ | 23 BACKPLANE | 36 Seg B ₂ | 49 BLANK |
| 11 Seg E ₃ | 24 Seg B ₅ | 37 BLANK | 50 BLANK |
| 12 Seg D ₃ | 25 Seg A ₅ | 38 Seg F ₂ | |
| 13 Seg C ₃ | 26 Seg F ₅ | 39 Seg G ₂ | |



Model 5067 Ladies' 3 1/2 Digit Direct Drive Watch Display With Melody Alarm and PM Flags

Outside Dimensions .488 (12,40) x .618 (15,70)

Digit Height .180 (4,57)



Notes

- 1). Dimensions in parentheses are in millimeters.
- 2). Tolerances unless specified: xxx = ± .004 (0.10).
- 3). Treble clef and staff are permanently printed on display.

PIN SCHEDULE

| | | | |
|----------------------|-----------------------|-----------------------|-----------------------|
| 1 Backplane | 8 Seg D ₂ | 15 Seg B ₃ | 22 Seg G ₂ |
| 2 Half Digit | 9 Seg C ₂ | 16 Seg A ₃ | 23 Seg B ₁ |
| 3 Seg E ₁ | 10 Seg E ₃ | 17 Seg F ₃ | 24 Seg A ₁ |
| 4 Seg D ₁ | 11 Seg D ₃ | 18 Seg G ₃ | 25 Seg F ₁ |
| 5 Seg C ₁ | 12 Seg C ₃ | 19 Seg B ₂ | 26 Seg G ₁ |
| 6 Colon | 13 PM | 20 Seg A ₂ | |
| 7 Seg E ₂ | 14 Melody | 21 Seg F ₂ | |




commodore semiconductor group

LCD

Model 5076 Unisex 3½ Digit Bplexed Watch Display

Outside Dimensions .454 (11,53) x .690 (17,53)

Digit Height .164 (4,17)



Notes:


- 1). Dimensions in parentheses are in millimeters.
- 2). Tolerance unless specified: xxx = ±.005 (0.13)

PIN SCHEDULE




- | | |
|----------------------|--------------------|
| A | B |
| 1 Backplane | Seg E ₁ |
| 2 Half Digit | Seg D ₁ |
| 3 Seg F ₁ | Seg C ₁ |
| 4 Seg G ₁ | Seg B ₁ |
| 5 Seg A ₁ | Seg E ₂ |
| 6 Colon | Seg D ₂ |
| 7 Seg F ₂ | Seg C ₂ |
| 8 Seg G ₂ | |

- | | |
|-----------------------|--------------------|
| A | B |
| 9 Seg A ₂ | Seg B ₂ |
| 10 —OFF— | Seg E ₃ |
| 11 Seg F ₃ | Seg D ₃ |
| 12 Seg G ₃ | Seg C ₃ |
| 13 Seg A ₃ | Seg B ₃ |
| 14 Month-Date | —OFF— |
| 15 | Backplane |

Section 5 Packaging and Reliability Information



PACKAGING INFORMATION



RELIABILITY INFORMATION

Device reliability is a function of design, of wafer processing and of packaging. MOS Technology products are characterized electrically and physically for an in-house qualification. Device reliability is verified by long-term, accelerated life testing. Life testing and characterization are then continuously checked in an ongoing monitor of reliability.

ENVIRONMENTAL TESTING

No formal universal set of qualification standards exists for plastic encapsulated devices designed for non-military applications. However, modeled after the Military Standard 883, a series of environmental and general reliability tests were established to evaluate device reliability prior to new product introduction. These tests were as follows:

| TEST | MIL STD. 883 METHOD BASIS |
|----------------------------|------------------------------|
| Thermal Shock | 1011.1 |
| Immersion (Salt Solution) | 1002 |
| Moisture Resistance | 1004.1 |
| Steam High Pressure | 1004.1 |
| Centrifuge | 2001.1 |
| Burn-in and Long Term Life | 1015.1 |

Thermal Shock

The purpose of this test is to determine the resistance of the device to sudden exposure to extreme changes in temperature.

Procedure

This evaluation consisted of 1) preconditioning the sample for >5 minutes immersed in a liquid at -55°C; 2) transferring the sample rapidly (<10 seconds) to a second liquid at +100°C and allowing stabilization for >5 minutes; 3) transfer of the sample back to the original container. The cycle was repeated 15 times.

Sample Size: 200 pieces, multiple lots, chosen at random.
Evaluation: Electrical Test
Results: 0 Failures

Immersion

This test is performed to determine the effectiveness of the seal on microelectronic devices.

Procedure

This evaluation consisted of: 1) 24-hour soak in salt solution at room temperature; 2) rinse in tap water; 3) bake dry.

Sample Size: 100 Parts
Evaluation: Electrical Test
Results: 0 Failures

Moisture Resistance

The moisture resistance test is performed for the purpose of evaluating in an accelerated manner the resistance of component parts and constituent materials to the deteriorative effects of high humidity and heat conditions.

Procedure

This evaluation consisted of two tests:

(a) The sample was subjected to 4 hours at 150°C 15 PSI saturated water vapor in a pressure chamber.

Sample Size: 100 Parts
Evaluation: Electrical Test
Results: 0 Failures

(b) The sample was subjected to 85°C 95% R.H. for 24 hours.

Sample Size: 100 Parts
Evaluation: Electrical Test
Results: 0 Failures

Constant Acceleration

This test is used to determine the effects of constant acceleration on microelectronic devices. It is an accelerated test designed to indicate types of structural and mechanical weaknesses not necessarily detected in shock and vibration tests.

Procedure

Parts were subjected to one-minute centrifuge at 30,000 G in Y₁ orientation.

Sample Size: 100 Parts
Evaluation: Electrical Test
Results: 1 Failure, open contact A₀ address lead due to open bond.

RELIABILITY INFORMATION

LONG TERM LIFE

Elevated temperature is used to accelerate failure mechanisms such as mobile contamination, slow trapping and oxide pin holes. Burn-in ovens capable of continuously exercising devices are used to stress product at high voltage and temperature. Long term life testing is a continuous

and ongoing procedure in order to detect any subtle reliability changes. Millions of device hours have been accumulated. The data presented in Figure 10 are typical 1000 hour performance characteristics at 125°C., 5.5v. Extrapolating to a 70°C operating ambient, the N-channel process demonstrates a reliability of .056%/1000 hours.





Figure 10

RELIABILITY INFORMATION

MANUFACTURING PROCEDURES

The manufacturing process used at MOS Technology follows strictly documented procedures to ensure consistency in performance and reliability. Figure 11 is the product flow at the "back end" of the process. All production lots

are burned-in and a constant monitor is made of losses. A high drop out at burn-in is an indication of a potential problem which can be immediately addressed. Any part shipped is traceable to burn-in, final test and fabrication yields. Quality assurance monitors prior to shipment verify electrical performance and mechanical standards.



commodore semiconductor group

950 Rittenhouse Road
Norristown, Pennsylvania 19403

Western Regional Office

3330 Scott Boulevard
Santa Clara, CA 95050
Phone: (408) 727-4862

Western District Office

1701 East Edinger, Suite 15E
Santa Ana, CA 92708

Eastern Regional Office

950 Rittenhouse Road
Norristown, PA 19403
Phone: (215) 666-7950
Ext. 292

Eastern District Office

950 Rittenhouse Road
Norristown, PA 19403
Phone: (215) 666-7950
Ext. 293

commodore semiconductor group**Representatives****Western Region****Northern California**

Criterion Sales, Incorporated
3350 Scott Boulevard
Building Number 44
Santa Clara, California 95051
Phone: 408-988-6300
TWX#: 910-338-7352

Arizona

El Repco
10333 North Scottsdale Road
Suite One
Scottsdale, Arizona 85253
Phone: 602-996-0293

Washington

Desco Northwest Sales
16460 Northeast Eighth Street
Redmond, Washington 98052
Phone: 206-883-6336

Southern California

S.C.³
7144 Mockingbird Way
Anaheim Hills, California 92807
Phone: 714-974-7758

Southern California

S.C.³
11833 Quartz Circle
Fountain Valley, California 92708
Phone: 714-839-2851

Southern California

S.C.³
2853 Coneflower Street
Thousand Oaks, California 91360
Phone: 805-492-0340

commodore semiconductor group**Representatives****Central Region****Illinois and Wisconsin**

Janus
3166 Des Plaines Avenue
Des Plaines, Illinois 60018
Phone: 312-298-9330

Texas, Louisiana, Arkansas, Oklahoma

W. Pat Fralia Company, Incorporated
600 Avenue H. East
Suite 210
Arlington, Texas 76011
Phone: 817-640-9101
TWX#: 910-890-5112

W. Pat Fralia Company, Incorporated
300 East Huntland Drive
Austin, Texas 78752
Phone: 512-451-3325

W. Pat Fralia Company, Incorporated
6420 Hillcroft
Suite 113
Houston, Texas 77081
Phone: 713-772-1572

commodore semiconductor group**Representatives****Eastern Region****New England, Connecticut, Massachusetts, Rhode Island, Vermont, Maine, New Hampshire, Puerto Rico**

Sales Engineering Company
25 Main Street
Salem, New Hampshire 03079
Phone: 603-893-5521

Upstate New York

R. W. Mitscher Company, Incorporated
8555 Main Street
Buffalo, New York 14221
Phone: 716-633-7970

Western Tennessee, Alabama

R. W. Mitscher Company, Incorporated
1004 Sharpsburg Drive, Southeast
Huntsville, Alabama 35803
Phone: 205-883-0506

Florida

HAI
11471 West Sample Road
Coral Springs, Florida 33065
Phone: 305-752-7520
TWX#: 510-956-9874

Georgia

R. W. Mitscher Company, Incorporated
3417 Stanford Circle
Lawrenceville, Georgia 30245
Phone: 404-923-3239

Pennsylvania and South Jersey

Campbell/French Associates
530 Street Road
Southampton, Pennsylvania 18966
Phone: 215-322-6630

Virginia

R. W. Mitscher Company, Incorporated
6031 Newington Drive
Richmond, Virginia 23224
Phone: 804-745-4346

Maryland, Delaware, Virginia

R. W. Mitscher Company, Incorporated
9206 Ethan Court
Laurel, Maryland 20811
Phone: 301-498-6090

Western Virginia, Tennessee, North Carolina

R. W. Mitscher Company, Incorporated
P.O. Box 4105, CRS
Johnson City, Tennessee 37601
Phone: 615-282-6240

Metro New York, Long Island, New Jersey

J² Marketing
P.O. Box 103
Jericho, New York 11753
Phone: 516-997-6210
TWX#: 510-222-1048

Eastern Region (Continued)**Kentucky**

R. W. Mitscher Company, Incorporated
8013 Brush Lane
Fern Creek, Kentucky 40291
Phone: 502-239-8927

North Carolina

R. W. Mitscher Company, Incorporated
P.O. Box 10541
Raleigh, North Carolina 27605
Phone: 919-828-0575

Southern Carolina

R. W. Mitscher Company, Incorporated
P.O. Box 210296
Columbia, South Carolina 20221
Phone: 803-772-1907





commodore semiconductor group

Valley Forge Corp. Center

950 Rittenhouse Rd.

Norristown, PA 19403