
<u>CompuPro</u>

O



DISK 1B TECHNICAL MANUAL

HIGH - PERFORMANCE FLOPPY DISK CONTROLLER FOR 8" AND 5.25" DRIVES

Preface This manual describes the features and functions of the DISK IBtm board. It also contains information on how to program the DISK 1B. This is a reference manual for programmers, hardware engineers, and anyone else who needs to understand how the DISK IB functions in a CompuProtm computer system. It is not a troubleshooting guide or a repair manual. This manual begins with an overall description of the board and a detailed account of the switch settings. For those seeking more details on the DISK 1B, a functional description follows the switch setting section. Programming considerations, specifications, and schematics are also included. For those who are interested in getting "up and running" in a hurry, please refer to the software installation guide provided with your operating system.

Contents

DISK I	BI	ECH	NICAL	MANUAL
Copyri	ght	1986	Viasyn	Corporation
Haywa	rd,	CA 94	1545	<i>a</i>

Part No. 8261-0101A Filename: DISK1B.MAN Board No: 236 Rev. A

DISCLAIMER - Viasyn Corporation makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, VIASYN reserves the right to revise this publication and to make any changes from time to time in the content hereof without obligation of VIASYN to notify any person of such revision or changes.

Registered Trademarks: CompuPro; Viasyn Corporation. IBM; International Business Machines, Inc.

Compound Trademarks: Concurrent DOS 8-16; Digital Research Inc. and Viasyn Corporation.

Trademarks: The CompuPro logo, DISK 1B, System Support 1, System Support 2; Viasyn Corporation.

All rights reserved. No part of this publication may be reproduced or transmitted in any form, or by any means, without the written permission of VIASYN. Printed and assembled in the United States of America.

Overall Desc	ription	1
Installing th	e DISK 1B Board	2
Switch Setti	n o g	
	Switch Summary	4
	Switch Description	5
Jumper Setti	ngs	
	Jumper Summary	7
	Jumper Description	10
Functional D	escription	
	Disk Interface Port Map	13
	Data Rate Select	16
	Floppy Disk Controller Reset	16
	Interrupts	17
	Wait State Enable	17
	Arbiter and Priority Selection	17
	Motor Control Enable	18
	Boot EPROM	18
	DISK 1B Connector Pinouts	19
Programming	Considerations	
	Minifloppy Drives	20
	Specifications for 8" Floppy Drives	21
	Specifications for 5.25" Minifloppy Drives	21
	Programming Example	22
Appendix A	Specifications	28
Appendix B	Manufacturers Reference	29
Appendix C	Disk Drive Jumper Settings	30
Appendix D	Schematic Diagram	31
Appendix E	Component Layout	37

Tables

Table 1:	Switch S1 Functions	4
Table 2:	EPROM Addresses Selected by Switch SWI	5
Table 3:	SWI Settings for EPROMs and Block Sizes	- 5
Table 4:	Summary of Jumpers	7
Table 5:	READY to FDC on DRIVE SELECT	11
Table 6:	Jumper J13 I/O Port Addressing	12
Table 7:	I/O Port Overview	13
Table 8:	Drive Select Register Description (Port 0)	14
Table 9:	Drive Status Register Description (Port 2)	15
Table 10:	Motor Control Register Description (Port 3)	15
Table 11:	Data Rate Select	16
Table 12:	DISK 1B Connector Pinouts	19

Overall Description

The DISK 1B provides an interface between the IEEE 696/S-100 bus and up to four 8" or 5.25" floppy disk drives. Connectors on the DISK 1B supply all the signals necessary to control these drives. Designed for full electrical and mechanical compatibility with the IEEE 696/S-100 bus standard, this board boasts several innovative features including:


- 24-bit DMA data transfers with the ability to cross 64K boundaries.
- Priority arbitration for the on-board DMA circuitry that will allow up to 16 temporary bus masters to operate without conflict.
- I/O mapped control for uninterrupted memory space.
- An advanced, third generation Floppy Disk Controller (765A or 8272A).
- An advanced digital data separator for reliable data transfers that eliminates adjustments.
- Provision for running both 5.25" and 8" floppy drives at the same time.
- On-board boot EPROM with the capability of supporting many different processor and peripheral boot routines.
- Software selectable floppy data rates to allow support of many drives.

Installing the DISK 1B Board

Basic Installation

Step 1. Unpack the Board.

Along with the board, you will find two card extractors in the plastic bag.




Step 2. Install the Card Extractors.

- 1. Hold the board so the component side is toward you. (See diagram below.)
- Insert the peg on the card extractor into the hole in the <u>right</u> corner of the board. Fold the extractor over the board's edge until the extractor's hole snaps over the peg.

NOTE: Make sure the long edge of the extractor is along the top edge of the board.

3. Repeat for left extractor.



Step 3. Check Switch and Jumper Settings

For standard switch settings for a CompuPro operating system check the operating system Installation Guide. Otherwise, refer to the Switch Settings and Jumper Settings sections in this manual. The locations of the switch and jumpers on the board are shown in the diagram on the preceding page.


Step 4. How to Install Jumper Shunt Connectors

Jumper Shunts

A jumper shunt is a small plastic part used to connect two pins on the jumper connector. Jumper shunts should be installed notch side up.

IF: The board is not correctly jumpered.

THEN: Use a pair of needle nose pliers to gently remove, and carefully replace the jumper shunt in its proper location.



Step 5. Insert the DISK 1B into the S-100 Bus.

The power to the system must be off. Place the board into a slot towards the back of the enclosure. The edge connector is offset, so the board fits only one way. Push down GENTLY until the board is firmly installed.

Switch Settings

Switch Summary

The DISK 1B has a single 10-position dip-switch, SW1, which controls three functions:

- The block size and addressing of the on-board EPROM (positions 1-8).
- Whether the EPROM is used to boot the system after a system reset (position 9).
- The polarity of a software readable switch (position 10).

SW1 Position	Function
1	EPROM Address A14
2	EPROM Address Al3
3	EPROM Address Al2
4	EPROM Address All
5	Block Size select MSB
6	EPROM Address AlO
7	Block Size select LSB
8	EPROM Address A9
9	EPROM BOOT ENABLE (ON enables
	boot from EPROM).
10	READABLE SWITCH (ON reads 0)

Note that when a paddle is OFF, the corresponding address bit is high, and when a paddle is ON, the bit is low.

Switch Description

The on-board EPROM can be either a 2764 (8K by 8), 27128 (16K by 8), or 27256 (32K by 8) for total space from 8K bytes to 32K bytes. On power-up or reset, the main processor looks to this memory space for instructions, using the EPROM as a "boot EPROM." The block size of the EPROM that is visible to the processor can be 512, 1K, or 2K bytes. The total number of different routines available is equal to the EPROM size divided by the block size. For example, 16 different 512 byte routines are available using a 2764 EPROM, or 32 different 1K byte routines are available using a 27256 EPROM.

The address bits and corresponding switch positions are given in Table 2. The switch settings required for different block sizes are given in Table 3 for the different EPROMs allowed.

Table 2 - EPROM Addresses Selected by Switch SW1

SW1 Position		Address on EPROM
1	A14	(not used in 2764, 27128)
2	A13	(not used in 2764)
3	A12	
4	All	
6	A10	
8	A9	

Table 3 - SW1 Settings for Different EPROMS and Block Sizes

Block	4		E	PROM Size			
Size		2764		27128		27256	
512	Pos	3,4,6,8 addr	Pos	2-4,6,8 addr	Pos	1-4,6,8 addr	
	Pos	5,7 OFF	Pos	5,7 OFF	Pos	5,7 OFF	
	Pos	1,2 not used	Pos	1 not used			
1K	Pos	3,4,6 addr	Pos	2-4,6 addr	Pos	1-4,6 addr	
	Pos	5,8 OFF	Pos	5,8 OFF	Pos	5,8 OFF	
	Pos	7 ON	Pos	7 ON	Pos	7 ON	
	Pos	1,2 not used	Pos	1 not used			
2K	Pos	3,4 addr	Pos	2-4 addr	Pos	1-4 addr	
	Pos	6,8 OFF	Pos	6,8 OFF	Pos	6.8 OFF	
		5,7 ON	Pos	5,7 ON	Pos	5,7 ON	
		1,2 not used		1 not used		5.1	

The boot EPROM on the DISK 1B contains software routines required to load the initial sectors of the disk operating system into memory for system startup ("boot up"). System RAM must be present from 0h to 7FFh for proper operation of the boot EPROM. The different routines in the EPROM allow different processor types (8086, 68K, etc.) to load the disk operating system from different devices (floppy disks, hard disks, etc.). As new processors and new boot devices are added by CompuPro, the version of the boot EPROM installed on the DISK 1B may need to be changed. Please refer to the Software Installation Guide for the system to determine the appropriate switch settings for the particular boot EPROM on the DISK 1B.

SW1 position 9 controls whether the boot EPROM is enabled after a system reset. The boot EPROM may be enabled by putting position 9 of SW1 in the ON position, and disabled by placing it in the OFF position.

Remember, the boot hardware on the DISK 1B board requires that memory respond to PHANTOM[®] at the host processor's reset address. If the memory residing at this address does not respond to PHANTOM[®] and the boot EPROM is enabled, a bus conflict will occur and possible damage could result.

SW1 position 10 can be read by the host CPU. When the host CPU reads this bit (bit 2 in relative I/O port 2), it will read a 0 when position 10 is ON, and a 1 when position 10 is OFF. This feature can be useful in systems to allow the software to determine what hardware is in the system. For example, in the CompuPro Concurrent DOS 8-16 Version 5.0 operating system, when this position is ON, the software expects a SYSTEM SUPPORT 1 in the system, and when this position is OFF, the software expects a SYSTEM SUPPORT 2. The installation guide for the operating system on a particular computer will explain the function of this switch when used with that operating system.

This completes the section on switches.

Jumper Settings

Jumper Summary

The DISK 1B has 13 jumpers that allow considerable flexibility. Jumpers J0-3 and J8 are the only ones on the board that have pins and tandem shunts installed. The remaining jumpers (J4-7, J9-13) are set with small traces on the board to the configuration that most users will want.

Table 4 - Summary of Jumpers

	1	<u>J</u>	Position	Function
	(4	0	A-C	Select 5.25" for DRIVE 0
	1.5		B-C	Select 8" for DRIVE O
	1	1	A-C	Select 5.25" for DRIVE 1
			B-C	Select 8" for DRIVE 1
		2	A-C	Select 5.25" for DRIVE 2
			B-C	Select 8" for DRIVE 2
		3	A-C	Select 5.25" for DRIVE 3
			B-C	Select 8" for DRIVE 3
				(pins and shunts are
^				installed in JO-J3)
U		4	A-C	WD 92C32 or SMC 9236 Data Separator in U42
			B-C	9216B Data Separator in U42
				(trace normally connects B-C on board)
		5		Installed allows HDLD* (pin 4) on 5.25" cable to be driven.
				Removed floats HDLD* dis-asserted.
	i			(normally not connected)
		6		Installed allows RWRITE* (pin 2) on 5.25" cable to be drive.
				Removed floats RWRITE* dis-asserted.
				(trace normally connects)
		7		Installed allows PHANTOM* (pin 67) to be driven on the S-100 bus during accesses to boot EPROM.
0				Removed disables PHANTOM* assertion.
V				(trace normally connects)

Table 4 - Summary of Jumpers (Continued)

<u>J</u>	Position	Punction
8	A	Installed returns READY to FDC on DRIVE SELECT O
	В	Installed returns READY to FDC on DRIVE SELECT 1
	C	Installed returns READY to FDC on DRIVE SELECT 2
	D	Installed returns READY to FDC on DRIVE SELECT 3
		(pins and shunts are installed)
9		Installed places 3 wait states in DMA, boot EPROM, and I/O cycles to the DISK 1B (for up to 12.5 MHz bus speeds). Removed places 4 wait states in all of above.
		(trace normally connects on board)
10,11	A-C	Eliminates write precompensation on the drives
	B-C	Uses write precompensation on the drives
		(traces normally connect B-C)
12	0	Interrupt from FDC goes to VIO* (pin 4) on S-100
	1	Interrupt from FDC goes to VI1* (pin 5) on S-100
	2	Interrupt from FDC goes to VI2* (pin 6) on S-100
	3	Interrupt from FDC goes to VI3* (pin 7) on S-100
	4	Interrupt from FDC goes to VI4* (pin 8) on S-100
	5	Interrupt from FDC goes to VI5* (pin 9) on S-100
	6	Interrupt from FDC goes to VI6* (pin 10) on S-100
		Interrupt from FDC goes to VI7* (pin 11) on S-100 (trace normally connects VI4*)

Table 4 - Summary of Jumpers (Continued)

<u>J_</u>	Position	Punction
13	Å	I/O port address A2
	В	(normally connected) I/O port address A3
		(normally connected)
	C	I/O port address A4
		(normally connected)
	D	I/O port address A5
		(normally connected)
	E	I/O port address A6 (normally open)
	F	I/O port address A7 (normally open)
		(default I/O ports are COh to C3h)

Note that when an address jumper is open, the corresponding address bit is high, and when an address jumper is connected, the bit is low.

Jumper Description

Jumpers JO through J3 select which drives are 5.25" and which are 8". Each drive connected to the DISK 1B must be jumpered (on the drive) for a different drive select. JO through J3 then must be set on the DISK 1B to correspond to which drives are 8" and which drives are 5.25". A shunt across A-C selects 5.25"; a shunt across B-C selects 8".

For example, if an 8" drive was jumpered as drive 0, and a 5.25" drive was jumpered as drive 2, J0 must be set to B-C, and J2 must be set to A-C. J0 through J3 have pins and shunts installed at the factory. These must be set to the configuration of the target system.

Jumper J4 selects different clock rates for the digital data separator in U42. If a shunt is placed across B-C, a 9216B from either SMC (Standard Microsystems Corp.) or WD (Western Digital) must be in U42. The 9216B is the standard performance part, and can be used with good quality drives that have low jitter in their read data stream. The higher performance WD 92C32 or SMC 9236 requires J4 to be set to A-C. Some drives with more jitter in their read data stream may require this higher performance part for reliable operation. J4 normally has no pins installed and has a trace across B-C. This can be cut and pins installed to change the setting.

Jumper J5 allows the DISK 1B to assert HDLD* (Head Load, pin 4) on the 34 pin 5.25" cable. With J5 removed (as shipped), the DISK 1B will never assert HDLD*. Most 5.25" drives automatically load the head when MTR ON* (Motor On, pin 16) and DRIVE SELECT* (DRS0-3*, pins 6, 10, 12, or 14) are asserted. Please refer to the drive specification for information on how a particular drive works. If a drive does need HDLD* to be asserted, J5 should then be installed. Setting bit D2 in relative port 0h low then asserts HDLD*. On reset, when J5 is installed, HDLD* is asserted.

Jumper J6 allows the DISK 1B to assert RWRITE* (Reduced Write, pin 2) on the 34 pin 5.25" cable. This jumper is normally connected with a trace on the solder side of the board. When writing certain types of diskettes on certain types of drives, asserting this line is necessary for error free writing. Most drives don't care about this line, and some drives use this line for different functions. The drive manual must be consulted on use of this signal. Setting bit D4 in relative port 0h low asserts RWRITE*. On reset, when J6 is installed, RWRITE* is asserted.

Jumper J7 allows PHANTOM[®] (pin 67) on the S-100 bus to be asserted when the host CPU is reading the boot EPROM. J7 is normally connected with a trace on the solder side of the board. If the standard boot EPROM on the DISK 1B is used, this jumper must be connected. If it is ever necessary to disconnect PHANTOM[®], this jumper can be cut.

Jumper J8 is a four position jumper that allows READY to be asserted to the 765A or 8272A floppy disk controller (FDC) automatically whenever a particular drive is selected. This is necessary as some floppy drives do not assert READY in the manner that the floppy disk controller needs it. Install a jumper according to the following table depending on which drives need READY to be driven automatically. Jumpers should not be installed if a drive returns READY normally.

Table 5 - READY to FDC on DRIVE SELECT

<u>J8</u>		Funct	lon					_
A	Installed returns	READY	to	FDC	on	DRIVE	SELECT	0
В	Installed returns							
C	Installed returns							
D	Installed returns							

Jumper J9 selects between three and four wait states inserted on DISK 1B DMA cycles, I/O cycles to the DISK 1B, and memory reads from the boot EPROM. In systems up to 12.5 MHz, 3 wait states are adequate for all the above type of cycles. Thus, J9 is connected by a small trace on the solder side of the board. If it is ever necessary to move to 4 wait states, cut the small trace connecting J9 on the solder side of the board.

Jumper J10 and J11 control whether write precompensation is used when writing the floppy disks. Both jumpers must be set the same way. Most drives accept 250 ns of write precompensation, and thus J10 and J11 are connected on the component side of the board across B-C. If it ever necessary to eliminate write precompensation for all the drives, the traces across B-C on J10 and J11 should be cut, and jumpers should be installed across A-C of J10 and J11.

Jumper J12 is an eight position jumper that selects which S-100 vectored interrupt (VI) is asserted when the floppy disk controller asserts an interrupt. Any VI from VIO* (position 0) to VI7* (position 7) can be asserted by placing a jumper across the proper position. As CompuPro systems use VI4* for the DISK 1B, there is a small trace on the solder side of the board connecting position 4. If it is necessary to use another interrupt for the DISK 1B, cut the small trace and install a jumper in the proper position.

Jumper J13 is a six position jumper that selects what base I/O port the DISK 1B's 4 I/O ports are located at. The DISK 1B uses 8 bit address decoding. An installed jumper selects a 0 for the address bit, and a removed jumper selects a 1. The following table shows which position of J13 (A-F) stands for which bit of address.

Table 6 - Jumper J13 I/O Port Addressing

<u>J13</u>	Address Bit
A	I/O port address A2 (normally connected)
В	I/O port address A3 (normally connected)
C	I/O port address A4 (normally connected)
D	I/O port address A5 (normally connected)
E	I/O port address A6 (normally open)
F	I/O port address A7 (normally open)
	(default I/O ports are COh to C3h)

As the standard CompuPro address for the DISK IB is 0C0h-0C3h, traces on the component side of the board normally connect position A through D to select this address. If it is ever necessary to change this address, the small traces can be cut and jumpers installed.

This completes the section on jumpers.

Functional Description

Disk Interface Port Map

The DISK 1B interface uses a block of four port addresses for communication between it and the host processor. After boot, DISK 1B occupies no memory space of the host processor and performs all data transfers via DMA. The address of the first port is jumper settable to any I/O address which is a multiple of four. The ports will be referred to as relative ports 0 - 3. See the section on jumper settings for how to set the I/O port address.

Table 7 - I/O Port Overview

Relative	
Port	Function
0 Read	FDC Main Status Register
0 Write	Drive Select Register
1 Read	FDC Data Register
1 Write	FDC Data Register
2 Read	Drive Status Register
2 Write	DMA Address Register
3 Read	(not used)
3 Write	Motor Control Register

FDC Main Status Register (read only)

This is the main status register of the FDC chip. It may be read to obtain the status of the drives and the controller chip. Please refer to the 8272A/765A data sheet for a description of the bits in this register. See appendix 2 for information on obtaining the 8272A data sheet.

Drive Select Register (write only)

The Drive Select Register controls a number of different functions on the DISK 1B. Bit 7 allows the DISK 1B to force a hard reset to the FDC. Bits 6 and 5 allow the selection of four different floppy disk data rates. Bit 4 allows the DISK 1B to assert reduced write (RWRITE*, pin 2) to 5.25" drives. Bit 3 allows the assertion of TS (two-sided) to the FDC when using 5.25" drives. Finally, bit 2 allows the DISK 1B to assert head load (HDLD*, pin 4) to 5.25" drives. Bits 1 and 0 are not used and should be set 0. The bit positions and function are shown in the following table.

Table 8 - Drive Select Register Description (Port 0)

Function	
not used	
not used	
5.25" HDLD* (assert HDLD* - 0, dis-assert HDLD* - 1)	
Force Two Sided (Normal - 0, Force - 1)	
5.25" RWRITE* (assert RWRITE* -0, dis-assert RWRITE* -1)	
5.25"/8" Data Rate Select (8" - 0, 5.25" - 1)	v _o
HI/LO data rate select (normal - 0, special - 1)	•
Floppy Disk Controller Reset (run - 0, reset - 1)	- 1

FDC Data Register (read/write)

The FDC Main Data Register is the main communication path between the host system and the FDC chip. All command and result status pass through this register.

Drive Status Register (read only)

The Drive Status Register allows software to poll a drive's READY* status, view the drive's INDEX* pulse, check the FDC interrupt status, and read the readable switch. The bit positions are shown in the following table.

Table 9 - Drive Status Register Description (Port 2)

Bit	Function
0	Drive Ready Status (READY - 1)
1	Drive Index Pulse (PULSE - 1)
2	Readable Switch SW1-10 (ON - 0, OFF - 1)
3-6	(not used)
7	FDC Interrupt Status (INTERRUPT ACTIVE - 1)

DMA Address Register (write only)

The DMA address register is actually a push-down stack of three 1-byte registers. To use this register to load an address, load a 3-byte DMA address most significant byte first.

Motor Register (write only)

The Motor Register allows: 1)software setting of the motor control lines for drives that respond to these lines and, 2)disabling of the boot EPROM. A system reset (not a floppy disk controller reset) is required to re-enable the boot EPROM. The Control Bits are described in the following table.

Table 10 - Motor Control Register Description (Port 3)

<u>Bit</u>	Function				
0	Boot EPROM Disable (Disable - 0, System Reset to Re-enable)				
1-3	(not used)				
7	Floppy Motor Control (Motors ON - 1, Motors OFF - 0)				
NOTE:	Bit 7 controls both 8" floppy and				
	5" floppy motors.				

Data Rate Select

Two bits are provided in the drive select register to choose the data rate for the floppy disk controller (FDC). In addition, The FDC senses whether the floppy disk inserted in the drive is formatted as double density (MFM encoded), or single density (FM encoded). The single density (FM) data rate is half the double density (MFM) data rate.

Four different double density (MFM) data rates are selectable with the two bits in the data select register. They are: 500K bits/sec for 8" drives and 5.25" IBM® AT style high-capacity drives; 250K bits/sec for 5.25" drives such as the Mitsubishi M4853; 300K bits/sec for IBM AT style high-capacity drives reading IBM PC style disks; and 150K bits/sec. If the floppy disk in the drive is single density (FM), the FDC will sense it and automatically cut the data rate in half.

Choose the rate depending on the drive type and disk format being used. The following table gives the data rate as a function of the drive select register bits 5 and 6.

Table 11 - Data Rate Select

Drive Selec	ct Register	MFM Data	FM Data
Bit 6	Bit 5	Rate Chosen	Rate Chosen
0	0	500K bits/sec	250K bits/sec
0	1	250K bits/sec	125K bits/sec
1	0	300K bits/sec	150K bits/sec
1	1	150K bits/sec	75K bits/sec

Floppy Disk Controller Reset

In addition to being asserted when a system reset is driven (RESET, pin 75 on the S-100 bus), the floppy disk controller (FDC) reset pin is asserted when bit 7 in the drive select register is set high. The FDC can get into an illegal state that requires a hardware reset to the chip to clear. The DISK 1B provides such a reset under software control.

To assert reset to the FDC, set bit 7 of the drive select register high. To release reset, set this bit low. Make sure that an adequate width reset pulse (at least 7 microseconds) is given to the floppy disk controller. Also make sure to delay for about the same length of time after reset is released before sending new commands to the FDC.

Interrupts

The DISK 1B is capable of running in either a polled mode or an interrupt-driven mode that is particularly suited for multi-user environments. The DRIVE STATUS port (relative port 2) allows software to sample the interrupt output of the floppy disk controller on data bit 7. To run in an interrupt driven mode, the interrupt output of the floppy disk controller is driven onto one of the vectored interrupt lines (VIO* thru VI7*) of the S-100 bus. This is accomplished by installing a jumper shunt or #30 wrap wire across the posts (if installed) at jumper location J12, positions 0-7. Jumpers 0 thru 7 correspond directly to VIO* thru VI7*. All CompuPro software uses VI4* for the floppy disk interrupt.

Walt State Enable

The DISK 1B inserts wait states into the boot EPROM read as well as the I/O and DMA read and write cycles when fast processors are being used. In systems with system clock speeds up to 12.5 MHz, jumper J9 should be installed to select three wait states. J9 can be removed if four wait states are needed.

Arbiter and Priority Selection

The DISK 1B controller allows multiple DMA devices to be active on the S-100 bus at one time. As long as a DMA board (temporary bus master) conforms to the IEEE 696/S-100 specifications concerning DMA arbitration and prioritization, up to 16 different bus masters may gain use of the bus in order of their assigned priority. Remember, there should never be more than one temporary bus master at a given priority level.

The priority of the DISK 1B board is fixed at 0Fh, the highest possible value. Make sure that no other DMA device in the system is set to 0Fh.

Motor Control Enable

A bit is provided in the Motor Control Register to control the four designated motor control lines for the 8" floppy drives, and one motor control line for 5.25" minifloppies. Some drives may not respond to these lines. By controlling the contents of this bit, the drives may have their motors turned "ON" or "OFF". In addition, this register has an automatic timeout feature that turns all the motors "OFF" approximately 15 seconds after the last access to the controller. Any access of the board resets this timer and the 15 seconds starts again.

Boot EPROM

The boot EPROM contains the software routines required to load the initial sectors of the disk operating system into memory for system startup. A complete description of the functions and capabilities of the boot EPROM addressing as well as how to set SWI to use it is given in the Switch Settings section of this manual.

On power-up, when SWI position 9 is ON, the boot EPROM will appear as memory at the host CPU's reset address and, in fact, at all memory addresses. The DISK 1B will assert PHANTOM* and provide data to the host CPU on every memory read cycle. The DISK 1B will not assert PHANTOM* during memory write or I/O cycles from the host CPU. This is so the host CPU can write to system RAM and command the DISK 1B during boot up. The host CPU will continue to read from the boot EPROM until a "1" is written to the motor control register bit 7. This will turn the boot EPROM off until the system is reset, regardless of what is written to this bit after the "1" is.

DISK 1B Connector Pinouts

Table 12 - DISK 1B Connector Pinouts

DISK 1B CONN 2 Pin	8" Drive Signal	DISK 1B CONN 1 Pin	5.25" Drive Signal
2	Low Current		
4	Motor OFF 1		
6	Motor OFF 2		
8	Motor OFF 3		
10	Two Sided		
12	NC		
14	Side Select		
16	NC		
18	Head Load	2	Reduced Write
20	Index (8")	4	Head Load
22	READY	6	Drive Select 4
24	Motor OFF 4	8	Index (5")
26	Drive Select 1	10	Drive Select 1
28	Drive Select 2	12	Drive Select 2
30	Drive Select 3	14	Drive Select 3
32	Drive Select 4	16	Motor ON
34	Direction Select	18	Direction Select
36	Step	20	Step
38	Write Data	22	Write Data
40	Write Gate	24	Write Gate
42	Track 00	26	Track 00
44	Write Protect	28	Write Protect
46	Read Data	30	Read Data
48	NC	32	Side Select
50	NC	34	READY

All odd pins ground on both cables.

Programming Considerations

Minifloppy Drives

Several things must be considered when using minifloppy drives with the DISK 1B, and these are listed below.

- Most minifloppy drives use data rates that are different from that of 8" drives, therefore, the clock frequency of the FDC and other circuitry must be changed. This is accomplished by setting bits 5 and 6 in the Drive Select Register. After this is done, at least 5 microseconds must elapse before sending anything to the FDC to let it settle down, and then new specify instructions must be sent to the FDC. Since the clock to the FDC is now different, the specify values must be modified accordingly (refer to the FDC data sheet).
- Since almost all minifloppy drives have a Motor Control Line, there is a time lapse of about 0.5 second between turning the drive motor ON and when it comes up to speed. The motor must be up to speed before attempting to read or write to the drive. The MOTOR REGISTER will automatically time out and shut off the drives after approximately 15 seconds when there is no activity on the drive.
- Some minifloppies have a READY line and some do not. If the drive does, leave the corresponding jumper on J8 disconnected. If the drive does not generate READY, the corresponding position on J8 will need to be jumpered so that the READY line of the FDC is driven when the drive is selected. This will make the FDC think that the drive is ready whenever the drive is selected. Other means (such as polling) must be employed to see when the drive is really ready.
- Since minifloppy drives do not have a signal that tells the FDC that a floppy is single or double sided, this must be handled with external logic. This is accomplished by setting the Force Two Sided line (F2S) when a double sided floppy is used. The reason for this is that the FDC will not access the second side of a diskette when it thinks the diskette is single sided.

WARNING!

Not all floppy disk controllers generate true IBM compatible 3740 and System 34 formats even though they claim to. Therefore, it is strongly recommended that the DISK 1B not be used to copy data onto a diskette that has been formatted by another controller! The proper procedure is to format diskettes using the DISK 1B, and copy the contents of other diskettes onto the newly formatted diskettes.

If the other controller generates a true IBM type format, or the diskettes were formatted by IBM, they will not have to be formatted before using them with the DISK 1B.

Specifications for 8" Floppy Disk Drives

For the disk drives, the 50-pin cable connecting CONN 2 of the DISK 1B to 8" floppy drives is standard except that the stepper motors must be enabled at all times (not tied to drive select or head load). This causes the steppers to be powered at all times (they will get warm), and allows stepping without the lamp on the front of the drive being "ON" (so be careful). In addition, do not tie the head load signal to drive select since the 765A/8272A is always scanning the drives (this would result in a buzz). Use standard 50-pin ribbon cable to connect the drives to the controller, and terminate the last drive in the line as specified in the drive manual.

NOTE: Due to the steppers being enabled at all times, the disk power supply must be able to handle full load on the +24V line all the times and the drive enclosure must have adequate cooling.

Specifications for 5.25" Minifloppy Disk Drives

If the minifloppy drive has a head load line, install the appropriate jumper to bring the head load out to pin 4. Otherwise, jumper the minifloppy so the heads load on drive select. Set the drive select so READY is generated only when the drive is selected and a diskette is spinning in the drive. If possible, READY should go false when the drive door is opened.

Programming Example

Below is an example of code that might appear in the boot EPROM for the 8" and 5.25" floppy drives using an 8086 type processor. It is intended solely as an example and does not necessarily represent the best way to program the DISK 1B.

```
; PURPOSE: Simple test program for the DISKIB. This program will read
                              in the entire track 0 off of a 5 1/4" diskette.
                                          |Set to CPU speed
                   CPUSPD BOU
000A
                                          ;20 for 80286, 37 for 8086, 45 for 8088
                   CPUFACTOR EQU 20
0014
                                                  i physical drive number to test
                   FIDRIVE EQU
 0002
                                                  : controller port for DISK 1A
                                  0COh
                   FOPORT BOU
 0000
                                                  : disk motors and PRCM on/off offset
                   FDON
                          EQU
 0003
                                  FOPORT + FOON
                   PHANCEY EQU
 00C3
                                                  ; set floppy disk clock rate offset
                          BOU
 0000
                   FDORS
                                                  ; select 5-1/4 inch data rate (4 Mis)
                   FD5SL
                                  20h
 0020
                                                  ; force 2-sidedness for 5" floppies
                           EQU
                   FUF2S
 8000
                                                  1 floppy disk status register offset
                   FDCS
 0000
                                                  ; data register offset
                   FDCD
                           EQU
 0001
                                                  s reed status commend
                   FIRSTS
 8000
                                                  ; end of cylinder error
                   FDC_BOC BOU
 0080
                                                  , seek and
                   FOC SICE BOU
 0020
                                                  | command status register offset (when read)
 0002
                           BQU
                                                  : DMA address offset (when write)
                                  DITS
 0002
                   PDHA
                           BOU
                   : Some general useful equates
                                   CAE
 ADOO
                                   ODE
                   LF
                           EQU
 0000
                   EOS
                           BQU
                                   '5'
 0024
                           CSEG
                    : External OS dependent routines
                                                   : Print message pointed to by "TK"
                    extm PRINT:near
                                                   : Exit OS gracefully, no parameters
                           EXIT:near
                           ORG
                    ENTER:
                           MOV DK, offset TROMES ; show trying to read message
0000 BA2801 R
                                   PRINT
                            CALL
0003 E80000 E
                                                   I turn on disk motors and turn off PROM
                                    AL, OFEh
                    ENTPT: HOW
0006 BOFE
                                                   ; send commend
                                   PHANOFF, AL
                            OUT
0008 E6C3
                                                   ; set no TS, use 8" data rate for all seeks
                            MON
                                    AL,0
000A B000
                                   FOPORT+FOURS,AL ; set it
                            OUT
DOOC 2600
                                    CX,5
                            MOV
000E B90500
                                                   I delay for motors to come up to speed
                                    PIXMAIT
                            CALL
0011 E8C500
               0009
```

		4			
		•	first, load a	pectfy comend	
	0014 R503		MOV	CE, length SPEC	I length of specify commend into counter
	0016 2100		HOV	a.,0	; no status bytes returned
	0018 BE500	1 R	MOV.	SI, offset SPEC	I source index points to specify command
	0013 28700	3800 0	CALL	ECC	send comend
	001E B9P00	0	HOW	CX,240	s must delay for 240 MS after specify command
٦.					
J	0021 E8850	0 0009	CALL	FIDOMIT	for \$272a to stabline
e0		i	then recalibr	ate drive	
	0024 B502		HOV	CE, length RECAL	; length of recalibrate drive head command
	0026 B100		HOV	a	no status bytes for this command
	0028 32530	1 R	NOV	875-30 3 6-76	: SI now points to recalibrate command
	0028 E8600	3800 O	CALL	EXEC	send commend
	002E E8920	0 00C3 RE	CLUT: CALL	WAITINT	wait for interrupt complete bit
			wrify moon	sful completion	of recalibrate command
		i	,,		
	0031 3008		HOV	AL PURSTS	; read status command
	0033 E6CL		OUT	POPORT+POCD, AL	TOTAL AND AND
	DAMES ROWS	1	03987		
	0035 B9020		HOV	CX,2	; get two status bytes
	0038 E8660	1073 1001 J. Harriston	CALL	COPS	
	0038 2020		SUB	AL, FOC SEE	; remove seek and bit
	003D 740C	004B	JZ	ACCIR	; if seek and, no other errors done
	003F A05E0	. 9797977	HOV	AL, TEPPEUP	s get first status byte again
	0042 2403		AND	AL,00000011b	: mask to drive select bits only
•	0044 3002		OIP	AL FERRIVE	see if this was desired drive
	0046 75E6	002E	36	RECLUT	s must have been ready line change for some
					t other drive, wait for something else to happen
	0048 E985E	7 0000	36	BOB.	s else some real error, so start again
		1		80842299	
			emoute read	operation sequen	
		177		ing DWA address	
	004B 8CD8	17.	DR: HOV	AX,DS	I get current data segment
	004D B104	i (*)	MOV	a.,4	set up for 4 bit shift (*16)
	00AF D3C0		RCL.	AX,CL	•
	0051 8808		HOV	EX,AX	; save copy in EX for lower addres calculation
	0053 240F		AND	AL, OFE	; mask off to high nybble only
	0055 81830	POPP	AND	EK, OFFFOR	I musk off high mybble from rest of address
	0059 81036	6401 R	ADD E	K, offset BUFFER	add in local buffer offset
	0050 1400		ADC	AL,O	add any carry to high mybble
	DOSF BACZO	00	HOV	DK, PDPCRT+FTINA	point to des address port
	0062 EE		OUT	DK, AL	send high mybble
	0063 BAC7		HOV	AL, BH	
	0065 EX		OUT	DK, AL	; send middle byte
	0066 BAC3		HOV	AL, M.	
	0068 EE		CUT	DK, AL	s send low byte

```
; read all data on track 0 to get the cold boot secondary loader
                            CALL
                                                    ; set up the 5 1/4" data rate
                                    PDS
0069 E85E00
                DOCA
006C B509
                                    CH, length READ ; Length of reed track command
                                    CL,7
006E B107
                            MOV
                                                    I get max status bytes back
                                                   ; point to reed command
                                    SI, offset READ
0070 BE5501 R
                            CALL
                                    EXEC
                                                    send commend
0073 EB1800
               008E
                                                    ; pick up first two status bytes
                                    AX, [EX]
0076 8807
                                                    ; strip the head and drive select bits
0078 25F8FF
                                    AX, OFFFEh.
                            SUB AX, (FDC BOC*256)+40H ; remove End of Cylinder error and abnormal
0078 204080
                                                    ; completion status
                     ; if "abnormal ending" caused by "end of cylinder" error, then read is walid
007E 7405
               0085
                                    READOK
                                DX, offset EXMSG
0080 BA1101
0083 EB03
               0088
                            JMPS
                                    PERKR
                                                    ; print error message and exit
0085 BA0001
                    READOK: MOV DK, offset OKHSG
                                                    ; show read ok massage
00088 E80000 E
                    PERROR: CALL
                                    PRINT
                                                    st console
008B E90000 E
                            MP
                                    EXIT
                                                    ; and exit to OS
                            should never return
                     ; send a command to the 8272a floppy disk controller
                        SI - command block
                        CH - number of bytes to output to controller
                        CL - ramber of bytes to input to status buffer
OOSE PC
                            CD
                     EXEC:
                                                    clear direction for subsequent command load
ACEN PRODU
                            PUSHF ! CLI
                                                    s disable into during command send
0091 E82800
                OUBC EXECUP: CALL
                                    CETROM
                                                    ; wait for request to service master
0094 AC
                                     LODSB
                                                    ; otherwise, load command byte
0095 E6C1
                                    FOPORT+FDCD, AL
                                                    ; and send it
                            CUT
0097 FECD
                            DEC
                                     ED
                                                    ; count this byte as sent
0099 75P6
               0091
                            JNZ
                                     EXECUP
                                                    ; loop until all bytes sent
009B 9D
                            POPF
009C E317
                00B5
                                                    s exit now if no status bytes
                             JOZ
                                     EXECO)
009E E82200
                00C3
                            CALL
                                    HAITINT
                                                    ; wait for command to complete
                     ; Get completion status byte(s) into TEMBUF buffer.
                     : Entry CX = Number of status byte to read in
                     : Exit AL - first status byte with drive select removed
                            EX = pointer to status byte buffer
00A1 885E01 R
                    COPS: MOV EX, offset TEPBUF ; point to status buffer address
                                                    ; wait for request to service master
                OOBC GOMPS2: CALL
00A4 E81500
                                    CETROM
OGAT EAC1
                                    AL, FOPORT+FDCD
                                                   ; get a status byte
                            IN
00A9 8807
                            MOV
                                    (BX),AL
```

N N

```
00AB 43
                             IIIC
                                     K
                                                     s bump status buffer pointer
DOAC E2F6
                DOM
                             LOOP
                                     004PS2
                                                     ; decrement status byte counter, loop until 0
COAE ERSEUL
                                 EX, offset TEPEU
00B1 8A07
                                     AL, [EX]
                                                     ; get first returned status byte
00B3 24F8
                                     AL, OPER
                                                     | remove drive/head select
00B5 50
                    EXECU: PUSE
                                                     ; aswe possible return status
0086 B000
                             MOV
                                    AL,O
                                                     ; set data rate back maximum, no TS
00B8 E6C0
                                     FIFCET+FDORS, AL ; (rate is always reset back to 8" value)
                             OUT
DOBA 58
                             POP
                                     AX
0088 C3
                             IDE
                     ; Wait for "Request to Service Master" bit to indicate FDC is ready
DOBC EACO
                    GETROM: IN
                                    AL, FOFORT+FDCS | get status of drive
DOBE ABOU
                                    AL, BOB
                                                     s check if ready
                             TEST
0000 74FA
                COBC
                                                     , loop if not
                                    CETTROM
00CZ C3
                            REI
                    | Wait for 8272s command to complete, in a multi-tasking environment
                    I this is where you would wait for an interrupt
DOCS EAC2
                    WAITINT: IN
                                    AL, FDPCRT+DVTS ; see if command execution completed
00C5 AB80
                                    AL, SOE
                                                     , see if int bit set
                             IEST
00C7 74FA
                                    WAITINT
                0003
                                                     1 Loop if not
00C9 C3
                                                     ; rwturn when commend is completed
                             KEI
                    ; Set up the 5 1/4" data rate
00CA 5051
                            PUSE AX I PUSE CX
                     FDG:
000C B028
                                    AL, FD56L4FDF2S | set the 5 1/4" data rate (4 mhz) and
                                                     ; force "two sided"
OOCE E6CO
                                    FOFORT+FOORS,AL ; send to special select register
00D0 B90300
                            MOV
                                    CX,3
                                                     ; allow the PLL to stabilize at the lower freq
00D3 E80300
               0009
                            CALL
                                    FINALT
                                                     ; byte waiting 3 milliseconds
00D6 5958
                             POP CK I POP AX
                                                     ; recover incoming registers
00D8 C3
                            KET
                    PINAIT: NOV
                                    AX, (CPUSPD*1000)/CPUPACTOR :1 millisecond delay factor
0009 B8F401
00DC 5058
                    FIXILY: PUSH AX 1 POP AX
                                                     ı stop prefetcher in cpu
DODE 48
                                                     ; bump internal loop counter
                            DEC
                                    AX
OODF 75FB
                                    FDULY
                                                     ; loop for 1 millisecond
                OCC
                             JRZ
COEL EZF6
                            LOOP
                                    FIXMAIT
                                                     ; loop until all specified milliseconds complete
               0009
00E3 C3
                            RET
                             DSEC
                                    100H
                            CRG
```

	* FIXED STURAGE FOR DISK PARAMETERS *				
	ti inter	*****			
0100 0A0D44697368		CR,LF, Disk r	ead ok',CR,LF,EOS		
207265616420					
GF6B0A0D2A					
0111 QAOD4572726F	ERRMSG DB	CR,LF, 'Error	on disk read', CR, LF, EOS		
72206F6E2064					
69736B207265				~	
61640A0D24		100000			
0128 0ADD41747465	TRYMSC DB	CR, LF, 'Attemp	ting read on floppy drive ',FDURIVE+'0',''		
6D7074696E67					
207265616420					
6F6E20666C6F					
707079206472					
69766520322E					
25					
014D QAOD24	DB	CR,117,806			
0150 03DF1E 0153 0702	: 5 1/4" flop; : floppy disk SPEC DB : home to tra RECAL DB : read sector : head select : cylinder 0 : head 0	specification of 3,00Ph,1Eh ck 0, drive 0 7,FDERIVE command for 827 t, drive select	and	Q	
	; starting s	ector			
	22-	ter (1024 byte s			
		sectors (NS\$102A) = 5K bytes		
	gap length (GPL)				
	ı data lengt				
0155 460200000103 0535FF	READ DB	46h, FDDRIVE, 0	,0,1,3,5,35h,0F7h		
	•				
015E 000000000000	TEMPBUF DB	0,0,0,0,0	•		
NEW CONTRACT C	•				
0164	BUFFER RB	1024 * 5	Enough room for 1 5 1/4" track		
1564 00	DB	0	:Force complete hex generation	O	

Appendix A

Specifications

Timing Meets all IEEE 696/S-100 specifications. Runs in systems exceeding 10 MHz.
Floppy Disk Controller . Third generation NEC 765A or INTEL 8272A. Innovative clock design allows four popular floppy disk data rates.
Data Separator Digital Data Separator 9216B or 9232.
DMA Type Cycle stealing (releases CPU after transfer), 24-bit address, crosses 64K boundaries.
DMA Arbitration Meets all IEEE 696/S-100 specifications.
Arbitration Priority Highest priority (OFh).
Port Addressing Four port locations required, jumper-selectable to any four port boundary in the lower 256 port (8 bit) space.
Boot EPROM Asserts PHANTOM* line for operation, may contain 64 boot routines of 512 bytes each, 32 routines of 1K each, or 16 routines of 2K each.
Interrupt Drives any one of eight vectored interrupt lines (VIO-VI7).
Wait States Automatically inserted.
Current Consumption Typical 1500 mA at +8V (+5V in regulated systems). Maximum 2100 mA. No +16V (+12V in regulated systems) current.

SPECIFICATIONS (Continued)

Disk	Format	and	Interface

	Direct connection to Qume Trak 842, Mitsubishi M2896 8° drives and M4853 5.25° drives.
	Supports up to four drives, single-sided, single-density or double-density or double-density, 8" or 5.25".
	Supports IBM 3740/System 34 soft sectored formats, along with many other popular formats when using Concurrent DOS 8-16.
Encoding	FM or MFM-precompensated.
	Single-density: 128 byte. Double-density: 256, 512 and 1024 byte.
	Supports drives with up to 256 tracks.
	500K, 300K, 250K, 150K, 125K, 75K bits/second, software

selectable.

Appendix B

Manufacturers Reference

Detailed information about the 8272A FDC can be found in the 1986 Microsystems Components Handbook (order no. 230843) from Intel. The data sheet can be found in Volume 2 of that two volume set. It can be obtained from Intel by contacting:

INTEL Literature Sales P.O. Box 58130 Santa Clara, CA. 95052-8130

or call: (800)548-4725 for Intel Literature Sales, or, (800)538-1876 for other inquiries.

Appendix C Disk Drive Jumper Settings

Mitsubishi M4853 5.25" Half-height Drive

INSTALL HS, MM (DS 0, 1, 2 or 3 as appropriate)

Leave terminator resistor pack installed on the last drive of the cable.

Qume Trak 842 8" Full-height Drive

INSTALL C, 2S, DL, (DSO, 1, 2, or 3 as appropriate)

REMOVE T40, GND, DS, D, DC, Y, HA

Cut HL and X, all others intact. Leave terminator resistor pack installed on the last drive of the cable.


Mitshubishi M2896 8" Half-height Drive


INSTALL JFG, SI, PS, 2S, M2, S2, C, I, R, IR, RFa, A, B, RS, HY, HUD, WP, Z, (DS0, I, 2, or 3 as appropriate)


REMOVE All OTHERS

Leave terminator resistor pack installed on the last drive of the cable.

Appendix D Schematic Diagram








DISK 1B 236A Viasyn Corporation • 1986

2 of 6

DISK 1B 236A Viasyn Corporation • 1986

3 of 6



'F158/258 CLK4/4.8"> LS393 CLR ACTIVITY > WD 92C32 SMC 9236, 9216 CLK8/4.8/4 > CLK16/9.6/8 >---- WINDOW U38 CLK2/1.2* > DSREG* > 5 of 6 Viasyn Corporation • 1986 DISK 1B 236A


DISK 1B 236A Viasyn Corporation c 1986

4 of 6

PIN # NAME → 10 2-SIDED* 44 WR PROT* F08 5 C TRKO* FLT/ 33 16 SR2 STEP* 3 U12 -> 36 STEP. > 5 FOM COM. 8272RST > LAO> LCT WR.> XFER > WRGATE. >-₩ SIDE* <MIDX. MAD.>-₩ DATA 20 INDEX* PS1 RDY 46 RD DATA MTRO OFF* MTRI OFF" LDSO* > 8 MTR2 OFF > 24 MTR3 OFF* → 24 WRGATE* TOP-431 R (C) C DISK 1B 236A 6 of 6 Viasyn Corporation • 1986

Appendix E

Component Layout



LIMITED WARRANTY

Viasyn Corporation warrants this computer product to be in good working order for a period of 180 days from the date of shipment from the factory, or 90 days from the date of retail sale of the product to the original end user, whichever comes first. Should this product fail to be in good working order at any time during this warranty period, VIASYN will, at its option, repair or replace the item at no additional charge except as set forth below Repair parts and replacement products will be furnished on an exchange basis and will be either reconditioned or new. All replaced parts and products become the property of VIASYN. This limited warranty does not include service to repair damage to the product resulting from accident, disaster, misuse, abuse or unauthorized modification of the product. To obtain service under this warranty the item must be returned to VIASYN as described below.

If you need assistance, or suspect an equipment failure, always conract your Viasyn Reseller first. If you are not satisfied by the actions taken by your Viasyn Reseller, please call VIASYN at (415) 786-0909 to obtain a Return Material Authorization (RMA) number, or write to VIASYN at 26538 Danti Court, Hayward, CA, 94545-3999, Att: RMA. Be sure to include a copy of the original bill of sale to establish a purchase date. If the product is delivered by mail or common carrier, you agree to insure the product or assume the risk of loss or damage in transit, to prepay shipping charges to VIASYN and to use the original shipping container or equivalent. Be sure to mark the RMA number on the outside of the shipping container or delivery may be refused. Contact your Viasyn Reselver or write to VIASYN at the above address for further information.

All expressed and implied warranties for this product, including the warranties of merchantability and fitness for a particular purpose, are limited in duration to the above listed periods from the date of purchase and no warranties, either expressed or implied will apply after this period.

If this product is not in good working order as warranted above, your sole remedy shall be repair or replacement as provided above. In no event shall VIASYN be liable to you for any damages, including any lost profits, lost savings or other incidental or consequential damages ansing out of the use of or inability to use such product, even if VIASYN or a Viasyn Reselier has been advised of the possibility of such damages, or for any claim by any other party.

If this product is out of warranty, please call or write the VIASYN RMA department to obtain a quotation for factory service. If this product was sold as a system by VIASYN, it may eligible and you may elect to purchase on site/depot maintenance from UNISYS. Contact your Viasyn Reseller, or VIASYN for details.

If you have purchased a UNISYS service and maintenance agreement, the following two paragraphs also apply:


If VIASYN or its service contractor fails after repeated attempts to perform any of its obligations set forth in this agreement. VIASYN's or its service contractor's entire liability and VIASYN's customer's sole and exclusive remedy for claims related to or arising out of this agreement for any cause and regardless of the form of action, whether in contract or tort, including negligence and strict liability, shall be Viasyn's customer's actual, direct damages such as would be provable in a court of law, but not to exceed the cost of the item of equipment involved.

In no event shall VIASYN or its service contractor be liable for any incidental, indirect, special or consequential damages, including but not limited to loss of use, revenue or profit, even if VIASYN or its service contractor has been advised, knew or should have known of the possibility of such damages, or damages caused by VIASYN's customer's failure to perform its obligations under this agreement; or claims, demands or actions against VIASYN's customer by any other party.

Viasyn Corporation 26538 Danti Court Hayward, CA 94545-3999 (415) 786-0909 TWX 510-100-3288

EFFECTIVE 10/1/87. This warranty supersedes all previous warranties. All previous editions are obsolete.

9920-0048B









Viasyn Corporation 26538 Danti Court, Hayward, CA 94545-3999 (415) 786-0909

\$20.00 8261-0101A

86150/1