

---

CP30064/  
CP30084/  
CP30104  
**Product Manual**

Conner Peripherals, Inc.

CP30064/CP30084/CP30104  
Intelligent Disk Drive

Product Manual

Revision I.2

July, 1991

3081 Zanker Road  
San Jose, CA 95134-2128  
(408) 456-4500

## **Notice**

---

---

Conner Peripherals makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Conner Peripherals shall not be liable for errors contained herein or for incidental consequential damages in connection with the furnishing, performance, or use of this material.

Conner Peripherals, Inc. reserves the right to change, without notification, the specifications contained in this manual.

© Copyright Conner Peripherals, Inc. No part of this publication may be reproduced or translated into any language in any form without the written permission of Conner Peripherals, Inc.

IBM, PC/AT and PC/XT are registered trademarks of International Business Machines Corporation.



# Table of Contents

1.0	Scope of Manual .....	1
2.0	Key Features .....	2
3.0	Specification Summary	
	3.1 Capacity .....	4
	3.2 Physical Configuration.....	4
	3.3 Performance.....	5
	3.4 Read/Write .....	6
	3.5 Power Requirements (Typical) .....	6
	3.6 Physical Characteristics.....	7
4.0	Environmental Characteristics	
	4.1 Temperature .....	8
	4.2 Humidity.....	8
	4.3 Altitude (relative to sea level).....	8
	4.4 Reliability and Maintenance.....	8
	4.5 Shock and Vibration.....	9
	4.6 Magnetic Field.....	9
	4.7 Acoustic Noise .....	9
	4.8 Safety Standards.....	10
5.0	Functional Description	
	5.1 Read/Write and Control Electronics.....	11
	5.2 Drive Mechanism .....	11
	5.3 Air Filtration System .....	12
	5.4 Head Positioning Mechanism .....	12
	5.5 Reas/Write Heads and Disks .....	12
	5.6 Error Correction .....	12
	5.7 Customer Options .....	12

6.0	Power Connectors	
6.1	Task File Interface Connector .....	14
6.2	Signal Levels.....	14
6.3	Signal Conventions.....	14
6.4	Pin Descriptions .....	15
7.0	Recommended Mounting Configuration.....	19
8.0	Timing Requirements .....	21
9.0	Host Address Decoding	
9.1	Register Description.....	24
9.2	Data Register.....	24
9.3	Error Register .....	24
9.4	Write Precomp Register .....	25
9.5	Sector Count .....	26
9.6	Sector Number.....	26
9.7	Cylinder Low.....	26
9.8	Cylinder High .....	27
9.9	SDH Register.....	27
9.10	Status Register .....	28
9.11	Alternate Status Register .....	30
9.12	Digital Output Register.....	30
9.13	Drive Address Register .....	31
10.0	Command Register	
10.1	Command Description.....	36
10.2	Recalibrate - 10.....	37
10.3	Read Sector(s) - 2X.....	38
10.4	Write Sector(s) - 3X .....	39
10.5	Format Track - 5X .....	40
10.6	Seek - 7X .....	43
10.7	Execute Drive Diagnostic - 90.....	43
10.8	Initialize Drive Parameters - 91.....	44

10.9	Read Multiple Command - C4 .....	45
10.10	Write Multiple Command - C5 .....	46
10.11	Set Multiple Mode - C6 .....	47
10.12	Power Commands - E0-E3, E5, E6 .....	48
10.13	Read Buffer - E4 .....	50
10.14	Write Buffer - E8 .....	50
10.15	Identify Drive - EC .....	50
10.16	Cache On/Off - EF.....	52
11.0	Miscellaneous Topics	
11.1	Operation in Low Battery Conditions .....	53
11.2	AT Operations Descriptions.....	53
11.3	RESET.....	54
11.4	RESET Timing.....	55
11.5	Busy Operation.....	56
11.6	Read Operations – (Retries).....	57
11.7	Header Retry Algorithm .....	57
11.8	Split ECC .....	58
	Appendix A: AT Evaluation Adapter Board .....	59



## **1.0 Scope of Manual**

This manual describes the key features, specification summary, physical characteristics, environmental characteristics, functional description, electrical interface, recommended mounting configuration, timing requirements, host address decoding, command description, operations description, and error reporting for Conner Peripherals CP30064, CP30084, and CP30104 drives.

## 2.0 Key Features

The CP30104 is a high performance 3.5 inch low-profile (1") 121 megabyte (formatted) disk drive with 19 ms average seek time that is designed to operate on an IBM PC/AT<sup>®</sup> or equivalent in translate mode. The CP30064 and the CP30084 are 60 and 80 megabytes (formatted) versions of the drive. The drives feature low power requirements and high shock resistance, enabling battery operation in portable environments.

Because the drive contains the Task File within its control logic, it requires a simplified adapter board to operate. Conner Peripherals has developed an adapter board to be used in conjunction with the drive on an AT or equivalent system, the logic and a description of this adapter board can be found in Appendix A of this document.

- Low power requirements enabling battery operation in portable environments.
- High performance rotary voice coil actuator with embedded servo system.
- One of seven run length limited code.
- High shock resistance
- Sealed HDA
- Automatic actuator latch against inner stop upon power down.
- Microprocessor-controlled diagnostic routines that are automatically executed at start-up.
- Automatic error correction and retries.

- 512 byte block size .
- Emulates Task File with support additional commands.
- Up to two drives may be daisy-chained on the AT interface.

## 3.0 Specification Summary

### 3.1 Capacity

	CP30064	CP30084	CP30104
Formatted Mbytes	60.8	84.1	121.7

### 3.2 Physical Configuration

	CP30064	CP30084	CP30104
Head Type	MIG	MIG	MIG
Disk Type	Thin film	Thin film	Thin film
Actuator Type	Rotary Voice-coil	Rotary Voice-coil	Rotary Voice-coil
Number of Disks	1	2	2
Data Surfaces	2	4	4
Data Heads	2	4	4
Servo	Embedded	Embedded	Embedded
Tracks per Surface	1524	1053	1524
Track Density (TPI)	1850 TPI	1400 TPI	1850 TPI
Formatted Track	19,968	19,968	19,968
Capacity (bytes)			
Bytes per Block	512	512	512
Blocks per Drive	118,872	164,268	237,744
Sectors per Track:			
physical	40	40	40
user	39	39	39

*<sup>1</sup>The physical parameters of the drive are 1524 cylinders, 4 heads, and 39 sectors. At power up, the CP30104 will default to its native mode which is 762 cylinders, 8 heads and 39 sectors. At power up, the CP30064 will default to its native mode which is 762 cylinders, 4 heads and 39 sectors. At power up, the CP30084 will default to 526 cylinders, 8 heads, and 39 sectors. These drives also support universal translate.*

### 3.3 Performance

Seek <sup>1</sup>	Track to Track: 8ms Average: <19.0ms <sup>2</sup> Maximum: 35.0ms
Average Latency	8.8 ms
Rotation Speed (+0.1%)	3400 RPM
Controller Overhead	1.0 ms
Data Transfer Rate (to/from Media)	1.5 Mbyte/second
Data Transfer Rate (to/from Buffer)	4.5 Mbyte/second
Start Time(Power Up) <sup>3</sup> (0 RPM - Ready)	typical: 15 seconds maximum: 20 seconds
Stop Time (Power Down)	typical: 15 seconds maximum: 20 seconds
Start/Stop cycles	40,000 minimum
Interleave	1:1
Buffer Size	64K

<sup>1</sup> *The timing is measured through the interface with the drive operating at nominal DC input voltages. The timing also assumes that:*

- *BIOS and PC system hardware dependency have been subtracted from timing measurements.*
- *The drive is operated using its native drive parameters.*

<sup>2</sup> *The average seek time is determined by averaging the seek time for a minimum of 1000 seeks of random length over the surface of the disk.*

<sup>3</sup> *These numbers assume spin recovery is not invoked. If spin recovery is invoked, the maximum time could be up to 40 seconds. Briefly removing power can lead to spin recovery being invoked.*

### 3.4 Read/Write

Interface	Task File (AT)
Recording Method	1 of 7 RLL code
Recording Density (ID)	33,184 bits per inch
Flux Density (ID)	24,888 flux reversals per inch

### 3.5 Power Requirements (Typical)

	+12V DC $\pm$ 5%	+5V DC $\pm$ 5%	Power
Read/Write Mode	200 ma	280 ma	3.8 W
Seek Mode	260 ma	150 ma	3.9 W
Idle Mode	175 ma	75 ma	2.8 W
Standby Mode	10 ma	75 ma	0.5 W
Sleep Mode	10 ma	380 ma	0.5 W
Spin-up Mode	1100 ma (7 sec)	380 ma (3 sec)	n/a

**Read/Write** mode occurs when data is being read from or written to the disk.

**Seek Mode** occurs while the actuator is in motion.

**Idle Mode** occurs when the drive is not reading, writing, or seeking. The motor is up to speed and DRIVE READY condition exists. Actuator is residing on last accessed track.

**Standby Mode** occurs when the motor is stopped, actuator parked and all electronics except interface control is in sleep state. STANDBY MODE will occur after a programmable time-out after the last host access occurs. Drive ready and seek complete status exist. The drive will leave STANDBY MODE upon receipt of a command which requires disk access or upon receipt of a spin up command.

**Sleep Mode** occurs when the host issues the SLEEP command to the drive. SLEEP MODE is the same as STANDBY MODE except that interface control is also powered down. To exit the SLEEP MODE, the Host Reset line on the interface must be asserted. The SRST bit in the Digital Output Register is useful for this purpose (see section 9.11).

Maximum noise allowed (DC to 1 MHZ, with equivalent resistive load):

Source	+12V DC	+5V DC
Noise	1%	2%

**Spin up Mode** current draw is for 7 seconds maximum.

### 3.6 Physical Characteristics

Outline Dimensions $\pm .010''$	1.00" max. x 4.00" x 5.75"
Weight	1.3 pounds

## 4.0 Environmental Characteristics

### 4.1 Temperature

Operating	5°C to 55°C
Non-operating	-40°C to 60°C
Thermal Gradient	20°C per hour maximum

### 4.2 Humidity

Operating	8% to 80% non-condensing
Non-operating	8% to 80% non-condensing
Maximum Wet Bulb	26°C per hour

### 4.3 Altitude (relative to sea level)

Operating	-200 to 10,000 feet
Non-operating (maximum)	40,000 feet

### 4.4 Reliability and Maintenance

MTBF	150,000 hours (POH) <sup>1</sup>
MTTR	10 minutes typical
Preventive Maintenance	None
Component Design Life	5 years
Data Reliability	<1 non-recoverable error in 10 <sup>12</sup> bits read

<sup>1</sup> base on field return data from this and prior generations of products utilizing similar technology.

## 4.5 Shock and Vibration

Shock	1/2 sine pulse, 11 msecond duration
Vibration	Swept sine, 1 octave per minute
Non-operating shock	75G's
Non-operating vibration	
5-62 Hz (1.2 oct/min)	0.020" double amplitude
63-500 Hz (1/2 oct/min)	4 G's peak
Operating Shock	5 G's (without non-recoverable errors)
Operating Vibration	
5-22 Hz	.025 inch displacement (double amplitude)
23-500 Hz	.5 G's (without non-recoverable error)

## 4.6 Magnetic Field

The disk drive will meet its specified performance while operating in the presence of an externally produced magnetic field under the following conditions:

Frequency	Field Intensity
0 to 700Khz	6 gauss maximum
700Khz to 1.5Mhz	1 gauss maximum

## 4.7 Acoustic Noise

The sound pressure level will not exceed 40 dBA at a distance of 1 meter from the drive.

## 4.8 Safety Standards

Conner Peripherals disk drives are designed to comply with relevant product safety standards such as:

- UL 478, 5<sup>th</sup> edition, Standard for Safety of Information Processing and Business Equipment, and  
UL 1950, Standard for Safety of Information Technology Equipment
- CSA 22.2 #154, Data Processing Equipment and  
CSA 22.2 #220, Information Processing and Business Equipment and  
CSA 22.2 #950, Safety of Information Technology Equipment
- IEC 435 Safety Requirements for Data Processing Equipment,  
IEC 380, Safety of Electrically Energized Office Machines, and  
IEC 950, Safety of Information Technology Equipment Including Electrical Business Equipment
- VDE 0805 Equivalent to IEC 435,  
VDE 0805 TIEL 100, Equivalent to IEC 950, and  
VDE 0806, Equivalent to IEC 380
- TUV Essen and  
TUV Rheinland.

## **5.0 Functional Characteristics**

The drives contain all necessary mechanical and electronic parts to interpret control signals, position the recording heads over the desired track, read and write data, and provide a contaminant free environment for the heads and disks.

### **5.1 Read/Write and Control Electronics**

One integrated circuit is mounted within the sealed enclosure in close proximity to the read/write heads. Its function is to provide read pre-amplification and write data circuitry. The read/write heads are supported by a mechanism coupled to the voice coil actuator.

The single circuit card provides the remaining microprocessor-controlled electronic functions, which include:

- Read/Write Circuitry
- Rotary Actuator Control
- Interface Control
- Spin Speed Control
- Dynamic Braking
- Power Management

At power down or the start of STANDBY MODE the heads are automatically retracted to the inner diameter of the disk and are latched and parked on a landing zone that is off the data tracks.

### **5.2 Drive Mechanism**

A brushless DC direct drive motor rotates the spindle. The motor/spindle assembly is balanced to provide minimal mechanical runout to the disks and to reduce vibration of the HDA. A dynamic brake is used to provide a fast stop to the spindle motor when power is removed, or upon initiation of STANDBY MODE.

### **5.3 Air Filtration System**

The head-disk assembly is a sealed enclosure with an integral 0.3 micron filter which maintains a clean environment for the heads and disks.

### **5.4 Head Positioning Mechanism**

The four read/write heads are supported by a mechanism coupled to the voice coil actuator in the CP30084 and the CP30104. Two heads are removed and a counter balancing weight is substituted in the CP30064.

### **5.5 Read/Write Heads and Disks**

Data are recorded on two 95mm diameter disks through four miniature metal-in-gap heads. The configuration is one disk and two heads for the CP30064.

### **5.6 Error Correction**

The drive performs internal error correction. The error correction polynomial is capable of correcting one error burst with a maximum of 8 bits in each half of a 512 byte block.

### **5.7 Customer Options**

The drive has one set of jumpers labeled C/D, DSP, E1.

C/D - Jumpered addresses drive as drive C.  
Not jumpered addressed drive as drive D.

DSP - Drive slave present.  
Not jumpered selects single drive only.

E1 - Not used.




Figure 1. Connectors, Terminators, and Jumpers

## **6.0 Power Connectors**

The drives have a 4 pin DC power connector mounted on the PCB. The recommended mating connector is AMP part number 1-480424-0 utilizing AMP pins, part number 350078-4 or equivalent. DC power may also be supplied to the drive in some interfaces through a 3 pin connector. The recommended mating connector is Molex part number 39-01-0033 utilizing Molex pins, part number 39-00-0031 or equivalent.

### **6.1 Task File Interface Connector**

A 40 pin Task File Interface connector mounted on the printed circuit board. The recommended mating connector is Molex part number 10-91-2401 or equivalent. Two drives may be daisy chained together at this connector, and the maximum cable length is two feet.

### **6.2 Signal Levels**

All signal levels are TTL compatible. A logic "1" is > 2.0 Volts. A logic "0" is from 0.00 Volts to .70 Volts. The drive capability of each of the inbound signals is described below.

### **6.3 Signal Conventions**

The interface between the drive adapter and the drive is called the Host Interface. The set of registers in the I/O space of the Host is known as the Task File. All signals on the Host Interface shall have the prefix HOST. All negatively active signals shall be further prefixed with a "-" designation. All positive active signals shall be prefixed with a "+" designation. Signals whose source are the Host, are said to be "outbound" and those whose source is the drive, are said to be "inbound".

## 6.4 Pin Descriptions

The following table describes all of the pins on the Task File Interface.

Pin	Signal	Pin	Signal
01	-RESET	02	GND
03	+DATA 7	04	+DATA 8
05	+DATA 6	06	+DATA 9
07	+DATA 5	08	+DATA 10
09	+DATA 4	10	+DATA 11
11	+DATA 3	12	+DATA 12
13	+DATA 2	14	+DATA 13
15	+DATA 1	16	+DATA 14
17	+DATA 0	18	+DATA 15
19	GND	20	KEY
21	RESERVED	22	GND
23	-IOW	24	GND
25	-IOR	26	GND
27	RESERVED	28	+ALE
29	RESERVED	30	GND
31	+IRQ14	32	-IO16
33	+ADDR 1	34	-PDIAG
35	+ADDR 0	36	+ADDR 2
37	-CS0	38	-CS1
39	-ACTIVE/SPINDLE SYNC	40	GND

<u>Signal Name</u>	<u>Dir</u>	<u>Pin</u>	<u>Description</u>
- HOST RESET	O	01	Reset signal from the Host system which is active low during power up and inactive thereafter.
GND	O	02	Ground between the drive and the Host.
+HOST DATA	I/O	03-18	16-bit bi-directional data bus 0-16 between the Host and the drive. The lower 8 bits, HD0 - HD7, are used for register and ECC access. All 16 bits are used for data transfers. These are tri-state lines with 24 mA drive capability.
GND	O	19	Ground between the drive and the Host.
KEY	N/C	20	An unused pin clipped on the drive and plugged on the cable. Used to guarantee correct orientation of the cable.
RESERVED	O	21	
GND	O	22	Ground between the drive and the Host.
- HOST IOW	O	23	Write strobe, the rising edge of which clocks data from the Host data bus, HD0 through HD15, into a register or the data register of the drive.
GND	O	24	Ground between the drive and the Host.
- HOST IOR	O	25	Read strobe which, when low, enables data from a register or the data register of the drive onto the Host data bus HD0 through HD15. The rising edge of -HOST IOR latches data from the drive at the Host.
GND	O	26	Ground between the drive and the Host.
RESERVED	O	27,29	

<u>Signal Name</u>	<u>Dir</u>	<u>Pin</u>	<u>Description</u>
+HOST ALE	O	28	Host Address Latch Enable. A signal used to qualify the address lines. This signal is presently not used by the drive.
GND	O	30	Ground between drive and the Host.
+HOST IRQ14	I	31	Interrupt to the Host system, enabled only when the drive is selected, and the Host activates the - IEN bit in the Digital Output register. When the - IEN bit is inactive, or the drive is not selected, this output is in a high impedance state, regardless of the state of the IRQ bit. The interrupt is set when the IRQ bit is set by the drive CPU. IRQ is reset to zero by a Host read of the Status register or a write to the command register. This signal is a tri-state line with 8 mA drive capacity.
- HOST IO16	I	32	Indication to the Host system that the 16 bit data register has been addressed and that the drive is prepared to send or receive a 16 bit data word. This line is a tri-state line with 24 mA drive capacity.
- HOST PDIAG	I	34	Passed diagnostic. Output by the drive if it is strapped in the slave mode (C/D not jumpered). Input to the drive if it is strapped in the master mode (C/D jumpered). This low true signal indicates to a master that the slave has passed its internal diagnostic command. This line is a tri-state line with 24 mA drive capability.
+HOST A0, A1, A2	O	35, 33,36	Bit binary coded address used to select the individual registers in the task file.
- HOST CS0	O	37	Chip select decoded from the Host address bus. Used to select some of the Host accessible registers.

<u>Signal Name</u>	<u>Dir</u>	<u>Pin</u>	<u>Description</u>
- HOST CS1	O	38	Chip select decoded from the Host address bus. Used to select three of the registers in the Task File.
- HOST SLV/ACT	I	39	Signal from the drive used either to drive an active LED whenever the disk is being accessed or as an indication of a second drive present. (See the Customer Options section for further information.) When jumpered as -ACTIVE, this signal is active low when the drive is busy and has a drive capability of 20 mA. When jumpered as -SLAVE PRESENT signal, it is an indication of the presence of a second drive when low. In this state, it has a drive capability of 10 mA open drain.
GND	O	40	Ground between the drive and the Host.

## **7.0 Recommended Mounting Configuration**

This drive is designed to be used in applications where the unit may experience shock and vibrations at greater levels than larger and heavier disk drives.

The design features which allow greater shock tolerance are the use of rugged heads and media, a dedicated landing zone, closed loop servo positioning and specially designed motor and actuator assemblies.

Ten base mounting points are provided to the customer. The drive is mounted using 6-32 x 1/8" maximum insertion for the sides, and .20" insertion for the bottom. The system integrator should allow ventilation to the drive to ensure reliable drive operation over the operating temperature range. The drive may be mounted in any attitude.

For additional vibration isolation, an external suspension system may be used.




Figure 2. Mounting Configuration

## 8.0 Timing Requirements

### 8.1 Host Interface Timing

Symbol	Parameter	Min	Max	Units
T1 <sup>1</sup>	HA0-2, -HCS0-1 valid to -HI016 Low	0	20	ns
T2	HA0-2, -HCS0-1 valid to -HIOR, -HIOW Low	25		ns
T3	-HIOR, -HIOW pulse width	80		ns
T4	-HIOR, -HIOW High to HA0-2, -HCS0-1 invalid	10		ns
T5	-HIOR Low to HDO-15 valid (Read)		60	ns
T6	-HIOR High to HDO-15 invalid (Read)	0	20	ns
T7	HDO-15 valid to -HIOW High (Write)	40		ns
T8	-HIOW High to HDO-15 invalid (Write)	10		ns
T9	-HIOR, -HIOW period	444		ns
T10	-HOST RESET/SOFTWARE RESET	3.0		μs




Figure 3. AT Timing Diagram

<sup>1</sup> With a 56 pF, 330 ohm pull-up load. Timing is dependent on cable length.

## 9.0 Host Address Decoding

The Host addresses the drive using programmed I/O. This method requires that the desired register address be placed on the three Host address lines HA2 - HA0, a proper chip select is asserted and a read or write strobe (-HOST IOR/-HOST IOW) is given to the chip.

The Host generates two independent chip selects on the interface. The high order chip select, -HOST CS1, is used to access register 3F6 or 3F7. The low order chip select, -HOST CS0, is used to address registers 1F0 - 1F7.

The Host data bus 15-8 is only enabled when IO16 enable is active and the Host is addressing the data register for transferring data and not the ECC bytes which are only transferred if the operation is a read or write long.

The following I/O map defines all of the register addresses and functions for these I/O locations. A description of each register follows.

Addr <sup>1</sup>	-CS0	-CS1	HA 2	HA 1	HA 0	Read Function	Write Function
	1	1	x	x	x	No operation	No Operation
	0	0	x	x	x	Invalid address	Invalid address
	1	0	0	x	x	High Impedance	Not used
	1	0	1	0	x	High Impedance	Not used
1F0	0	1	0	0	0	Data Register	Data Register
1F1	0	1	0	0	1	Error Register	Write Precomp Reg.
1F2	0	1	0	1	0	Sector Count	Sector Count
1F3	0	1	0	1	1	Sector Number	Sector Number
1F4	0	1	1	0	0	Cylinder Low	Cylinder Low
1F5	0	1	1	0	1	Cylinder High	Cylinder High
1F6	0	1	1	1	0	SDH Register	SDH Register
1F7	0	1	1	1	1	Status Register	Command Reg.
3F6	1	0	1	1	0	Alternate Status Reg.	Digital Output Reg.
3F7	1	0	1	1	1	Drive Address Reg.	Not used

x=don't care

<sup>1</sup> These I/O port addresses are listed for programmer reference. They are a function of I/O decoding in the Host Adapter, such as the Conner AT Adapter Card shown in Appendix A. These I/O addresses are required for compatibility with typical AT BIOS.

## 9.1 Register Description

In the following register descriptions, unused write bits should be treated as "don't cares", and unused read bits should be read as zeroes.

## 9.2 Data Register

(-HOST CS0, address 0, r/w). The data register is the register through which all data is passed on read and write commands. It is also the register to which the sector table is transferred during format commands and the data associated with the identify command is transferred. All transfers are high speed 16 bit I/O operations except for ECC bytes transferred during r/w long commands, which are slower 8 bit operations that occur after the transfer of the data.

Data is stored on the disk with the Least Significant Byte first, then the Most significant byte for each word. This is important to remember when testing the ECC circuitry.

## 9.3 Error Register

(-HOST CS0, address 1, read only). This error register contains status from the last command executed by the drive. The contents of this register are only valid when the error bit (ER) is set in the Status register, unless the drive has just powered up or completed execution of its internal diagnostic, in which case the register contains a status code. The error bits in the register are defined below. The status codes are discussed later in the description of the DIAGNOSTIC Command.

b7	b6	b5	b4	b3	b2	b1	b0
BBK	UNC	-	IDNF	-	ABRT	TKO	-

where:

**BBK** indicates that a bad block mark was detected in the requested sector's ID field. A bad block is not created in the factory, but only when requested in the format command.

**UNC** indicates that a non-correctable data error has been encountered.

**IDNF** indicates that the requested sector's ID field could not be found.

**ABRT** indicates that the requested command has been aborted due to a drive status error (not ready, write fault, etc.) or because the command code is invalid.

**TK0** indicates that track 0 has not been found during a recalibrate command.

-- not used. These bits are reset to zero.

For other drives b0 is AMNF (Address Mark Not Found.) This is not used on Conner drives.

#### **9.4 Write Precomp Register**

(-HOST CS0, address 1 write only). A register previously used to set write precompensation, that is present but is used only for enabling or disabling LOOK AHEAD READ's.

## **9.5 Sector Count**

(-HOST CS0, address 2, r/w). The sector count defines the number of sectors of data to be read or written. If the value in this register is zero, a count of 256 sectors is specified. This count is decremented as each sector is read such that the register contains the number of sectors left to access in the event of an error in a multi-sector operation. The contents of this register define the number of sectors per track when executing an initialize drive parameters command. This register is also used in the power commands (section 10.12) to provide the power down time-out parameter and status.

## **9.6 Sector Number**

(-HOST CS0, address 3, r/w). This register contains the starting sector number for any disk access. At the completion of each sector, and at the end of the command this register is updated to reflect the last sector read correctly, or the sector on which an error occurred. During multiple sector transfers, this register is updated to point at the next sector to be read/written if the previous sector's operation was successful.

## **9.7 Cylinder Low**

(-HOST CS0, address 4, r/w). The cylinder low register contains the low order 8 bits of the starting cylinder number for any disk access. At the completion of each sector, and at the end of the command, this register is updated to reflect the current cylinder number.

## 9.8 Cylinder High

(-HOST CS0, address 5, r/w). The cylinder high register contains the two high order bits of the starting cylinder number for any disk access. At the completion of each sector, and at the end of the command, this register is updated to reflect the current cylinder number.

## 9.9 SDH Register

(-HOST CS0, address 6, r/w). This register contains the drive and head numbers, as defined below:

b7	b6	b5	b4	b3	b2	b1	b0
RSVD	0	1	DRV	HEAD			

where:

**DRV** is the binary encoded drive select number. When this bit is reset, the master drive is selected, and when this bit is set, the slave drive is selected.

**HEAD** is the four bit binary encoded head select number.

**RSVD** this bit is used by the Host.

At the completion of each sector, and at the end of the command, this register is updated to reflect the currently selected head.

## 9.10 Status Register

(-HOST CS0, address 7 read only). This register contains the drive/controller status. The contents of this register are updated at the completion of each command. If the busy bit is active, no other bits are valid. The Host reading this register when an interrupt is pending is considered to be the interrupt acknowledge, and any pending interrupt is therefore cleared whenever this register is read.

The bits in this register are defined below:

b7	b6	b5	b4	b3	b2	b1	b0
BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR

where:

**BSY** is the busy bit, which is activated whenever the drive has access to the Task File registers, and the Host is locked out from accessing the Task File.

This bit is activated under the following circumstances:

- 1) At activation of the HOST RESET pin in the interface, or at activation of the software bit in the digital output register.
- 2) Immediately upon Host write of the command register with a read, read long, read buffer, seek recall, initialize drive parameters, verify, identify, or diagnostic command.

- 3) Immediately following transfer of:
- A) 512 bytes of data after Host write of the command register with a write, format track, or write buffer command, or
  - B) 512 bytes of data and the four ECC bytes after a Host write of the Command register with a write long command. When BSY is active, any Host read of a Task File register is inhibited and the Status register is read instead.

**DRDY** is the drive ready indication. When there is an error, this bit is not changed until the Status register is read by the Host, at which time the bit again indicates the current readiness of the drive. This bit will be inactive at power up and remain inactive until the drive is up to speed and ready to accept a command.

**DWF** is the drive write fault bit. When there is an error, this bit is not changed until the Status register is read by the Host, at which time the bit again indicates the current write fault status.

**DSC** is the drive seek complete line. It is an indication that the actuator is on track. When there is an error, this bit is not changed until the Status register is read by the Host, at which time the bit again indicates the current readiness of the drive. This bit will be inactive at power up and remain inactive until the drive is up to speed and ready to accept a command.

**DRQ** is the data request bit, which indicates that the drive is ready for transfer of a word or a byte of data between the Host and the Data register.

**CORR** is the corrected data bit, which is active when a correctable data error has been encountered and the data has been corrected. This condition will not terminate a multi-sector read operation.

**IDX** is the index bit which is active once per disk revolution.

**ERR** is the error bit, which indicates that the previous command ended in some type of error. The other bits in the Status register, and the bits in the error register will have additional information as to the cause of the error.

### 9.11 Alternate Status Register

(-HOST CS1, address 6, read only). This register contains the same information as the Status register in the Task File. The only difference being that reading this register does not imply interrupt acknowledge to reset a pending interrupt.

b7	b6	b5	b4	b3	b2	b1	b0
BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR

See the description of the Status register for definitions of the bits in this register.

### 9.12 Digital Output Register

(-HOST CS1, address 6, write only). This register contains two control bits as follows:

b7	b6	b5	b4	b3	b2	b1	b0
-	-	-	-	-	SRST	-IEN	-

where:

**-IEN** is the enable bit for this disk drive interrupt to the Host. When this bit is active, and the drive is selected, the Host interrupt, -HOST IRQ14, is enabled, through a tri-state buffer, to the Host. When this bit is inactive, or the drive is not selected the -HOST IRQ14 pin will be in a high impedance state, regardless of the presence or absence of a pending interrupt.

**SRST** is the Host software reset bit. The drive is held reset when this bit is active, and enabled when this bit is inactive. If two drives are daisy chained on the interface, this bit will reset both drives simultaneously.

-- these bits are not used.

### 9.13 Drive Address Register

(-HOST CS1, address 7, read only). This register loops back the drive select and head select addresses of the currently selected drive. The bits in this register are as follows:

b7	b6	b5	b4	b3	b2	b1	b0
RSVD	-WTG	-HS3	-HS2	-HS1	-HS0	-DS1	-DS0

where:

**RSVD** is reserved and undriven by the drive. When the Host reads the drive address register, this bit must be in a high impedance state.

**-WTG** is the write gate bit, which is active when writing to the disk drive is in progress.

**-HS3 through -HS0** are the one's complement of the binary coded address of the currently selected head. For example, if HS3- through HS0- are 1 1 0 0, respectively, head 3 is selected. -HS3 is the most significant bit.

**-DS1** is the drive select bit for drive 1, and should be active when drive 1 is selected and active.

**-DS0** is the drive select bit for drive 0, and should be active when drive 0 is selected and active.

**-RSVD** is important because it notes that Bit 7 is not driven, for compatibility with the floppy drive address space. If your system is different, you may have to drive this bit when this register is read.

## 10.0 Command Register

(-HOST CS0, address 7, write only). The eight bit code written to this register passes the drive the command from the Host. Command execution begins immediately after this register is written. A list of executable commands with the command codes and necessary parameters for each command follows.

Command Name	Command Code								Parameters Used				
	b7	b6	b5	b4	b3	b2	b1	b0	SC	SN	C	SDH	PR
Recalibrate	0	0	0	1	x	x	x	x	n	n	n	d	n
Read Sector(s)	0	0	1	0	0	0	L	r	y	y	y	y	n
Write Sector(s)	0	0	1	1	0	0	L	r	y	y	y	y	n
Read Verify Sector(s)	0	1	0	0	0	0	0	r	y	y	y	y	n
Format Track	0	1	0	1	0	0	0	0	n	n	y	y	n
Seek	0	1	1	1	x	x	x	x	n	n	y	y	n
Execute Drive Diag.	1	0	0	1	0	0	0	0	n	n	n	d	n
Initiate Drive Params	1	0	0	1	0	0	0	1	y	n	n	y	n
Power Commands	1	1	1	0	p	p	p	p	y	n	n	d	n
Read Multiple	1	1	0	0	0	1	0	0	y	y	y	y	n
Write Multiple	1	1	0	0	0	1	0	1	y	y	y	y	n
Set Multiple Mode	1	1	0	0	0	1	1	0	y	n	n	d	n
Read Sector Buffer	1	1	1	0	0	1	0	0	n	n	n	d	n
Write Sector Buffer	1	1	1	0	1	0	0	0	n	n	n	d	n
Identify Drive	1	1	1	0	1	1	0	0	n	n	n	d	n
Set Buffer Mode	1	1	0	0	0	1	1	0	y	n	n	d	n
Translate Command	1	1	1	1	0	0	0	1	n	y	y	y	y
Physical Seek	1	1	1	1	0	0	1	0	n	n	y	y	y
Defect List	1	1	1	1	0	1	0	1	n	n	n	d	y
Enable Index	1	1	1	1	0	1	1	0	n	n	n	d	y

where:

**L** is the long bit, if 1, r/w long commands are executed, if 0, normal r/w commands are performed.

**R** is the retry bit; 0 = retries are enabled, 1 = retries are disabled. Retries that may be enabled/disabled are those on ECC and data errors. When retries are disabled at the start of a command, they are always automatically enabled at the end of the command.

**SC** is the sector count register.

**SN** is the sector number register.

**CY** is the cylinder registers.

**SDH** is the drive/head register.

**Y** means the register contains a valid parameter for this command. For the drive/head register, Y means that both the drive and head parameters are used.

**N** means the register does not contain a valid parameter for this command.

**D** means only the drive parameter is valid and not the head parameter.

**P** is a valid bit for power commands E0-E3 AND E5-E6

x = don't care.

For the command decode, the "1's" and "0's" are important. Failure to comply will result in an Aborted Command response or misinterpretation of the command.

	BBK	UNC	IDNF	ABRT	TKO	DRDY	DWF	DSC	CORR	ERR
Recalibrate				V	V	V	V	V		V
Read Sector(s)	V	V	V	V		V	V	V	V	V
Read Long	V		V	V		V	V	V		V
Write Sector(s)	V		V	V		V	V	V		V
Write Long	V		V	V		V	V	V		V
Read Verify	V	V	V	V		V	V	V	V	V
Format Track			V	V		V	V	V		V
Seek			V	V		V	V	V		V
Exec. Drive Diag.				V						V
Init Drive Parm				V						V
Read Multiple	V	V	V	V		V	V	V	V	V
Write Multiple	V		V	V		V	V	V		V
Set Multiple				V						V
Read Buffer				V						V
Write Buffer				V						V
Identify Drive				V						V
Invalid Cmd Code				V						V
Cache On/Off				V						V
Power Commands			V			V		V		V

*Note: AMNF is not used by Conner Peripherals*

*V means error type is valid for this command*

where:

**BBK** is bad block detected

**UNC** is non-correctable data error

**IDNF** is requested ID not found

**ABRT** is aborted command error

**TK0** is track 0 not found error

**DRDY** is disk Drive not ready detected

**DWF** is disk Drive write fault detected

**DSC** is disk Drive seek complete not detected

**CORR** is corrected data error

**ERR** is the error bit in the Status register

## 10.1 Command Description

All commands are decoded from the COMMAND Register. The Host interface shall be programmed by the Host computer to perform commands and will return status to the Host at command completion. When two drives are daisy chained on the interface, commands are written in parallel to both drives, only the selected drive will execute the command, except for the diagnostic command. In that case, both drives execute the command and the slave drive reports its status to the master via the -HOST PDIAG signal.

Drives are selected by the DRV bit in the drive/head register and by a jumper, on the drive designating it as either a master or slave. When the DRV bit is reset, the master drive is selected, and when the DRV bit is set, the slave drive is selected. When drives are daisy chained, one must be jumpered as the master and one as the slave. When a single drive is attached to the interface, it must be jumpered as the master. Throughout this document, drive selection always refers to the state of the DRV bit, and position of the master/slave jumper.

To issue a command, load the pertinent registers in the Task File, activate the interrupt enable bit, -IEN in the digital output register, and then write the command code to the command register. Execution begins as soon as the command register is written.

Also see the section on retries.

## 10.2 Recalibrate - 10

This command will move the r/w heads from anywhere on the disk to cylinder 0. Upon receipt of the command, the drive sets BSY and executes a seek to cylinder zero. The drive then waits for the seek to complete before updating status, resetting BSY and generating an interrupt. If the drive cannot reach cylinder 0, the error bit is set in the Status register and the track 0 bit set in the error register. An aborted command response will be given if the drive is not spinning or is not on track.

Upon successful completion of the command, the Task File registers will be as follows:

Error Register	00
Sector Count	Unchanged
Sector Number	Unchanged
Cylinder Low	00
Cylinder High	00
SDH	Unchanged

### 10.3 Read Sector(s) - 2X

This command will read from 1 to 256 sectors as specified in the Task File (sector count equal to 0 requests 256 sectors), beginning at the specified sector. As soon as the command register is written, the drive sets the BSY bit and begins execution of the command. An aborted command is set if bits 2 & 3 are not equal to zero. An ID not found error is returned if incorrect task file parameters are passed. If the drive is not already on the desired track, an implied seek is performed. Once at the desired track, the drive begins searching for the appropriate ID field.

If the ID is read correctly, the data field is read into the sector buffer, error bits are set if an error was encountered, the DRQ bit is set and an interrupt is generated. The DRQ bit is always set regardless of presence or absence of an error condition at the end of the sector. Upon command completion, the Task File registers contain the cylinder, head, and sector number of the last sector read. The sector count is zero after successful execution of the command.

Multiple sector reads set DRQ and generates an interrupt when the sector buffer is filled at the completion of each sector, and the drive is ready for the data to be read by the Host. DRQ is reset and BSY is set immediately when the Host empties the sector buffer. If an error occurs during a multiple sector read, the read will terminate at the sector where the error occurs. The Task File registers will contain the cylinder, head, and sector number of the sector where the error occurs. The Host may then read the Task File to determine what error has occurred, and on which sector. If the error was either a correctable data error or a non-correctable data error, the flawed data is loaded into the sector buffer. The read does not terminate if the error was a correctable data error.

If no error is detected, the cylinder, head, and sector registers are updated to point to the next sequential sector.

A read long may be executed by setting the long bit in command code. The read long command returns the data and the ECC bytes contained in the data field of the desired sector. During a read long, the drive does not check the ECC bytes to determine there has been any type of data error. Data bytes are 16 bit transfers and ECC bytes are 8 bit transfers. Due to the split ECC of the drive, only single sector read long commands can be executed.

#### **10.4 Write Sector(s) - 3X**

This command will write from 1 to 256 sectors as specified in the Task File (sector count equal to 0 requests 256 sectors), beginning at the specified sector. As soon as the command register is written, the drive waits for the Host to fill the sector buffer with the data to be written. No interrupt is generated to start the first buffer fill operation. Once the buffer is full, the drive sets BSY and begins command execution. If bits 2 & 3 are on, the command terminates with aborted command.

An ID not found error is returned if incorrect task file parameters are passed. If the drive is not already on the desired track, an implied seek is performed. Once at the desired track, the drive begins searching for the appropriate ID field. If the ID is read correctly, the data loaded in the buffer is written to the data field of the sector, followed by the ECC bytes. Upon command completion, the Task File registers contain the cylinder, head, and sector number of the last sector read. The sector count is zero after successful execution of the command. Multiple sector writes set DRQ and generate an interrupt each time the buffer is ready to be filled. DRQ is reset and BSY is set immediately when the Host fills the sector buffer.

If an error occurs during a multiple sector write, it will terminate at the sector where the error occurs. The Task File indicates the location of the sector where the error occurred.

The Host may then read the Task File to determine what error has occurred, and on which sector. If no error is detected, the cylinder, head, and sector registers are updated to point at the next sequential sector.

A write long may be executed by setting the long bit in the command code. The write long command writes the data and the ECC bytes directly from the sector buffer; the drive will not generate the ECC bytes itself for the write long command. Data byte transfers are 16 bits, ECC bytes are 8 bit transfers. Due to the split ECC of the drive, only single sector write long commands can be executed.

## **10.5 Format Track - 5X**

The purpose of the format command is to provide a means by which a defective sector may either be marked bad or reassigned. This command has been used on other drives to do the level formatting job of putting the header and creating the data fields for all tracks on the drive. It is not necessary to execute a format command prior to operating the drive on the Host PC because the drive is a hard sectored drive and all required low level formatting is done during the factory certification of the drive. Conner supports the format command only to allow any sectors that become defective to be handled in a fashion required by different operating systems.

It should be noted that the format command operates on one single logical track at a time and that all sectors on that track are filled with zeroes.

As indicated above, there are two methods provided to handle defective sectors. When a sector is marked bad, the ID field of the sector is updated to indicate a bad block. Any time that sector is accessed thereafter, the drive will return bad block status in the error register. The second method, Assign, allows a spare sector on the drive to be used to replace the specified sector.

Following this operation, the drive performance will be degraded slightly when the sector is accessed due to the drive automatically going to the new sector.

It is also possible to format a bad block good and unassign an alternate. When a sector is unassigned, the spare sector that was used as the alternate can be reclaimed. However, since the assigned sector could be an alternate itself it is not correct to write a diagnostic that assigns and then unassigns alternates on a large scale, because the spare sectors will be lost. The command is like a write command, i.e., the task file is written, the command register is written to begin the command, and the drive responds by activating DRQ in the status register. This indicates a request for 1 sectors (512 bytes) worth of data that is used to describe the operations to be performed on each sector of the track specified by the Task File. After the data is written to the Data Register, the drive analyzes the information for each sector and performs the requested action to each sector. When the command is complete, the drive raises Interrupt Request with ending status in the Task File.

The data in the sector buffer must conform to a specified format. There must be one word, 2 bytes, for each sector. The words must be contiguous and begin at the start of the sector. Unlike some drives where the order of the words is used to determine the interleave, the order of the words is not significant because the drive's interleave cannot be changed. The most significant byte of each word must contain the sector number.

The least significant byte must contain a descriptor byte that indicates what is to be done to each sector. There are four possible descriptor bytes:

1. 00H = format sector good
2. 80H = format sector bad
3. 40H = assign this sector to a an alternate location
4. 20H = unassign the alternate location for this sector

The drive will return an ID not found under the following conditions:

1. If there is a missing word for any sector along the track.
2. If the words are not contiguous from the start of the sector.
3. If there is more than one (1) word per sector.
4. If the task file calls for an illegal cylinder and/or head register.

A utility program to handle defective sectors should provide some interface to obtain the defective sectors. The program should build a 512 byte block with a word for each sector for the track. These words must be in the first contiguous words of the block. The most significant byte of each block should contain the sector number. Then the defective sectors descriptor byte should be set to either 80H or 40H depending on whether or not the sector is to be formatted bad or reassigned. All the remaining sectors should have a descriptor byte of 00, which says to format the sector good. Once the data byte block is created, the format command can be executed by interfacing it to the BIOS. It is important to remember that all data on the track is lost.

The drive formats to the logical track that is the power on reset default or the values issued by the last initialize drive parameters command.

## **10.6 Seek - 7X**

This command initiates a seek to the track and selects the head specified in the Task File. The drive need not be formatted for a seek to execute properly. When the command is issued, the drive sets BSY in the Status register, initiates the seek, resets BSY, and generates an interrupt. Only the cylinder register is valid for this command. The drive does not wait for the seek to complete before returning the interrupt. Seek complete will be set upon completion of the command. If a new command is issued to a drive while a seek is being executed, the drive will wait, with BSY active, for the seek to complete before executing the new command.

No checks are made on the validity of the Sector number in the Task File. The Error bit in the Status register and the ID Not Found bit in the Error register of the Task File will be set if an illegal cylinder number is passed.

## **10.7 Execute Drive Diagnostic - 90**

This command performs the internal diagnostic tests implemented by the drive. The diagnostic tests are only executed upon receipt of this command. The drive sets BSY immediately upon receipt of the command. If the drive is a master, the drive performs the diagnostic tests and saves the results. It then checks to see if a slave drive is present and waits up to 5 seconds for the slave to complete its diagnostics. If the slave successfully completes its diagnostics, it asserts -HOST PDIAG. If unsuccessful, it sets its error register as described below. The master drive resets BSY, and generates an interrupt. The value in the error register should be viewed as a unique 8 bit code and not as the single bit flags defined previously. The interface registers are set to initial values except for the error register if error.

The table below details the codes in the error register and a corresponding explanation:

Error Code	Description
01	no error detected
03	sector buffer error
8x	slave drive failed (see note below)

*Note: If the slave drive fails diagnostics, the master drive shall "OR" 80H with its own status and load that code into the error register. If the slave drive passes diagnostics or there is no slave drive connected, the master drive shall set bit 7 of the Error Register in the Task File to 0. Additional codes may be implemented at the manufacturer's option.*

## 10.8 Initialize Drive Parameters - 91

This command enables the host to set the head switch and cylinder increment points for multiple sector operations. In the translate mode, the logical head, sector numbers, and cylinder number in the Task File will be translated to their native physical values as part of execution of the command. The sector head, and cylinder values in the Task File are not checked for validity by this command, therefore if they are invalid, no error will be reported until an illegal access is made by some other command. Cylinder head increments on subsequent commands will occur after access of the maximum sector and maximum head specified by this command. Upon receipt of the command, the drive sets BSY, saves the parameters, resets BSY, and generates an interrupt.

## 10.9 Read Multiple Command - C4

The read multiple command is identical to the read sectors operation but several sectors are transferred to the Host as a block without intervening interrupts and only requiring DRQ qualification of the transfer at the start of the block count on each sector. Long transfers are not permitted. The block count, which is the number of sectors to be transferred as block, is programmed by the set multiple mode command which must be executed prior to the read multiple command. When the read multiple command is issued, the sector count register will contain the number of sectors (not the number of blocks or the block count) requested. If this sector count is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer will be for N sectors, where:  $N = (\text{sector count}) \bmod (\text{block count})$ .

If the read multiple command is attempted before the set multiple mode command has been executed or when read multiple commands are disabled, the read multiple operation will be rejected with an aborted command error.

Disk errors encountered during read multiple commands will be reported at the beginning of the block or partial block transfer, but DRQ will still be set and the transfer will take place as it normally would, including transfer of corrupt data, if any. Subsequent blocks or partial blocks will only be transferred if the error was a correctable data error.

All other errors will cause the command to stop after transfer of the block which contained the error. Interrupts are generated when DRQ is set at the beginning of each block or partial block. Read look-aheads are not active for this command.

## 10.10 Write Multiple Command - C5

The write multiple command performs similarly to the write sectors command except that the controller sets BSY immediately upon receipt of the command, data transfers are multiple sector blocks, and the long bit is not valid. Several sectors are transferred to the Host as a block without intervening interrupts and only requiring DRQ qualification of the transfer at the start of the block, not on each sector. There is no IRQ prior to the first block transfer. The block count, which is the number of sectors to be transferred as block, is programmed by the set multiple mode command, which must be executed prior to the write multiple command.

When the write multiple command is issued, the sector count register will contain the number of sectors (not the number of blocks or the block count) requested. If this sector count is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer will be for N sectors, where:  $N = (\text{sector count}) \bmod (\text{block count})$ .

If the write multiple command is attempted before the set multiple mode command has been executed or when write multiple commands are disabled, the write multiple operation will be rejected with an aborted command error.

All disk errors encountered during write multiple commands will be reported after the attempted disk write of the block or partial block is transferred. The write operation will end with the sector in error, even if it was in the middle of a block. Subsequent blocks will not be transferred in the event of an error. Interrupts are generated when DRQ is set at the beginning of each block or partial block.

## 10.11 Set Multiple Mode - C6

This command enables the controller to perform read and write multiple operations and establishes the block count for these commands. Prior to command issuance, the sector count register should be loaded with the number of sectors per block. Block sizes supported are even multiples of blocks up to the buffer capacity of the drive, 1, 2, 4, 8, and 16. Upon receipt of the command, the controller sets BSY and looks at the sector count register contents.

If the register contents are valid and supported block count is supplied, that value is loaded for all subsequent read and write multiple commands and execution of these commands is enabled. Any unsupported block count in the register will result in an aborted command error and read and write multiple commands being disabled. If the sector count register contains 0 when the command is issued, read and write multiple commands will be disabled. Once the appropriate action has been taken, the controller resets BSY and generates an interrupt. At power up, or after a hardware or software reset, the default is read and write multiple disabled.

## 10.12 Power Commands - E0-E3, E5, E6

Commands E0<sub>H</sub> through E3<sub>H</sub>, E5<sub>H</sub> and E6<sub>H</sub> constitute the power commands. The following table describes these commands:

<b>Command</b>	<b>Drive Action</b>
E0 <sub>H</sub>	The drive enters STANDBY MODE immediately.
E1 <sub>H</sub>	The drive enters IDLE MODE immediately.
E2 <sub>H</sub>	The drive enters STANDBY MODE immediately. If the Sector Count register is non-zero then the Auto Power-Down feature is enabled and will take effect when the drive returns to IDLE MODE. If the Sector Count register is zero then the Auto Power-Down feature is disabled.
E3 <sub>H</sub>	The drive enters the IDLE MODE immediately. If Sector Count register is non-zero then the Auto Power-Down feature is enabled and will take effect when the drive returns to IDLE MODE. If the Sector Count register is zero then the Auto Power-Down feature is disabled.

- E5<sub>H</sub> Put FF<sub>H</sub> in the Sector Count register if the drive is in the IDLE MODE. Puts 00<sub>H</sub> in the Sector Count register if the drive is in, going to be, or is recovering from STANDBY MODE.
- E6<sub>H</sub> The drive enters the SLEEP MODE.

All of the power commands except command E6<sub>H</sub> will execute immediately and return the ending interrupt after the spin up/spin down sequence is initiated. Please note that if the drive is already spinning (IDLE MODE) and a spin up command is issued from the host, the spin up sequence is not initiated. Similarly, if the drive is in the STANDBY MODE and the host issues a spin down command, the spin down sequence is not initiated. Return of the ending interrupt does not mean that the drive has fully transitioned to the desired operating mode. The sleep command is the exception. In command E6<sub>H</sub>, the drive is spun down and when it has stopped, the drive returns the ending interrupt and the SLEEP MODE begins.

When enabling the Auto Power-down feature, the value in the Sector Count register specifies the number of 5 second increments for the time-out value. If the drive does not receive a command within the specified time, the drive will enter the STANDBY MODE. The minimum time-out value is 60 seconds which means the smallest value for the Sector Count register is 12 when enabling the Auto Power-down feature.

If a number less than 12 is specified in the Sector Count register, a value of 12 is used. This prevents overheating of the drive during spin up/spin down sequences. The maximum allowable time-out value is 1100 seconds, or 18.3 minutes, resulting in a maximum Sector Count register value of 220. If a number greater than 220 is specified, a value of 220 is used.

Assertion of Host Reset will only affect the current state of the SLEEP MODE. If the drive is in SLEEP MODE and Host Reset is asserted, the drive wakes up into STANDBY MODE. Please note, the drive will not return to the state it was in when the host issued the sleep command. The default power-on condition of the drive is IDLE MODE.

### **10.13 Read Buffer - E4**

The read buffer command allows the Host to read the current contents of the drive's sector buffer. Only the command register is valid for this command. When this command is issued, the drive will set BSY, set up the sector buffer for a read operation, set DRQ, reset BSY, and generate an interrupt. The Host may then read up to 512 bytes of data from the buffer.

### **10.14 Write Buffer - E8**

The write buffer command allows the Host to overwrite the contents of the drive's sector buffer with any data pattern desired. Only the command register is valid for this command. When this command is issued, the drive will set BSY, set up the sector buffer for a write operation set DRQ, reset BSY, and generate an interrupt. The Host may then write up to 512 bytes of data to the buffer.

### **10.15 Identify Drive - EC**

The identify command allows the Host to receive parameter information from the drive. When the command is issued, the drive sets BSY, stores the required parameter information in the sector buffer, sets the DRQ bit, and generates an interrupt. The Host may then read the information out of the sector buffer. The parameter words in the buffer are arranged as follows, all reserved bits or words should be zeroes. All numbers are given in hexadecimal format right justified. All reserved words are zero.

- Word 00 - A constant 0C5A<sub>H</sub>
- Word 01 - Number of default logical cylinders
- Word 02 - Number of removable cylinders
- Word 03 - Number of default logical heads
- Word 04 - Number of unformatted bytes/physical track
- Word 05 - Number of unformatted bytes/sector.
- Word 06 - Number of default logical sectors/track
- Word 07 - Number of bytes in the inter-sector gaps
- Word 08 - Number of bytes in the sync fields
- Word 09 - 0000
- Word 10-19 - Serial number
- Word 20 - Controller type 0003 dual ported multiple sector buffer with LOOK AHEAD READs.
- Word 21 - Controller buffer size in 512 byte increments
- Word 22 - Number of ECC bytes passed on read/write long commands
- Word 23-26 - Controller firmware revision
- Word 27-46 - Model number
- Word 47 - Number of sectors/interrupt (0 = does not support >1)
- Word 48 - Double word transfer flag (0 = not capable, 1 = capable)
- Word 49 - Assign Alternate (0 = not capable, 1 = capable, See Format Description)
- Word 50 - Modes supported (7 - XT & AT supported)
- Word 51 - Features supported (0 - none supported at this time)
- Word 52-127 - Reserved
- Word 128-143 - Reserved, Conner Specific
- Word 128 - Native number of cylinders
- Word 129 - Native number of heads, sectors
- Word 130 - Current logical number of cylinders
- Word 131 - Current logical number of heads, sectors
- Word 132 - Interface flag, Drive Feature bytes.

bit F	-	Unused
bit E	-	Lookaheads enabled when set
bit D	-	Format bad request detected
bit C	-	Translate mode active when set
bit B	-	Disable multiple block r/w/v
bit A	-	Reserved
bit 9	-	Reserved
bit 8	-	Reserved
bit 7	-	Reserved
bit 6	-	Reserved
bit 5	-	Special reset mode
bit 4	-	Reserved
bit 3	-	Reserved
bit 2	-	Reserved
bit 1	-	1 if 15 sec min auto time-out
bit 0	-	0 to enable the power commands

Word 144-255 - Reserved

### 10.16 Cache On/Off - EF

This command provides capability to enable or disable the LOOK AHEAD READ capability. "AA<sub>H</sub>" in the write precomp register enables LOOK AHEAD READs. Any other value in the write precomp register will result in an aborted command error. The default state on power up or reset is LOOK AHEAD READ enabled. "55<sub>H</sub>" disables LOOK AHEAD READs.

## **11.0 Miscellaneous Topics**

The following are topics that do not fit into any other category.

### **11.1 Operation in Low Battery Conditions**

In order to allow the drive to work in low battery operations, the following enhancements have been made for the AT interfaces on the drive:

- 1) A new feature bit has been added which enables the drive default at power on to the standby state (disk not spinning, drive ready). If disabled, the default will be in the idle mode (disk spinning, drive ready).
- 2) Enabled through a Conner Specific Command, -HOST PDIAG (pin 34 of interface) will be redefined to be a motor control line. If the disk is spinning a low on -HOST PDIAG will disable drive time out and prevent the drive from entering standby. If the drive is in standby, a low on -HOST PDIAG will spin the disk up, disable the drive time out, and prevent the drive from entering standby.
- 3) The drive shall default -HOST PDIAG to the original state of indicating to the master drive that a slave drive in dual drive configuration has passed its internal diagnostics.

### **11.2 AT Operations Descriptions**

The following paragraphs describe operations that span several commands or are not covered sufficiently in the preceding paragraphs.

### 11.3 RESET

A RESET condition will set the drive busy, allowing the drive to perform the proper initialization required for normal operation. A RESET condition can be generated in four ways. There are two hardware resets, one from the Host (- HOST RESET) and one from the drive power sense circuitry. These are set high when the system and the drive respectively acknowledge good power. The other two resets are software generated. The Host can write to the digital output register and set the reset bit. The Host software reset condition will persist until the reset bit is written to a zero.

Once the reset has been removed and the drive has been re-enabled, with BSY still active, the drive will perform any necessary hardware initialization, clear any previously programmed drive parameters and revert to the defaults, load the Task File registers with their initial values, and then reset BSY. No interrupt is generated when initialization is complete. The initial values (hex) for the Task File registers are as follows:

Error Register	01
Sector Count	01
Sector Number	01
Cylinder Low	00
Cylinder High	00
Drive/Head Register	00

## 11.4 RESET Timing

There are two reset conditions: 1) When power is applied and 2) When a software or hardware reset is received from the host.

When the power is applied to the drive, it performs initialization, executes a ROM, a buffer memory, and an internal/external RAM test, and then the drive begins spinning up. While the drive is spinning up, the interface is initialized. After going through initialization, the drive waits for the spin up process to complete before setting ready and seek complete in the status register and going not busy. If the drive has previously been commanded to spin down or if it has spun down due to a power command time-out, the drive will not wait for spin up to complete before going not busy with ready and seek complete set in the status register. If the drive times out waiting for spin up to complete, it will go not busy without setting ready and seek complete. When and if the drive completes spin up after timing out, ready and seek complete will be set. The internal time-out for the drive going ready is approximately 10 seconds.

When a host hardware or software reset is received, only the interface initialization process is executed as previously described.

The memory tests take 1-3 seconds to execute dependent upon the amount of memory available. The drive takes 3-20 seconds to spin up unless it is in spin recovery in which case it could take up to 40 seconds to spin up. Therefore, at power on time, the drive will take anywhere from 4-43 seconds to achieve ready, seek complete, and not busy.

If just a host hardware or software reset takes place and the drive is spinning, the reset will only take about 4-6 milliseconds to achieve ready, seek complete and not busy.

## 11.5 Busy Operation

The latch holding "busy" is set in a number of ways. A RESET condition described above is one way. Another method occurs when the Host issues a command. For a read type command, the register is clocked busy on the Host write of the command register. The disk controller and microprocessor prepare the data to return and set the drive not busy to allow the Host access of the data requested.

On a write type command, the command is issued, setting the -IO16 enable and Data Request, but, BUSY is not set until the data to be written is put into the RAM buffer. This is accomplished by setting the BUSY flip flop on the condition of the buffer becoming full in write mode and not being the last transfer. Write type commands include Write Sector (s), Format, and Write Sector Buffer. In addition, the drive microprocessor has the ability to set/reset busy. This is the only method that busy can be cleared. This means that the only way a drive can respond properly to a command, is for the drive microprocessor to be active. When BSY is active, the drive has read and write access to the Task File registers, the Host can only read the Status Register and Alternate Status Register of the Task File. Any attempted "Host" read of a Task File register while BSY is active, results in reading the Status register.

When BSY is inactive, the Host has read and write access to all Task File registers.

## 11.6 Read Operations - (Retries)

The drive will retry read data field operations in the following fashion if it detects an error. This sequence will be repeated up to eight times for a total of 128 retries or until the data is recovered.

1. Initial read.
2. First retry.
3. ECC correction attempt.
4. Servo offset (+70 micro inches), reread.
5. ECC correction attempt.
6. Servo offset (-70 micro inches), reread.
7. ECC correction attempt.
8. Window change 1, reread
9. Nominal window, threshold change, reread.
10. ECC correction attempt.
11. Nominal threshold, reread.
12. Window change 2, reread.
13. ECC correction attempt.
14. Nominal window, reread.
15. Reread.
16. Reread.

If retries are disabled, the drive will retry the operation one time before it reports an error.

## 11.7 Header Retry Algorithm

When an ECC error is detected while reading the header field, 20 read retries are attempted before a header error is returned to the host. If a header is successfully read before the 20 retries are completed, then the header retry counter is reset and the data field is processed. For a hard error in the header field, the total amount of time for 20 retries is 0.34 seconds. Header retries can not be disabled from the interface, nor can the header retry count be changed.

## 11.8 Split ECC

The new generation of Conner drives feature a split sector, that is a 512 byte sector split into two segments. This allows improved error correction performance. The first 245 bytes of the sector are written with their own ECC syndrome which allows for a correction of any single defect of up to 8 consecutive bits. The second 267 bytes of a sector also have their own ECC syndrome which allows an additional defect correction in the second half of the sector. This allows for 1 ECC correction for each half of a sector or up to two for each sector depending on placement.

However some diagnostics expect an uncorrectable error to be reported when there are two defects more than 8 bits apart. This will not happen if the defects are in different segments off the sector, and in that case the improved correction capability will correct both errors. On a read long, the drive returns 512 bytes of data plus 7 bytes of ECC.

# **Appendix A: AT Evaluation Adapter Board**

## **Introduction**

In order to facilitate evaluation and aid those manufacturers interested in quickly getting the AT compatible drive running, Conner Peripherals has developed an adapter board to be used in conjunction with the drive on an AT or equivalent system. The drive requires no special driver program as it works with the existing AT Bios or equivalent. It is hoped that the interface will be incorporated into the motherboard of the AT device or on some other multi-function adapter. The artwork and Bill of Materials are available upon request.

## **Description**

The AT Task File Interface is a set of registers that allows execution of a set of commands via the Host Computer BIOS. The drive implements the Task File on the drive. The adapter board buffers the drive from the Host and does the address decode.

The adapter card decodes the Host I/O addresses 1F0-1F7 and 3F6-3F7. These addresses are set aside for disk drive use in the AT BIOS. The drive will respond to the commands issued by the BIOS.

The floppy drive also responds to address 3F7, bit 7. The adapter card does not drive this bit.

## **Requirements**

The following are required to run the drive:

- Host adapter board
- 40 pin flat cable

## Installation of the Drive and Adapter Card

1. Remove power to the computer.
2. If another hard disk controller is installed, it is necessary to prevent it from responding the addresses 1F0-7 and 3F6-7. It is also necessary to ensure that the controller is electrically disconnected or tri-stated from IRQ14 of the motherboard bus. This may be done either by removing the board, by electrically disconnecting the signals from the interface, or by setting the jumpers of the board to disable the hard disk controller.
3. Insert the board into any available card slot.
4. Configure the Host adaptor for the correct configuration of your computer BIOS.

Jumpers	
E1	Always not installed
E2	Always installed
E3	Always not installed
E4	Always installed

*Note: E3 and E4 are located in a straight line with a pin between them, as shown below. Jumper installed refers to the pin jumpered to the center pin.*

5. Connect power to the drive.
6. Run the DOS Fdisk program to establish DOS partitions.

*Note: DOS 3.2 and below have limitations of 32 megabytes unless a software utility is used to overcome this.*

7. Run the DOS format program by typing "Format C:/S." The volume may be named with the addition of the "/V." The format will be completed and the system transferred if the "/S" option was used. If the "/V" option is used, the system will ask for a volume name.
8. Files can then be copied to the C: drive from the floppy.
9. When the system is rebooted, the system should boot from the hard drive (drive C:) if the A: floppy drive is empty.






Figure A-2. AT Adapter Card Layout

## System Board I/O

System Board I/O							
Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A01	N/C	B01	GND	C01	N/C	D01	N/C
A02	D7	B02	RST DRV	C02	N/C	D02	-IO16
A03	D6	B03	+5V	C03	N/C	D03	N/C
A04	D5	B04	N/C	C04	N/C	D04	N/C
A05	D4	B05	-5V	C05	N/C	D05	N/C
A06	D3	B06	N/C	C06	N/C	D06	N/C
A07	D2	B07	-12V	C07	N/C	D07	IRQ14
A08	D1	B08	N/C	C08	N/C	D08	N/C
A09	D0	B09	+12V	C09	N/C	D09	N/C
A10	N/C	B10	GND	C10	N/C	D10	N/C
A11	AEN	B11	N/C	C11	D8	D11	N/C
A12	N/C	B12	N/C	C12	D9	D12	N/C
A13	N/C	B13	-IOW	C13	D10	D13	N/C
A14	N/C	B14	-IOR	C14	D11	D14	N/C
A15	N/C	B15	N/C	C15	D12	D15	N/C
A16	N/C	B16	N/C	C16	D13	D16	+5V
A17	N/C	B17	N/C	C17	D14	D17	N/C
A18	N/C	B18	N/C	C18	D15	D18	GND
A19	N/C	B19	N/C				
A20	N/C	B20	N/C				
A21	N/C	B21	N/C				
A22	A9	B22	N/C				
A23	A8	B23	N/C				
A24	A7	B24	N/C				
A25	A6	B25	N/C				
A26	A5	B26	N/C				
A27	A4	B27	N/C				
A28	A3	B28	BALE				
A29	A2	B29	+5V				
A30	A1	B30	N/C				
A31	A0	B31	GND				

## Problems

If at power on, the drives spins up but is ignored by the system (indicated by the system taking a long time to boot) it is possible the IRQ14 is not becoming active. Check to make sure that the interrupt is isolated electrically from the original hard disk controller's IRQ13.

If at power on, the drive does not spin up right away or does not spin up until after the computer completes power on, it is possible that RESET is either continually active or is electrically connected to some other signal.

If when taking a directory it is inaccurate or does not change, it is possible that the adapter board is connected to bit 7 when address 3F7 is read.

If the computer completes its power on sequence before the drive is up completely and subsequently gets a 17xx error of some sort, and if a subsequent warm boot is successful, it is possible the BIOS is expecting a different status at power on before the system is ready. Either delay the power on sequence or change the BIOS to expect a 00 status before the drive becomes ready.

Additionally, if the drive does not function as indicated, combinations of jumpers E2, E3 and E4 can be made to determine the correct configuration. An explanation of the jumpers follows:

Jumper E2 enables or disables chip select 1 (CS1). Installed enables it.

Jumper E3 will clear IRQ14 with deassertion of Host SLV/ACT.

Jumper E4 will clear IRQ14 with a status read only.

Care must be exercised with the routing of the power & signal cables. They should not be routed next to the drive PCB or other high frequency or large current switching signals. Improper drive operation can result from improper cable routing.

