

DTI-UM-2760-2

PRICE: \$25.00

USER MANUAL FOR
DATA TRANSLATION, INC.
DEC DUAL HEIGHT
ANALOG INPUT SYSTEMS
DT2762 DT2765
DT2764 DT2765-T

COPYRIGHT 1979

DATA TRANSLATION

4A STRATHMORE ROAD
NATICK, MASSACHUSETTS 01701.

ALL RIGHTS RESERVED. NO PART OF THIS PUBLICATION MAY BE RE-
PRODUCED, STORED IN A RETRIEVAL SYSTEM, OR TRANSMITTED, IN ANY
FORM BY ANY MEANS, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING,
OR OTHER, WITHOUT THE PRIOR WRITTEN PERMISSION OF DATA TRANSLATION,
INC.

INFORMATION FURNISHED BY DATA TRANSLATION IS BELIEVED TO BE ACCURATE AND RELIABLE. HOWEVER, NO RESPONSIBILITY IS ASSUMED BY DATA TRANSLATION FOR ITS USE; NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THIRD PARTIES WHICH MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT RIGHTS OF DATA TRANSLATION, INC.

LSI-11, LSI-11/2, LSI-11/23 AND RT-11 ARE TRADEMARKS OF DIGITAL EQUIPMENT CORPORATION.

DATA TRANSLATION

TABLE OF CONTENTS

<u>CHAPTER 1</u>	<u>Product Description</u>	
1.1	Options	1-1
1.1.1	DT2762	1-1
1.1.2	DT2764	1-1
1.1.3	DT2765	1-1
<u>CHAPTER 2</u>	<u>DT2762 High Level Input System Specifications</u>	
2.1	Analog Inputs	2-1
2.2	Number of Analog Inputs	2-1
2.2.1	Selection of SE/DI	2-1
2.3	Input Range	2-1
2.4	Input Protection	2-1
2.5	Input Impedance	2-1
2.6	Input Bias Current	2-1
2.7	Maximum Input Signal	2-1
2.8	Common Mode Rejection Ratio	2-1
2.9	A/D Specifications	2-1
2.9.1	Resolution	2-1
2.9.2	Linearity	2-2
2.9.3	Inherent Quantizing Error	2-2
2.9.4	Stability	2-2
2.10	Sample and Hold Specifications	2-2
2.10.1	Aperature Uncertainty	2-2
2.11	System Specifications	2-2
2.11.1	System Accuracy	2-2
2.11.2	System Throughput	2-2
2.11.3	Input Noise	2-2
2.12	Power Requirements	2-2
2.13	System Compatibility	2-2
2.14	Physical	2-2
<u>CHAPTER 3</u>	<u>DT2764 Wide Range Input System Specifications</u>	
3.1	Analog Inputs	3-1

TABLE OF CONTENTS

<u>CHAPTER 3</u>			
(cont.)	3.2	Number of Analog Inputs	3-1
	3.2.1	Analog Input Range	3-1
	3.2.2	Analog Input Configuration	3-1
	3.2.3	Input Protection	3-1
	3.2.4	Input Impedance	3-1
	3.2.5	Input Bias Current	3-1
	3.2.6	Maximum Input Signal	3-1
	3.2.7	Common Mode Rejection Ratio	3-1
	3.3	A/D Specifications	3-1
	3.3.1	Resolution	3-1
	3.3.2	Linearity	3-2
	3.3.3	Inherent Quantizing Error	3-2
	3.3.4	Stability	3-2
	3.4	Sample and Hold Specification	3-2
	3.4.1	Aperture Uncertainty	3-2
	3.5	System Specification	3-2
	3.5.1	System Accuracy	3-2
	3.5.2	Throughput Rates	3-2
	3.5.3	Input Noise	3-2
	3.6	Power Requirements	3-2
	3.6.1	DT2764	
	3.7	System Compatibility	3-2
	3.8	Physical	3-3
<u>CHAPTER 4</u>			
	<u>DT2765 Isolated Wide Range Input System Specifications</u>		
	4.0	General	4-1
	4.1	Input Specifications	4-1
	4.2	Amplifier	4-1
	4.3	A/D Converter	4-1
	4.4	Power Requirements	4-2
	4.5	DT2765-T Thermocouple Input	4-2
	4.6	System Compatibility	4-2
	4.7	Physical	4-2

TABLE OF CONTENTS

<u>CHAPTER 5</u>	<u>Programming Specifications</u>	5-1
5.1	DT2762 and DT2764 Programming	5-1
5.1.1	Modes of Operation	5-1
5.1.2	Device Address	5-1
5.1.3	Interrupt Vector Address	5-1
5.1.4	Control and Status Register	5-1
5.1.5	A/D Data Buffer Register (ADCSR) (Read Only)	5-2
	CSR Bit Description	5-3
5.2	DT2765 Programming	5-4
5.2.1	Modes of Operation	5-4
5.2.2	Program I/O	5-4
5.2.3	Interrupt Operation	5-4
5.2.4	Device Address	5-4
5.2.5	Interrupt Vector Address	5-4
5.2.6	Control and Status Register	5-4
5.2.7	A/D Data Buffer Register (ADDBR) (Read Only)	5-5
	CSR Bit Description	5-6
<u>CHAPTER 6</u>	<u>User Configuration</u>	6-1
6.1	Base Address Selection (DT2762, DT2764, DT2765)	6-1
6.2	Vector Address Selection DT2764, DT2765	6-1
6.3	Analog Configuration DT2762	6-2
6.3.1	Ranges	6-2
6.3.1.1	PG Option	6-2
6.3.2	Data Notation	6-3
6.4	Analog Configuration DT2764	6-3
6.4.1	DT2764 Single Ended or Differential Input	6-3
6.4.2	Gain Configuration	6-4
6.4.3	Unipolar/Bipolar Selection DT2764	6-4

TABLE OF CONTENTS

<u>CHAPTER 6</u> (cont.)	6.4.4	Data Notation	6-5
	6.5	Analog Configuration	6-5
	6.5.1	Number of Channels	6-5
	6.5.2	Bipolar - Unipolar Selection	6-5
	6.5.3	Data Notation	6-6
	6.5.4	Gain Configuration - DT2765	6-6
	6.5.5	Programmable Gain Option	6-7
		Figure 6	6-8
<u>CHAPTER 7</u>		<u>Connection of Analog Inputs</u>	
	7.1	Single Ended Inputs - 16 Channels	7-1
	7.2	Pseudo - Differential Inputs - 16 Channels	7-2
	7.3	Differential Inputs - 8 Channels	7-3
	7.4	Isolated Analog Inputs - DT2765	7-4
	7.5	Avoiding Spurious Signals	7-5
	7.5.1	Twisted Pair Input Lines	7-5
	7.5.2	Shielded Input Lines	7-5
	7.5.3	Input Settling with High Source Impedance	7-5
	7.6	Common Mode Rejection Ratio - (CMRR)	7-5
	7.7	User Connections	7-6
	7.7.1	CONN J1 - Channel Expansion - RTCIN	7-6, 7-7
	7.7.2	DT2765/DT2765-T- User Inputs	7-8
	7.8	External Trigger and RTC Inputs	7-8
	7.8.1	Input Signal Characteristics	7-8
	7.8.1.1	EP050 REV D	7-8
	7.8.1.2	EP050 REV E	7-9
<u>CHAPTER 8</u>		<u>Calibration and Testing</u>	
	8.1	Equipment and System Requirements	8-1
	8.2	Loading SP0023 from	

TABLE OF CONTENTS

CHAPTER 8 (Cont.)	8.2.1	Loading Floppy Disk	8-2
	8.3	Using SP0023	- 8-2, 8-3
	8.4	Test Descriptions	8-3
	8.5	SP0023 Program Description	8-4
	8.6	SP0023 Tests	8-5
	8.6.1	Test Description	8-5
	8.6.2	Modes of Operation	8-5
	8.6.3	Calibration	8-6
	8.6.3.1	Calibration of Analog Inputs	8-6
	8.6.3.2	Calibration of Analog Inputs with Programmable Gain Amplifier	8-6
	8.7	Adjustment Values	8-7
	8.7.1	Notes on Full Scale	8-7
	8.7.2	Computing Calibration Values	8-7
	8.7.3	A/D Offset Adjustment Values	8-7
	8.7.4	A/D Range Adjustment Values	8-8

APPENDIX A 4-20mA Input Options

A.1		
A.2	Coding	A-1

APPENDIX B Temperature Compensation Circuit for DT2765-T

Ambient Temperature Compensation Circuit	B-1
--	-----

APPENDIX C SP-0023 Program Listings

APPENDIX D Schematic Drawings

CHAPTER 1

PRODUCT DESCRIPTION

- DT2762 - High level Analog input system with 16 single ended or 8 differential input channels on a standard DEC dual height card.
- DT2772 - High level input expander - Expands the DT2762 to 64 single ended or 32 differential inputs: Packaged on a standard DEC dual height card.
- DT2764 - Wide range analog input systems with 16 single ended or 8 differential input channels as a standard DEC dual input card. Ranges are resistor selectable from 10mV FSR to 10V FSR.
- DT2774 - Wide range input expander - Expands the DT2764 to 64 single ended or 32 differential input. Packaged on a standard DEC dual height card.
- DT2765 - Isolated Wide Range analog inputs system containing 4 channels of isolated analog inputs with dry reed relay flying capacitor multiplexing. Packaged on a standard DEC dual height card.
- DT2775 - Isolated input expander - Expands the DT2765 to 20 channels of analog inputs in groups of eight channels. Packaged on a standard DEC dual height card.

1.1 Options

- 1.1.1 DT2762 - optional features are as follows:

- PG - programmable gain amplifier, gain controlled via software with gains of 1, 2, 4 and 8.
- C - 100 KHz data acquisition module provides 100Khz analog acquisition and concession throughput.

- 1.1.2 DT2764 R - resistor gain selection bit provides resistor for setting gains of 100, 200, 10, 2, 1.

1.1.3 DT2765

- PG - Programmable gain amplifier, gains controlled via software with gains of 1, 10, 100 and 500.
- I - Thermocouple input version, provides input for cold, reference junction compensation.

CHAPTER 2

DT2762 HIGH LEVEL INPUT SYSTEM SPECIFICATIONS

2.1

Analog Inputs

The DT2762 utilizes the DT5701 data acquisition module. This module will accept up to 16 single ended inputs or 8 differential inputs with 12 bit resolution. Expansion channels may be added by the addition of the DT2772 expander module for up to 64 single ended or 32 differential inputs.

2.2

Number of Analog Inputs

DT2762

- 8 channels Differential input (DI)
- 16 channels Single Ended inputs (SE)

DT2762 with DT2772

- 32 channels Differential (DI)
- 64 channels Single Ended (SE)

2.2.1

Selection of SE/DI

Selection of SE or DI must be specified by the user and cannot be changed except by the factory.

2.3

Input Range

0-5V, \pm 5V, 0-10V, \pm 10V two's compliment, or offset binary notation.

2.4

Input Protection

Inputs are current limited and protected to \pm 35V overvoltage without damage.

2.5

Input Impedance

100 MOHM, 10pF - "OFF" Channels

100 MOHM, 100pF - "ON" Channels

2.6

Input Bias Current

15nA @ 25°C

2.7

Maximum Input Signal

\pm 10.5V Signal & Common Mode Voltage

2.8

Common Mode Rejection Ratio

80db @ 5V range

100db @ 10mV range

2.9

A/D Specifications

2.9.1

Resolution

12-bits Unipolar

11-bits + Sign Bipolar

- 2.9.2 Linearity
 $\pm \frac{1}{2}$ LSB
- 2.9.3 Inherent Quantizing Error
 $\pm \frac{1}{2}$ LSB
- 2.9.4 Stability
 $\pm 25\text{ppm}/^{\circ}\text{C}$ FSR
- 2.10 Sample and Hold Specification
- 2.10.1 Aperature Uncertainty
 Less than 10nS
- 2.11 System Specifications
- 2.11.1 System Accuracy
 $\pm 0.03\%$ FSR
- 2.11.2 System Throughput
The throughput is defined as the time interval from a start A/D convert to an A/D Done bit set. It does not include overhead of program to retrieve data.
Throughput = 35KHz or 28.5 uSEC
 = 100KHz or 10 uSEC optional
- 2.11.3 Input Noise
2uV RMS R.T.I.
- 2.12 Power Requirements
+5V @ 1.5A , 5%
- 2.13 System Compatibility
Standard DEC QBus compatible. DC Bus load = 1
- 2.14 Physical
Contained on a standard DEC dual height card for compatibility LSI-11, LSI-11/2 and LSI-11/23 systems.

CHAPTER 3

DT2764 WIDE RANGE INPUT SYSTEM SPECIFICATIONS

3.1

Analog Inputs

The DT2764 products utilize the Data Translation DT5702 12-bit data acquisition module. Expansion beyond 16 channels SE or 8 channels DI is accomplished with the DT2774 expander boards.

3.2

Number of Analog Inputs

- | | | |
|--------------------|---|--------------------------------------|
| DT2764 | - | 8 Channels DI, 16 Channels SE |
| DT2764 with DT2774 | - | Up to 32 Channels DI, 64 Channels SE |

3.2.1

Analog Input Range

- | | | |
|--------|---|---|
| DT2764 | - | From 10mV to 10V Full Scale |
| | | From $\pm 10mV$ to $\pm 10V$ Full Scale |
- Ranger selectable via external resistor.

3.2.2

Analog Input Configuration

Analog inputs may be user selectable for Single Ended or Differential Input configuration. This selection is via jumpers on the board.

3.2.3

Input Protection

Inputs are current limited and protected to $\pm 15V$ overvoltage without damage.

3.2.4

Input Impedance

- 100 MOHM, 10pF - "OFF" Channels
100 MOHM, 100pF - "ON" Channels

3.2.5

Input Bias Current

15nA @ 25°C

3.2.6

Maximum Input Signal

$\pm 10.5V$ Signal & Common Mode Voltage

3.2.7

Common Mode Rejection Ratio

80db @ 10V range
100db @ 10mV range

3.3

A/D Specifications

3.3.1

Resolution

12-bits Unipolar
11-bits + Sign Bipolar

- 3.3.2 Linearity
 $\pm\frac{1}{2}$ LSB
- 3.3.3 Inherent Quantizing Error
 $\pm\frac{1}{2}$ LSB
- 3.3.4 Stability
 $\pm 25 \text{ppm}/^{\circ}\text{C}$ FSR
- 3.4 Sample and Hold Specification
- 3.4.1 Aperture Uncertainty
10nSec
- 3.5 System Specification
- 3.5.1 System Accuracy
The system accuracy is dependent upon the gain of the system as follows:

GAIN	ACCURACY (BIPOLAR)	THROUGHPUT (KHz)
1	$\pm 0.03\%$	31
2	$\pm 0.03\%$	31
4	$\pm 0.03\%$	31
10	$\pm 0.03\%$	31
100	$\pm 0.05\%$	16.75
200	$\pm 0.07\%$	11.1
400	$\pm 0.08\%$	7.1
1000	$\pm 0.1\%$	3.7

(Table 3.5.1 Gain Parameters)

- 3.5.2 Throughput Rates
The system throughput is again dependent upon the gain of the system. Table 3.5.1 shows the throughput versus gain. This throughput is set via an external capacitor by the user.
- 3.5.3 Input Noise
2uV RMS
- 3.6 Power Requirements
- 3.6.1 DT2764 - +5V @ 1.5A, 5%
- 3.7 System Compatibility
Standard DEC Q-Bus compatible, DC Bus load =1.

3.8

Physical

Contained on a standard DEC dual height card for compatibility with LSI-11, LSI-11/2 and LSI-11/23 systems.

CHAPTER 4

DT2765 ISOLATED WIDE RANGE INPUT SYSTEM SPECIFICATIONS

4.0	<u>General</u>	The DT2765 series systems are Q-BUS compatible isolated wide range analog input systems. The input multiplexer is isolated via a flying capacitor technique utilizing dry reed relays. The system uses a DT5703 4 channel isolated data acquisition module. Expansion to 20 channels accomplished using the DT2775 expansion card.		
4.1	<u>Input Specification</u>			
4.1.1	Number of Analog Inputs	4 Differential, 12 channels with expander card.		
4.1.2	Common mode voltage range	$\pm 250V$ DC max		
4.1.3	Common mode rejection ratio	126db @ 60Hz with 1K unbalance		
4.1.4	Input impedance	Power On Power Off	10 Megohms 100 Megohms	
4.1.5	Zero offset channel to channel		$\pm 10\mu V$	
4.1.6	Input filter		1.5Hz	
4.1.7	Throughput Rate	Random Mode	20 conversions per sec.	
4.1.8	Differential Input Voltage		15V DC max, or 100V for 10mS max.	
4.2	<u>Amplifier</u>			
4.2.1	Offset voltage	Adjustable to Zero		
4.2.2	Offset voltage TC		$\pm 3\mu V/{}^{\circ}C$	
4.2.3	Gain TC		$\pm 10ppm/{}^{\circ}C$	
4.2.4	Gain Range	Gain of 1 to 1000 where, $G = 1 + \frac{20,000}{R_{ext}}$		
4.2.5	Bias Current	$\theta 25^{\circ}C$ $\theta 70^{\circ}C$	50pA 1.2nA	
4.2.6	Input Noise	$\theta 15KHz$ BW	5uV rms	
4.3	<u>A/D Converter</u>			

4.3.1	Resolution		12 bits
4.3.2	Linearity		$\pm \frac{1}{2}$ LSB
4.3.3	Quantizing Error		$\pm \frac{1}{2}$ LSB
4.3.4	Range	Unipolar Bipolar	0 to +5V or 0 to 10V +5V ±10V) DT2725/15V
4.3.5	Temperature Coefficient	Zero Full Scale	$\pm 20\mu V/^{\circ}C$ $\pm 30ppm/^{\circ}C$
4.4	Power Requirements		
4.4.1	DT2765	+5V @ 1.5A	5%
4.5	<u>DT2765-T Thermocouple Input</u>		
4.5.1	<u>Compensation Input Specification - DT2765-T</u>		The DT2765-T version allows connection of a compensation circuit for providing thermocouple cold junction compensation.
4.5.2	<u>Input Connection</u>		The compensation inputs are connected at connector J1 Pins 15 COMP IN HI 16 COMP IN LO
4.5.3	<u>Input Impedance - 100 Ohms</u>		
4.5.4	<u>Compensation Requirements</u>		Type J IRON/CONSTANTINE 50 $\mu V/^{\circ}C$ Type T COPPER/CONSTANTINE 40 $\mu V/^{\circ}C$ Type K Chromel/Alumel 40 $\mu V/^{\circ}C$
			For application circuit see Appendix
4.6	<u>System Compatibility - Standard DEC</u>		
	Q-Bus compatible		
	DC Bus Load - 1		
4.7	<u>Physical</u>		
	Standard DEC dual height card for compatibility with LSI-11, LSI-11/2 or LSI-11/23 systems.		

CHAPTER 5

PROGRAMMING SPECIFICATIONS

Data Translation interfaces are designed to meet the requirements of standard DEC interfaces. As such they are structured around a Control and Status register for complete software control of the interface.

5.1 DT2762 and DT2764 Programming.

5.1.1 Modes of Operation.

This series can operate in a number of operating modes, as follows:

Program I/O - In this mode standard LSI-11 instructions can access and control the A/D components on the interface. A start A/D conversion can be accomplished by two ways:

1. Set A/D Start Bit (Bit 0) ADCSR
2. External Triggers or Real Time Clock input.

Interrupt - In many real time applications the program does not want to dedicate itself to taking analog measurements. In this case the interface can be enabled to produce a program interrupt on the condition A/D Done. An interrupt may also be produced on the Error bit (Bit 15 ADCSR).

5.1.2 Device Address

The DT2762 device address is selectable via a dip switch. Device address may be assigned between 170000_8 and 177774_8 . The order of address is as follows, once a base address has been set in the switch:


A/D Control and Status Register (ADCSR) - Base
A/D Data Buffer Register (ADDBR) - Base + 2 (Read Only)

5.1.3 Interrupt Vector Address

The vector address is set via a dip switch pack, they are selectable in increments of 10_8 . There are two Interrupts A/D DONE, and ERROR. (See 5.1.4 CSR descriptions).


A/D DONE = BASE VECTOR
ERROR = BASE VECTOR + 4

5.1.4 Control and Status Register



5.1.5 A/D DATA BUFFER REGISTER (ADDBR) (READ ONLY)

This location contains the A/D data, the format is as follows:



CSR BIT DESCRIPTIONS: Note:

BIT #	NAME	DESCRIPTION															
15	ERROR	<p>READ/WRITE - Indicates an error set by one of the following conditions.</p> <ol style="list-style-type: none"> 1. Attempting an external start or clock start during MUX settling. 2. Attempting a start while conversion in process. 3. Attempting any start while the A/D Done bit is set. <p>Cleared by Processor and Init.</p>															
14	ERROR INT. ENABLE	READ/WRITE - When set enables an Interrupt on Error Bit. Cleared by INIT.															
13-8	MULTIPLEXER ADDRESS	READ/WRITE - Six MUX channel address bits for addressing up to 64 channels.															
7	A/D DONE	READ ONLY - Set by end of conversion reset by read A/D data. Cleared by INIT.															
6	DONE INT. ENABLE	READ/WRITE - When set will enable interrupts from A/D done. Cleared by INIT.															
5	RTC ENB	READ/WRITE - Real time clock enable when set this bit allows start conversion from the real time clock															
4	EXT TRIG ENB	READ/WRITE - When set this bit allows start conversion from an external trigger source.															
3-2	GAIN SELECT	READ/WRITE - These bits provide the gain select information.															
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>BIT 3 (GS1)</th> <th>2 (GS0)</th> <th>GAIN</th> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>2</td> </tr> <tr> <td>1</td> <td>0</td> <td>4</td> </tr> <tr> <td>1</td> <td>1</td> <td>8</td> </tr> </table>			BIT 3 (GS1)	2 (GS0)	GAIN	0	0	1	0	1	2	1	0	4	1	1	8
BIT 3 (GS1)	2 (GS0)	GAIN															
0	0	1															
0	1	2															
1	0	4															
1	1	8															
0	A/D START	WRITE/ONLY - Initiates a conversion when set, cleared by internal logic after start conversion, will always read back as a 0.															

5.2 DT2765 Programming

5.2.1 Modes of Operation

The DT2765 can operate in a number of operating modes, as follows.

5.2.2 Program I/O

In this mode standard LSI-11 instructions can access and control the A/D on the interface. Start A/D conversion is accomplished by loading the MUX channel in the CSR.

5.2.3 Interrupt Operation

In many real time applications the computer does not want to be dedicated to taking analog measurements. Then the Interrupt on A/D done bit is utilized.

5.2.4 Device Address


The DT2765 device address is selectable via a dip switch. Device Address may be assigned between 170000_8 and 177774_8 . The order of the address is as follows, once a base address has been set in A/D Control and Status Register (ADCSR) - Base
A/D Data Buffer Register (ADDBR) - Base + 2 (Read only).

5.2.5 Interrupt Vector Address

The vector address is set via a dip switch pack, and are selectable in increments of 10_8 . There are two interrupts; A/D DONE, and ERROR.


$$\begin{array}{ll} \text{A/D DONE} & = \text{BASE VECTOR} \\ \text{ERROR} & = \text{BASE VECTOR} + 4 \end{array}$$

5.2.6 Control and Status Register



5.2.7 A/D DATA BUFFER REGISTER (ADDBR) READ ONLY

This location contains the A/D data, the format is as follows:



CSR BIT DESCRIPTIONS: NOTE:

BIT #	NAME	DESCRIPTION															
15	ERROR (NOT USED IN DT2765)	Cleared by INIT															
14	ERROR INT. ENABLE	READ/WRITE - When set Enables an Interrupt on Error Bit. Cleared by INIT															
13-8	MULTIPLEXER ADDRESS	READ/WRITE - Six MUX channel address bits for addressing up to 64 channels. Will start an A/D conversion upon loading new MUX channel.															
7	A/D DONE	READ ONLY - Set by end of conversion reset by read A/D data. Cleared by INIT.															
6	EN INTERRUPT DONE	READ/WRITE - When set will enable interrupts from A/D done. Cleared by INIT															
5,4	NOT USED ON DT2765																
3-2	GAIN SELECT	READ/WRITE - These bits provide the gain select information: <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>BIT 3 (GS1)</th> <th>2 (GS0)</th> <th>GAIN</th> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>10</td> </tr> <tr> <td>1</td> <td>0</td> <td>100</td> </tr> <tr> <td>1</td> <td>1</td> <td>500</td> </tr> </table>	BIT 3 (GS1)	2 (GS0)	GAIN	0	0	1	0	1	10	1	0	100	1	1	500
BIT 3 (GS1)	2 (GS0)	GAIN															
0	0	1															
0	1	10															
1	0	100															
1	1	500															
1,0	NOT USED																

NOTE: All instructions that modify the upper Byte of the CSR will cause a start A/D conversion.

CHAPTER 6
USER CONFIGURATION

6.1 Base Address Selection (DT2762, DT2764, DT2765)

The Base Address which is the I/O address assigned to the Control-Status Register (CSR) is user selectable by means of DIP switches SW1 and SW2 located near the bus interface logic as shown in Appendix E. The A/D Data Buffer Register address is then two locations greater than the CSR (Base) address. The DIP switches allow the user to set the base address anywhere in the 170000_8 - 177774_8 address space in increments of 4_8 . The recommended base address for the DT2760 series is 177000_8 and is the address set at the factory. Figure 6.1 shows how switches SW1 and SW2 must be set to generate this base address.




Figure 6.1
Switch Setting for Base Address of 177000_8

As shown in Figure 6.1 a switch in the "ON" position represents a "1" in the corresponding bit location and a switch in the "OFF" position represents a "0" in the corresponding bit location.

6.2 Vector Address Selection - DT2764, DT2765

The DT2760 series systems are capable of generating two distinct interrupt vectors to the LSI-11 processor. These interrupts can occur when:

1. A/D Done is set
2. Error is set

Each of these two events can generate a unique interrupt to the

6.2 processor with the internal priority being arranged such that the A/D Done interrupt has the higher priority of the two if both occur simultaneously and are both enabled. The interrupt vector address in the 000_8 - 770_8 vector address space in 10_8 increments. The interrupt vector of the Error Interrupt is then always 4_8 locations higher than the A/D Done interrupt vector address. The recommended interrupt vector address for the DT2760 series is 130_8 and is set to that value at the factory. Figure 6.2 shows how switch SW2 must be set to generate this address.




Figure 6.2
Switch Setting for Vector Address of 130_8

6.3 Analog Configuration DT2762

Factory Supplied Range - $\pm 10V$ FSR 2's Complement Notation.

6.3.1 Ranges

The DT2762 is a high level system only and can be configured for the following ranges and data formats. The ranges are selectable via wire wrap posts and $\pm 10V$ 2's complement is installed in etch on the board.

RANGE	CONNECT JUMPER
0-10V	1 and 2
$\pm 10V$	2 and 4
0-5V	3 and 4
$\pm 5V$	1 and 3

NOTE: The user must cut the jumpers which are already etched at pins 2, 4, 5 to change ranges from the factory supplied $\pm 10V$, 2's complement.

NOTE: The jumpers are located at the handle end of the board. Installing a jumper requires wire wrapping across a pair of pins as marked in Fig. 6.

6.3.1.1 PG Option

When the programmable gain option is installed the DT2762 must be set for $\pm 10V$ or 0 to 10V coding only.

6.3.1.1 PG Option

(Cont.) Thus the ranges with PG option are:

GAIN = 1 - 10V
 2 - 5V
 4 - 2.5V
 8 - 1.25V

6.3.2 Data Notation

Parallel digital outputs are provided in binary code. A unipolar input (0 to 10V, 0 to 5V) signal should be jumpered to produce a straight binary output. A Bipolar input (+5V, +10V) can be jumpered to produce offset binary coding or 2's complement code.

CODING JUMPERS

BINARY NOTATION - CONNECT JUMPER 6

2's COMPLEMENT - CONNECT JUMPER 5

CODE	10V FULL SCALE	20V FULL SCALE	16 BIT OUTPUT CODE (OCTAL)
BINARY	+9.9976V 0.0000V		007777 000000
OFFSET BINARY	+4.9976V 0.0000V -5.0000V	+9.9951V 0.0000V -10.0000V	007777 004000 000000
2'S COMPLEMENT	+4.9976V 0.0000V -5.0000V	+9.9951V 0.0000V -10.0000V	003777 000000 174000

CODING TABLE

6.4 Analog Configuration DT2764

Factory Supplied - $\pm 10\text{mV}$ FSR 2's Complement notation differential inputs.

6.4.1 DT2764 Single Ended or Differential Input

The DT2764 can be user configured for SE or DI operation as follows:

JUMPERS

SE (16 channels)	P1 to P2
DI (8 channels)	P2 to P3, P4 to P5.

NOTE: The user must cut the jumper in etch at P2 to P3, P4 to P5 to change from DI operation to SE operation

6.4.2 Gain Configuration - DT2764 - Gains from 1 to 1000

The INSTRUMENTATION AMPLIFIER may be programmed for a gain between 1 and 1000. Because the A/D has an input voltage range of either 0 to + 10V volts, or \pm 10 volts, the gain of the INSTRUMENTATION AMPLIFIER will determine the input signal voltage range to be digitized. At a gain of 1000, the input signal range for full scale would be 10mV. For a gain of 1, no external resistor need be added, since the instrumentation amplifier has been set to this gain internally. The gain equation for the INSTRUMENTATION AMPLIFIER is:

$$G = 1 + \frac{20,000}{R_G} \quad \text{or} \quad R_G = \frac{20,000}{G-1}$$

The table shows a chart of resistors and capacitors for setting the gain and timing.

CHART OF INPUT RANGE PARAMETERS

INPUT RANGE	GAIN	Rg (Ohms)	Ct	AMP SETTLING TIME	SYSTEM ACCURACY	THROUGHPUT
$\pm 10\text{mV}$	1000	20.02	0.015uf	250us	$\pm 0.1\%$	3.7KHz
$\pm 25\text{mV}$	400	50.13	6800pf	120us	$\pm 0.08\%$	7.1KHz
$\pm 50\text{mV}$	200	100.5	3300pf	70us	$\pm 0.07\%$	11.1KHz
$\pm 100\text{mV}$	100	202.0	150pf	40us	$\pm 0.05\%$	16.75KHz
± 1.0 Volt	10	2222	None	12us	$\pm 0.03\%$	31KHz
± 2.5 Volts	4	6667	None	12us	$\pm 0.03\%$	31KHz
± 5.0 Volts	2	20.0K	None	12us	$\pm 0.03\%$	31KHz
± 10.0 Volts	1	None	None	12us	$\pm 0.03\%$	31KHz

NOTE: THROUGHPUT = AMP SETTLING TIME + 20 USEC A/D CONVERSION TIME.

6.4.3 Unipolar/Bipolar Selection - DT2764

The DT2764 can be configured for Unipolar (0 to F.S.) or Bipolar (\pm F.S.) operation.

CONNECT JUMPERS	
UNIPOLAR 0 TO F.S.	1 and 2
BIPOLAR \pm F.S.	2 and 4

NOTE: The user must cut the jumper in etch at 2 and 4 to change the range from Bipolar to Unipolar.

6.4.4 Data Notation

Parallel digital outputs are provided in binary code. A unipolar input (0 to F.S.) should be jumpered to produce a straight binary output. A Bipolar input (\pm F.S.) can be jumpered to produce offset binary coding or 2's complement coding.

CODING JUMPERS

BINARY NOTATION - CONNECT JUMPERS 6
2's COMPLEMENT - CONNECT JUMPER 5

CODE	RANGE	16 BIT BINARY CODE
Binary	+ F.S. 0	007777 000000
Offsett Binary	+ F.S. 0 - F.S.	007777 004000 000000
2's COMPLEM ENT	+ F.S. 0 - F.S.	003777 000000 174000

6.5 Analog Configuration

DT2765 isolated wide range analog input system.

Factory Supplied \pm 10mV F.S.R. 2's complement notation unless PG option is installed then range is set by program control.

6.5.1 Number of Channels

The DT2765 is strictly a 4 channel isolated analog input system. The inputs are fully isolated via a flying capacitor dry reed multiplexer. Expansion beyond 4 channels is accomplished by the addition of the DT2775 dual height expander module. All inputs are fully differential.

6.5.2 Bipolar - Unipolar Selection

The DT2765 can be configured for Bipolar (\pm F.S.) or Unipolar (0 to F.S.) operation.

	CONNECT JUMPERS
UNIPOLAR 0 to F.S.	1 and 2
BIPOLAR \pm F.S.	2 and 4

NOTE: The user must cut the jumper in etch at 2 and 4 to change the range from Bipolar to Unipolar.

6.5.3 Data Notation

Parallel digital outputs are provided in binary code. -A Uni-polar input should be jumpered to produce a straight binary output. A Bipolar input(±F.S.) can be jumpered to produce offset binary coding or 2's complement coding.

CODING JUMPERS

BINARY NOTATION - CONNECT JUMPER 6

2's COMPLEMENT - CONNECT JUMPER 5

CODE	RANGE	16 BIT BINARY CODE (OCTAL)
BINARY	+F.S. 0	007777 000000
OFFSET BINARY	+F.S. 0 -F.S.	007777 004000 000000
2's COMPLEMENT	+F.S. 0 -F.S.	003777 000000 174000

6.5.4 Gain Configuration - DT2765 - Gains from 1 to 1000

The INSTRUMENTATION AMPLIFIER may be programmed for a gain between 1 and 1000. Because the A/D has an input voltage range of either 0 to +10V volts, or ±10 volts, the gain of the INSTRUMENTATION AMPLIFIER will determine the input signal voltage range to be digitized. At a gain of 1000, the input signal range for full scale would be 10mV. For a gain of 1, no external resistor need be added, since the instrumentation amplifier has been set to this gain internally. The gain equation for the INSTRUMENTATION AMPLIFIER is:

$$G = 1 + \frac{20,000}{R_G} \quad \text{or} \quad R_G = \frac{20,000}{G-1}$$


The table shows a chart of resistors for setting the gain.

INPUT RANGE	GAIN	OHMS	SYSTEM ACCURACY
$\pm 10\text{mV}$	1000	20.02	+0.1%
$\pm 25\text{mV}$	400	50.13	+0.08%
$\pm 50\text{mV}$	200	100.5	+.07%
$\pm 100\text{mV}$	100	202.0	+.05%
$\pm 1.0 \text{ Volt}$	10	2222	+.03%
$\pm 2.5 \text{ Volts}$	4	6667	+.03%
$\pm 5.0 \text{ Volts}$	2	20.0K	+.03%
$\pm 10.0 \text{ Volts}$	1	None	+.03%

6.5.5 Programmable gain option.

The DT2765 can be configured with a programmable gain amplifier. In this case the range must be set for 10V and the gains can be programmed as follows:

GAIN	RANGE
1	10V
10	1V
100	100mV
500	20mV



DT2762

CONFIGURATION DIAGRAM

Figure 6

CHAPTER 7
CONNECTION OF ANALOG INPUTS

Table 7.1 shows the various models and the connection schemes available.

MODEL	SE/DI JUMPER SELECTABLE	NUMBER OF INPUTS.
DT2762-SE	NO	16
DT2762 - DI	NO	8
DT2764	YES	16 SE 8 DI
DT2765	NO	4 DI (ISOLATED)

7.1 Single Ended Inputs - 16 Channels

Single ended analog inputs - Single ended connections are those which have a common side that is referenced back to analog common of the system. The advantage of this scheme is that the user gets twice the number of channels in the same space. The major disadvantage is that the user gives up any common mode rejection he might obtain from a differential system.

Recommendations:

High level inputs, greater than 1V.
 Short lead lengths, less than 15 ft.




Fig 7.1 Single Ended Inputs

Fig. 7.1 Single Ended Inputs (continued)

Where VCM = Common Mode Voltage

7.2 Pseudo - Differential Inputs - 16 Channels.

Pseudo - Differential mode can be utilized with a single ended system if the user has all input sensors referenced to a common ground point. In this manner the input instrumentation amplifier can reject common mode noise. This is possible since the AMP LO input is brought out to connector J1 for user connection. The following diagram illustrates -

Recommendation:

Input Ranges: 100mV to 10V
Lead Lengths- less than 25 ft.




Fig. 7.2 PSEUDO-DIFFERENTIAL

7.3 Differential Inputs - 8 Channels

Differential Inputs - when the differential input scheme is utilized, there are two switches per channel, thus the number of channels are cut in half. The benefits are that common mode voltages, i.e. voltages appearing on both sides of the source simultaneously can be rejected by the differential input instrumentation amplifier. This CMR accounts for a much quieter system. The amount of CMRR depends on how well balanced the instrumentation amplifier is.

Recommendations:

Input Ranges:	10mV to 10V
Lead Lengths:	As required by user
Lead Type:	Twisted Pair (Low Level) Shielded Input line.




Fig. 7.3 DIFFERENTIAL INPUT CONNECTION

7.4 Isolated Analog Inputs - DT2765

The DT2765 provides four (4) isolated input channels via a dry reed flying capacitor multiplexer. Since the inputs are isolated there need not be any connection of system ground to input signal reference.




Fig 7.4 Isolated Analog Input.

7.5 Avoiding Spurious Signals

In order to obtain the best performance from a system, certain guidelines in connecting analog signals to the system should be utilized. These guidelines and precautions will minimize the pickup of electrical noise by measuring circuits.

7.5.1 Twisted Pair Input Lines

The effects of magnetic coupling on the input signals may be reduced for differential input configuration by twisting the signal and return lines. This is effective since the inductive pickup voltages on the two lines tend to match, thus not having an effect on the measurement. This is not the case for a ground referenced single ended system.

7.5.2 Shielded Input Lines

The effects of electrostatic coupling may be reduced by shielding the input lines. This becomes important if the source has a high impedance. The shield should only be tied to ground at the instrument end. This will prevent ground loop currents.

7.5.3 Input Settling with High Source Impedance

Solid state multiplexers inject a small amount of charge into the input lines when channels are switched. This can cause a transient error due to the input source impedance time constants. All Data Translation systems allow for input settling upon new channel selection. The settling time varies for the different input systems available.

Normally, the control logic allows sufficient time for this charge to settle to less than $\frac{1}{2}$ LSB of error (nine time constants to .012 percent). However, more time may be needed when the multiplexer is switching an input channel with high source impedance, particularly when large amounts of shunt capacitance exists in the interconnecting cables. Source impedance/cable shunt capacitance products greater than 1 uSec (1K-1000PF) on 30KHz units should be avoided for less than $\frac{1}{2}$ LSB error. Assuming a twisted pair cable capacitance of 50 PF/foot and 1K ohm source impedance this translates into a maximum run of twenty feet on 30KHz models. Note also that settling errors can be minimized by increasing the internal time out with an external capacitor C_t (\approx 60PF per uSec).

7.6 Common Mode Rejection Ratio - (CMRR)

The CMRR of a system is defined as the ratio of output voltage from the instrumentation amplifier to the voltage which is common to both sides of the differential input amplifier. This ratio is given in units of decibels.

7.6 For example, the specification for CMRR on Data Translation's
(Cont.) wide range interface is 100db at 60HZ at a gain of 1000. Thus
with a CMV of 10 volts, the V out of the amplifier at a gain of
1000 should be:

$$CMRR = 20 \log_{10} \left(\frac{CMV}{V_{OUT}/A} \right)$$

Where CMRR = common mode rejection in db

CMV = common mode voltage

V_{OUT} = The change in the amplifier output voltage
due to the CMV.

A = Amplifier gain

$$100 = 20 \log_{10} \left(\frac{CMV}{V_{OUT}/A} \right)$$

$$\text{Antilog } \frac{100}{20} = \frac{10^4}{V_{OUT}/1000}$$

$$10^5 = \frac{10^4}{V_{OUT}}$$


$$V_{OUT} = 10^{-1} \text{ V.}$$

Thus with a CMV of 10 volts, the output of the instrumentation
amplifier is 100 millivolts.

7.7 User Connections

User connections are via a 20 pin connector.

Mass terminated connections can be made to either flat ribbon
cable or twisted pair cable.



7.7.1 CONN J1 - Channel Expansion - RTCIN

Connector J1 is utilized for expansion of input channels via
expander loads DT2772, DT2774 and DT2775. Also contained on
this connector is the Real Time Clock input RTCINL.

J1 CONNECTOR - EXPANSION CONNECTOR			
Pin	Signal Name	Pin	Signal Name
1	MX0H	2	MX1H
3	MX2H	4	MX3H
5	MX4H	6	MX5H
7	MXENB	8	SE/DI
9	RTC INL	10	D GND
11	DGND	12	
13	AGND	14	A GND
15	MXOUT HI	16	MXOUT LO
17	AGND	18	-15V
19	AGND	20	+15V

7.7.2 CONN - J2 Analog Inputs

CONN J2 - DT2762/DT2764 SINGLE ENDED INPUTS			
Pin	Signal	Pin	Signal
1	CH0	11	CH5
2	CH8	12	CH13
3	CH1	13	CH6
4	CH9	14	CH14
5	CH2	15	CH7
6	CH10	16	CH15
7	CH3	17	AGND
8	CH11	18	AMPLO
9	CH4	19	EXT TRIG L
10	CH12	20	D. GND.

CONN J2 - DT2762/DT2764 Differential Inputs

Pin	Signal	Pin	Signal
1	CH0	11	CH5
2	RET0	12	RET5
3	CH1	13	CH6
4	RET1	14	RET6
5	CH2	15	CH7
6	RET2	16	RET7
7	CH3	17	AGND
8	RET3	18	AMPLO
9	CH4	19	EXT TRIG L
10	RET4	20	D. GND

7.7.2 DT2765/DT2765-T - User Inputs
 (Cont.)

CONN J2 - ISOLATED DIFFERENTIAL INPUTS			
Pin	Signal	Pin	Signal
1	CHO HI	11	
2	CHO LO	12	
3		13	CH3 HI
4		14	CH3 LO
5	CHI HI	15	COMPIN HI
6	CHI LO	16	COMPIN LO
7		17	A. GND
8		18	AMP LO
9	CH2 HI	19	EXT. TRIG LO
10	CH2 LO	20	D. GND

7.8 External Trigger and RTC Inputs

This series of analog interfaces allow the user to externally trigger the conversion. Thus allowing synchronization of conversion to real word or a real time clock input. Data Translation can supply the user with a KVV11-A equivalent module, the DT2769 real time clock module.

7.8.1 Input Signal Characteristics

7.8.1.1 EP050 REV.D.

For this revision the RTCIN inputs and the EXT TRIG inputs are different.

EXT TRIG L Input - CONN J2 PIN 19

DIGITAL GROUND - CONN J2 PIN 20

- TTL compatible, 1 unit LOAD
- Positive pulse, 100 MSEC to 2μSEC duration.
- Trigger on high to low transition.

RTC INL INPUT - CONN J1 PIN 9

DIGITAL GROUND - CONN J1 PIN 10

- 7.8.1.1 - TTL or CMOS input compatible
(Cont.)


- Source current < 10 μ A
- Sink current < 10 μ A
- LO THRESHOLD < 0.8V
- HI THRESHOLD > 2.4V
- MAX HI VOLTAGE 11V MAX.
- Pulse input - Hi to low pulse duration 200NSEC to 2 μ SEC.
- Trigger on LO to HI transition.

7.8.1.2 EPO50 REV E

This revision has both inputs with identical electrical characteristics.

Electrical Characteristics

- TTL or CMOS compatible
- Source current, less than 10 μ A
- Sink current, less than 10 μ A
- LOW THRESHOLD, less than 0.8V
- HIGH THRESHOLD, greater than 2.4V
- MAX. HIGH VOLTAGE, 11V
- Pulse input, High to low pulse with a duration between 200NSEC and 2 μ SEC.
- Trigger on Low to High transition.



Connections

RTCINL - CONN J1 PIN 9,
or Wire Wrap Pin (see appendix E)

EXTTRIGL - CONN J2 PIN 19,
or Wire Wrap Pin (see appendix E)

A special wire is supplied with every DT2769 real time clock board to allow easy connection between the DT2769 output and the DT2760 series analog input board.

CHAPTER 8

CALIBRATION AND TESTING

8.1 Equipment and System Requirements

In order to assist the user in testing the operation of the DT2760 series interfaces, Data Translation has developed a comprehensive software diagnostic aid designated SP0023. This software is provided in either of the two media: Paper tape for minimum, paper tape based LSI-11 Systems, or Floppy Disks for more sophisticated RT-11 Systems. The system and test equipment requirements for this software are given below:

- SP0023 - DT2762
- DT2764
- SP0029 - DT2765

SP0023/SP0029 System Requirements

Paper Tape:

KD11-F (LSI-11) processor, ECO #10 or greater

or

KD11-HA (LSI-11/2) processor

Minimum of 4K words RAM

Serial Interface at Standard DEC console address

Paper tape reader

Data Translation DT2760 series interface.

Floppy Disk

KD11-F (LSI-11) processor, ECO #10 or greater

or

KD11-HA (LSI-11/2) processor

Minimum of 8K words RAM

System console terminal at standard DEC console address

DEC compatible dual floppy disc drive system

RT-11 operating system (Version 2 or Version 3)

Data Translation DT2760 series interface

Test Equipment Requirements

10MHz or greater bandwidth oscilloscope

Laboratory quality voltage standard.

8.2 Loading SP0023/SP0029 from Paper Tape

This software is supplied in PDP-11 absolute loader format. To load this release into memory the following steps must be taken:

1. Load the LSI-11 absolute loader (see DEC documentation for information on this.)
2. Place the paper tape in the paper tape reader.
3. Start the absolute loader at location XXX500 where XXX is determined by the following table: (See 8-2)

8.2 Loading SP0023 /SP0029 from Paper Tape
(Cont.)

<u>SYSTEM MEMORY SIZE</u>	<u>XXX</u>
4K	017
8K	037
12K	057
16K	077
20K	017
24K	137
- 28K or greater	157

Following this procedure will cause SP0023 to be loaded into memory and executed.

8.2.1 Loading Floppy Disk

The SP0023 on SP0029 diskette contain an RT-11 memory image file called SP0023.SAV. This is a linked and executable version of SP0023. To load and execute SP0023 the user should boot up RT-11 in the usual way with the system disk in drive 0. When RT-11 comes up the user should insert the SP0023 disk into drive 1 and type the following command string to the RT-11 monitor;

.RUN DX1:SP0023 (Return)

This will cause SP0023 to be loaded and executed, at this time the SP0023 monitor will have control of the system and RT-11 will be prevented from interfacing.

8.3 Using SP0023 /SP0029

SP0023/SP0029 is a stand-alone software diagnostic package that allows the user to test Data Translation's dual-height series of LSI-11 interface cards. The test program does not need RT-11 once it has been loaded and in fact it flushes RT-11 from the system after it has loaded. To allow the user to control the testing procedure a monitor has been included that interfaces to the user. When SP0023/SP0029 is brought up this monitor is automatically entered. On start up the resident monitor prints out the directory of the various Data Translation interface boards that can be tested followed by the monitor prompt character ">" (a right angle-bracket). At this point the user should set the desired model number to be tested using the MODEL command, for example:

>Model (Space) DT2762 (Return)

would set up the program to test the DT2762 Analog Input Board. The monitor would then invoke all the necessary initialization routines to test this board and confirm the board model by printing out a confirmation message followed by the default base and vector addresses that will be used. These base and vector addresses have

8.3 (Cont). been preset at the factory and need not be changed. If for some reason however a change in the base or vector address is required the user can modify locations 542 (base address) and 544 (vector address) to the new address. In order to easily facilitate this change the SP0023/SP0029 monitor also has some subset capabilities of ODT. In particular the user can use the slash and back-slash characters to open and modify memory locations just as in ODT. Therefore if the user needs to change any location he should type the address followed by a slash (/) or back-slash (\), the monitor will then open that location just as in ODT. The user can roll up or down sequentially in memory by using the line feed or carat (^) keys. The SP0023/SP0029 monitor is reentered from the ODT mode by typing a carriage return. Like ODT a memory location will only be modified if a valid octal number is typed before any of the ODT terminator characters. For example, to change the base and vector address of the DT2762 tests one would type:

```
>542/17700 170400 (line-feed)  
> 000544/000300 400 (return)
```

to change the base address to 170400 and vector address to 400. Note that this change is only temporary and the default addresses will be reloaded if the model number is retyped or if SP0023 is reloaded. In addition to these commands the SP0023 test executive allows the user to ask for the model directory, to start tests, to loop or halt on tests or even to reboot RT-11. The commands available to the user under the SP0023 test executive are listed on the following page.

Example: User wants to run a scope loop on Test 2 because an error is encountered. Type:

```
>IL TEST (Space) 2
```

In this case the program will loop on Test 2 and inhibit error printouts.

If a test is run and no errors occur the test will return to the SP0023 command level without any other messages. If however, an error does occur then the test will print out the test number and error code. The user may look up the meaning of each error code in the program listings given in Appendix A.

8.4 Test Descriptions

All descriptions of the tests and the set up requirements needed for any particular test are described in detail in the program listings at the beginning of each test.

8.5

SP0023/SP0029 Program Description

SP0023/SP0029 consists of two groups of tests. The first group contains a series of tests which test all the logic of the interface board. These tests contain scope loops for debug purposes and will provide an error message if a problem exists. The second set of tests test the analog operation and calibration of the boards.

A listing of all the tests for testing DT2760 series boards can be found at the beginning of the program listings.

Note that the user can run all the logic tests by using the monitor ALL command. Calibration tests, however, must be run individually.

<u>COMMAND</u>	<u>FUNCTION</u>
ALL	Runs all logic tests that are present for current device. Generates an error if there is no current device.
BOOT	Jumps to the standard hardware bootstrap (173000). Generates an error if there is no bootstrap present.
DIRECTORY	Displays the contents of the current directory.
EXIT	Halts the processor
MODEL	Displays the parameters associated with the current device. Generates an error if there is no current device.
MODEL (space) DTXXXX	Searches the current directory for the given model number. If found, makes that model the current device. Generates an error if there is no current directory or if the model number cannot be found.
TEST	Runs the last test executed.
TEST (space) < ^{octal} number>	Runs the indicated test

Test Command prefixes - The following command prefixes are to be used with the TEST command to control the execution of the various tests.

COMMAND PREFIXES TO TEST EXECUTION COMMANDS

R (TEST command only)	repeat this test continuously
L (both TEST and ALL)	loop on this test if an error is detected.
H (both TEST and ALL)	halt test stream if an error is detected.
I (both TEST and ALL)	inhibit error printout

A control-C will terminate any test.

Example: User wants to run a scope loop on Test 2 because an error is encountered. Type:

ILTEST (space) 2

In this case the program will loop on test 2 and inhibit error printouts.

SP0023/SP0029 Error Codes - SP0023/SP0029 will print an error code when a specific error is encountered. All codes are in the program listing and show the error and what test the program was in when a failure occurred. Use the table of contents printed at the front of the listing to quickly find the pages in the listing associated with the test that generates the error.

8.6 SP0023 Tests

SP0029 TESTS

Logic Tests

TEST 1: BRPLY FROM ALL REGISTERS	TEST 1: BRPLY FROM ALL REGISTERS
TEST 2: CHECK ADCSR BITS	TEST 2: CHECK ADCSR BITS
TEST 3: BINITL ACTION	TEST 3: BINITL ACTION
TEST 4: BYTE OPERATION OF ADCSR	TEST 4: BYTE OPERATION OF ADCSR
TEST 5: A/D DONE BIT AND INTERRUPT	TEST 5: A/D DONE AND INTERRUPT
TEST 6: ERROR BIT AND INTERRUPT	TEST 6: END OF LOGIC TESTS
TEST 7: END OF LOGIC TESTS	TEST 7: A/D CALIBRATION
TEST 10: A/D CALIBRATION	TEST 10: A/D INPUT CHANNEL SCAN
TEST 11: A/D INPUT CHANNEL SCAN	TEST 11: A/D INPUT GAIN/CHANNEL SCAN.
TEST 12: A/D INPUT GAIN/CHANNEL SCAN	


8.6.1 Test Description

All description of tests are located in the program listing at the beginning of each test.

8.6.2 Modes of Operation

Test 10, 11 and 12 will ask for a MODE input when they are called. This MODE input is the lower byte of the CSR.

8.6.2 (Cont.) When a user wants to run an interface under RTC control or EXT TRIG he can set these bits when the program asks for MODES. If a user wants to run under EXT TRIG he will set the MODES as 20_8 ,



MODE BITS FOR USE IN TEST 10, 11 AND 12.

8.6.3 Calibration

Calibration of the system requires a voltage standard for highly accurate analog inputs and a DVM for calibration of analog inputs.

Equipment Required:

Voltage standard - EDC Model MV-100 or equivalent
- Data Technology Model 40 or equivalent.

8.6.3.1 Calibration of Analog Inputs

Configuration $\pm 10V$ FS, 2's complement notation:

1. Connect a Voltage Standard to CH \emptyset input
2. Set standard to -2.4mV
3. Start A/D Calibration test at CH \emptyset , Mode \emptyset .
4. Adjust A/D offset for the printout between 177777 and 00000
5. Set voltage standard to +9.9927V
6. Adjust A/D range control for printout between 003776 and 003777

NOTE: For $\pm 10mV$ systems (DT2765, DT2764) divide above voltage values by 1000. (Octal values remain the same.)

8.6.3.2 Calibration of Analog Inputs with Programmable Gain Amplifier

1. Adjust the A/D offset and range as in section 8.4.3.1
2. Set voltage standard to -600mV
3. Start A/D Calibration Test at CH \emptyset Mode 14_8
4. Adjust the Programmable gain offset pot for a printout between 177777 and 000000

For other ranges please see 8.0 Adjustment Values.

8.7 Adjustment Values

8.7.1 Notes on Full Scale (FS)

Full Scale (FS) is the amount of input voltage required to turn on all the bits of the A/D converter. For a D/A converter, the inverse is true: Full Scale is the voltage that results when all bits of the converter are turned on.

In a 12 bit converter there are 4096 possible states (2^{12}). Because one of these states is given to zero, the converter lacks one state at its high or positive FS end. Hence even though the converter is rated at 10 volts Full Scale, the positive Full Scale value will actually be 1 state (1 least significant bit value) below 10 volts. For example, a 0-10 volt range converter has a least significant bit value of 2.44V (10 volts / 4096 states). The positive Full Scale will be reached at 10 volts - 2.44 mV or 9.99756 volts. The negative full scale (in this instance taken to mean the voltage associated with all converter bits OFF) will be 0 volts.

The Full Scale Range is the difference in voltage between positive Full Scale (all converter bits ON) and negative full scale (all converter bits OFF). Thus a 0-10 volt converter has a Full Scale Range of 10 volts while a ± 10 volt converter has a FSR of 20 volts.

8.7.2 Computing Calibration Values

(Note: LSB (least significant bit) = FSR \div 4096

8.7.3 A/D Offset Adjustment Values

Unipolar Ranges

0-n Volts, n \leq 10

		Adjust for Printout Between	
Input Range	Input Voltage	Low Value	High Value
any	+ $\frac{1}{2}$ LSB	0	1 LSB
any, Octal output.	+ $\frac{1}{2}$ LSB	0000	0001
0-10	+1.2207mV	0000	0001
0-5V	+0.6104mV	0000	0001
0-10mV	+1.220mV	0000	0001

Bipolar Ranges

(±n Volts, n ≤ 10)

		Adjust for Printout Between	
Input Range	Input Voltage	Low Value	High Value
any	0 volts -½ LSB	0 volts -1 LSB	0 volts
any, OCTAL output	0 volts -½ LSB	177777	000000 (two's complement.)
±10V	-2.4414mV	008777	004000 (offset binary)
±5V	-1.2207mV		
±10mV	-2.4414uV		

8.7.4

A/D Range Adjustment Values

Unipolar Ranges

(0-n Volts, n > 10)


		Adjust for Printout Between	
Input Range	Input Voltage	Low Value	High Value
any	+FS-1½ LSB	+FS-2LSB	+FS-1 LSB
Any, OCTAL output	+FS-1½ LSB	007776	007777
0-10	+9.9963V		
0-5V	+4.9982V		
0-10mV	+9.9963mV		

Bipolar Ranges

(±n Volts, N > 10)

		Adjust for Printout between	
Input Range	Input Voltage	Low Value	High Value
any	+FS - 1½ LSB	+FS-2 LSB	+FS - 1 LSB
any, octal output	+FS - 1½ LSB	003776	003777 (two's complement)
		007776	007777 (offset binary)
±10V	+9.9927		
±5V	+4.9964		
±10mV	+9.9927mV		

APPENDIX A
4-20MA INPUT OPTIONS



A.1 4-20 mA Inputs are supplied on the DT2762 and DT2765 by ordering (4-20). This option is configured by Data Translation by adding precision 250 ohm resistor on the interface board. A modified data acquisition module is also utilized providing a 1 to 5V input - thus the user just supplies us current input and will receive full 12 bit resolution of his signal.

DT2762 (4-20) - 8 Channels input

DT2765 (4-20) - 4 channels input

A.2

CODING

DT2765	DT2762	VIN(V)	IiN (mA)
0000	7777	1.000	4.000
0001	7776	1.0010	4.004
0002	7775	1.0020	4.008
0004	7773	1.0039	4.015
0010	7767	1.0078	4.031
0020	7757	1.0156	4.062
0040	7737	1.0313	4.125
0100	7577	1.0625	4.250
0200	7577	1.1250	4.500
0400	7377	1.2500	5.000
1000	6777	1.5000	6.000
2000	5777	2.0000	8.000
4000	3777	3.0000	12.000
6000	1777	4.0000	16.000
7000	0777	4.5000	18.000
7400	0377	4.7500	19.000
7600	0177	4.8750	19.500
7700	0077	4.9375	19.750
7740	0037	4.9688	19.875
7760	0017	4.9844	19.938
7770	0007	4.9922	19.969
7774	0003	4.9961	19.984
7776	0001	4.9980	19.992
7777	0000	4.9990	19.996

APPENDIX B
TEMPERATURE COMPENSATION CIRCUIT
FOR
DT2765-T

AMBIENT TEMPERATURE COMPENSATION CIRCUIT

When the thermocouple wire is connected to copper wire at the barrier strip an additional thermocouple is made with an output that would cancel the measurement thermocouple's output if the barrier strip was at the same temperature.

To compensate for this error a National Semiconductor LX5600 temperature transducer should be mounted on the center of the barrier strip or near the most critical thermocouple connection. The output at pin 1 as shown is -10 millivolts per degree Kelvin. Following this the amplifier is utilized to remove the -2.7 volt offset due to ambient temperature and reference the output to 0 millivolts for 0°C with +10 millivolts per + degree C and -10 millivolts per -degree C.

The millivolts per degree C can now be scaled by calculating the value of R to produce the correct compensation voltages for the thermocouple utilized. Note that once a thermocouple has been compensated it will remain compensated through the entire gain range with the PG option. (PG = programmable gain).

To calibrate the system place the thermocouple in a beaker of crushed ice and adjust the 20K ohm potentiometer for zero volts out of the system. Now transfer the thermocouple into a known high temperature medium and adjust the fullscale scale of the DT5703-T for the appropriate reading.

APPENDIX C
SP-0023 PROGRAM LISTINGS
SP-0029 PROGRAM LISTINGS

760 TST-11 MODULE MACRO V03.0B 31-AUG-79 03:27:32
E OF CONTENTS

1-	9	GENERAL INFORMATION
2-	1	LIST OF CHANGES
3-	1	TEST PARAMETER BLOCK (TPB)
4-	1	INITIALIZATION
5-	25	DISPLAY PARAMETERS
6-	1	ERROR REPORTERS
7-	1	MODEL TESTING INFORMATION
8-	1	LOGIC TESTS
9-	2	TEST 1: BRPLY FROM ALL REGISTERS
10-	1	TEST 2: CHECK ADCSR BITS
11-	1	TEST 3: BINITL ACTION
12-	1	TEST 4: BYTE OPERATION OF ADCSR
13-	1	TEST 5: A/D DONE BIT AND INTERRUPT
14-	1	TEST 6: ERROR BIT AND INTERRUPT
15-	1	TEST 7: END OF LOGIC TESTS
16-	14	CALIBRATION INITIALIZATION
17-	1	DISPLAY A/D DATA
18-	20	TEST 10: A/D CALIBRATION
19-	1	TEST 11: A/D INPUT CHANNEL SCAN
20-	1	TEST 12: A/D INPUT GAIN/CHANNEL SCAN

1 .LIST TTM
2 .ENABL LC
3 .TITLE DT2760 TST-11 MODULE
4 .IDENT /V03.01/
5 000000 .PSECT DT2760
6 .NLIST BIN
7
8
9 .SBTTL GENERAL INFORMATION
10
11
12 ; COPYRIGHT (C) 1979, DATA TRANSLATION INCORPORATED. ALL
13 ; RIGHTS RESERVED. NO PART OF THIS PROGRAM OR PUBLICATION
14 ; MAY BE REPRODUCED WITHOUT THE PRIOR WRITTEN PERMISSION
15 ; OF DATA TRANSLATION INCORPORATED. 4 STRATHMORE ROAD,
16 ; NATICK, MASS. 01760.
17
18
19 ; THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE
20 ; WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A
21 ; COMMITMENT BY DATA TRANSLATION INCORPORATED.
22
23
24 ; DATA TRANSLATION CANNOT ASSUME ANY RESPONSIBILITY FOR
25 ; THE USE OF ANY PORTION OF THIS SOFTWARE FOR OTHER THAN
26 ; ITS INTENDED DIAGNOSTIC PURPOSE IN CALIBRATING AND
27 ; TESTING DATA TRANSLATION MANUFACTURED ANALOG AND
28 ; DIGITAL INTERFACE BOARDS.
29
30
31
32 ; VERSION V03-01
33
34 ; EDWIN KROEKER 6-JAN-79
35 ; PHILLIP MARTINEZ 17-AUG-79
36
37
38 ; THIS PROGRAM MODULE CONTAINS ROUTINES TO TEST AND
39 ; CALIBRATE DTI DT2760 SERIES ANALOG INTERFACE SYSTEMS
40 ; FOR THE LSI-11. A COMPLETE LISTING OF THE MODELS
41 ; TESTED BY THIS CODE MODULE WILL BE FOUND ON THE
42 ; FOLLOWING PAGES. THIS MODULE IS DESIGNED TO OPERATE
43 ; UNDER TST-11 SUPERVISION.
44

1 .SBTTL LIST OF CHANGES

2 ;

3 ;

4 ; DESCRIPTION OF CHANGES:

5 ;

6 ; THE DIFFERENCES BETWEEN V02-01 AND V03-01 ARE:

- 7 ; 1). THE 2765 BOARD TESTS HAVE BEEN TAKEN OUT
8 ; 2). TEST 10 HAS BEEN CHANGED TO ALLOW ODD MUX
9 ; ADDRESSES
10 ; 3). THE TEST NOW COMPUTES ITS OWN TIME DELAY
11 ; FOR DIFFERENT SPEED MODULES

12 ;

13 ;

14 ;

15 .LIST BIN

```
1 .SBTTL TEST PARAMETER BLOCK (TPB)
2 ;
3 ; TEST-11 DECLARATION
4 ;
5 .MCALL TST11
6 000000 TST11
7 ;
8 ;
9 ; ADDITIONAL PARAMETERS USED BY THIS DIAGNOSTIC
10 ;
11 ;
12 000546 DELAY =546 ; A/D DELAY COUNT STORAGE
13 ;
14 000522 ERRCNT =522 ; ERROR COUNTER
15 ;
16 ;
17 ; TEST PARAMETER BLOCK
18 ;
19 .NLIST BIN
20 ;
21 000000 TPB: .WORD PARAM ; ADDRESS OF PARAMETER
22 ; PRINT-OUT ROUTINE
23 000002 .BYTE 377 ; RESERVED
24 000003 .BYTE 12 ; # OF TESTS
25 ;
26 ; TEST ADDRESS TABLE FOR USE BY TST-11
27 ;
28 000004 .WORD TEST1, PR7
29 000010 .WORD TEST2, PR7
30 000014 .WORD TEST3, PR7
31 000020 .WORD TEST4, PR7
32 000024 .WORD TEST5, PR7
33 000030 .WORD TEST6, PR7
34 000034 .WORD TEST7, PR7
35 000040 .WORD TEST10, 0
36 000044 .WORD TEST11, 0
37 000050 .WORD TEST12, 0
38 ;
39 .LIST BIN
```

1 ; SBttl INITIALIZATION
2 ;
3 000054 005037 INIT62: CLR @#SWR ; INPUT ONLY MODEL
4 000060 012737 000540 MOV #400, @#DELAY ; SET DELAY CONSTANT
5 000066 000406 000620 BR INIT ; GO TO COMMON INIT.
6 ;
7 000070 012737 000020 INIT64: MOV #BIT4, @#SWR ; LOW LEVEL INPUT ONLY
8 000076 012737 001440 MOV #800, @#DELAY ; SET LOW LEVEL DELAY
9 000104 000154 INIT: PRINT <# OF A/D INPUT CHANNELS (IN OCTAL): >
10 000154 GETOCT ; GET OCTAL INPUT
11 000156 103352 BCC INIT ; NO CR - ASK AGAIN
12 000160 105737 TSTB @#ODTACC ; ZERO?
13 000164 001747 BEQ INIT ; ASK AGAIN
14 000166 113737 MOVEB @#ODTACC, @#SWR+1
15 000174 012737 000514 MOV #177000, @#BASE ; SET DEFAULT ADDRESS
16 000174 177000 000542
17 000202 012737 000130 MOV #130, @#VECTOR ; SET DEFAULT VECTOR
18 000202 000130 000544
19 000210 000207 RETURN ; ALL DONE

T2760 TST-11 MODULE MACRO V03.0B 31-AUG-79 03:27:32 PAGE 5
INITIALIZATION

1 000212 QUERY: PUSH R1 ; SAVE POINTER
2 000214 PRINTS ; PRINT PROMPT
3 000216 PRINT < (Y OR N)? >
4 000234 TTYIN
5 000236 122700 CMPE #1Y,R0 ; A "Y"?
 000131
6 000242 001427 BEQ 2\$
7 000244 122700 CMPE #1N,R0 ; A "N"?
 000116
8 000250 001422 BEQ 1\$; YES
9 000252 CRLF
10 000254 PRINTC <SEE MANUAL FOR ASSISTANCE>
11 000312 POP R1 ; RESTORE POINTER
12 000314 000736 BR QUERY
13 ;
14 000316 000261 1\$: SEC ; SET CARRY FLAG
15 000320 000401 BR 3\$
16 000322 000241 2\$: CLC ; CLEAR CARRY FLAG
17 000324 3\$: TTYOUT ; ECHO CHARACTER
18 000326 CRLF
19 000330 POP R1 ; RESTORE R1
20 000332 000207 RETURN
21 ;
22 ;
23 ;
24 ;
25 .SBTTL DISPLAY PARAMETERS
26 ;
27 ; THIS ROUTINE DISPLAYS THE CURRENT SETTING
28 ; OF 'BASE' AND 'VECTOR' ON THE SYSTEM CONSOLE
29 ; TERMINAL.
30 ;
31 000334 PARAM: PRINT < BASE ADDRESS = >
32 000360 013700 MOV @#BASE,R0 ; GET BASE ADDRESS
 000542
33 000364 OCT16 ; DISPLAY
34 000366 CRLF
35 000370 PRINT <VECTOR ADDRESS = >
36 000414 013700 MOV @#VECTOR,R0 ; GET VECTOR ADDRESS
 000544
37 000420 OCT16 ; DISPLAY
38 000422 CRLF
39 000424 000207 RETURN ; ALL DONE

```
1 .SBTTL ERROR REPORTERS
2 ;
3 ;
4 ; THIS ROUTINE PROVIDES ERROR REPORTING FOR BUS
5 ; TIME-OUT ERRORS (NO BRPLY FROM INTERFACE).
6 ;
7 000426 NORPLY: PRINT <NO BRPLY WHEN ACCESSING LOCATION >
8 000472 010100 MOV R1,R0 ; DISPLAY ADDRESS
9 000474 OCT16
10 000476 CRLF
11 000500 000207 RETURN ; DONE
12 ;
13 ;
14 ; THIS ROUTINE PROVIDES ERROR REPORTING FOR REGISTER
15 ; BIT ERRORS (ONE OR MORE INCORRECT BITS IN A REGISTER)
16 ;
17 000502 REG: PRINTC <REGISTER ERROR>
18 000524 PRINT <ADDRESS: >
19 000540 PUSH R0 ; SAVE R0
20 000542 010100 MOV R1,R0 ; GET ADDRESS
21 000544 OCT16
22 000546 CRLF
23 000550 PRINT <EXPECTED:>
24 000564 010200 MOV R2,R0 ; GET EXPECTED VALUE
25 000566 OCT16 ; DISPLAY
26 000570 CRLF
27 000572 PRINT <FOUND: >
28 000606 011600 MOV (SP),R0 ; GET BAD BITS
29 000610 074200 XOR R2,R0 ; GENERATE SNAPSHOT
30 000612 OCT16 ; DISPLAY
31 000614 CRLF ; FORMATTING
32 000616 PRINT <BITS: >
33 000632 POP R0 ; GET ERROR BITS
34 000634 OCT16 ; DISPLAY
35 000636 CRLF
36 000640 000207 RETURN ; DONE
```

```
1           .SBTTL MODEL TESTING INFORMATION
2           .NLIST BIN
3           ;
4           ; THIS CODE MODULE CONTAINS THE ROUTINES NECESSARY
5           ; TO TEST THE FOLLOWING DTI INTERFACE MODELS:
6           ;
7           ;
8           ;
9           ;
10          ; DT2762 HIGH LEVEL ANALOG INPUT
11          ;
12          I2762 ==INIT62
13          T2762 ==TPB
14          ;
15          ;
16          ; DT2764 LOW LEVEL ANALOG INPUT
17          ;
18          I2764 ==INIT64
19          T2764 ==TPB
20          ;
21          ;
22          .LIST BIN
23          ;
24          ;
25          ; SOFTWARE SWITCH REGISTER BIT RESERVATIONS
26          ;
27          ; BITS 13-8:      # OF A/D CHANNELS
28          ; BIT 6-5:        UNUSED
29          ; BIT 4:          DT5702 A/D MODULE PRESENT
30          ; BIT 3:          UNUSED
31          ; BITS 2-0:        RESERVED
```

```
1 .SBTTL LOGIC TESTS
2 .SBTTL TEST 1: BRPLY FROM ALL REGISTERS
3 ;
4 ; THIS TEST VERIFIES THAT THE INTERFACE SYSTEM RESPONDS
5 ; WITH A BUS REPLY SIGNAL DURING A BUS DATIO BUS CYCLE.
6 ; ALL REGISTERS AVAILABLE ON THE BOARD ARE CHECKED.
7 ;
8 ;
9 000642 010602 TEST1: MOV SP, R2 ; SAVE SP
10 000644 RELMOV #3$, R0 ; SET UP TRAP TO 4
11 000652 010037 MOV R0, @#4
12 000656 013701 2$: MOV @#BASE, R1 ; GET ADDRESS
13 000652 000542 SCOPE ; DECLARE LOOP POINT
14 000664 005011 CLR (R1) ; DATIO BUS CYCLE
15 000666 000542 ADD #2, R1 ; NEXT REGISTER
16 000672 0005011 SCOPE ; DECLARE LOOP POINT
17 000674 005011 CLR (R1) ; DATIO BUS CYCLE
18 000676 EXIT
19 ;
20 ; ****
21 ;
22 ; ERROR CODE 1 - BUS TIMEOUT
23 ;
24 ; ****
25 ;
26 000700 011603 3$: MOV (SP), R3 ; GET OFFENDING PC
27 000702 010206 MOV R2, SP ; RESTORE STACK
28 000704 ERROR 1, NORPLY ; REPORT ERROR
29 000710 000113 JMP (R3) ; CONTINUE TEST
```

1 ; SBTTL TEST 2: CHECK ADCSR BITS
2 ;
3 ; THIS TEST CHECKS MOST OF THE BITS IN ADCSR.
4 ; BITS ARE CHECKED FOR BOTH SET AND RESET CAPABILITY.
5 ; BITS THAT ARE NOT CHECKED ARE THE A/D DONE BIT
6 ; AND THE ERROR BIT (BOTH CHECKED IN OTHER TESTS).
7 ;
8 000712 013701 TEST2: MOV @#BASE, R1 ; GET ADDRESS
9 000542
10 000716 005002 CLR R2 ; INIT TEST REG.
11 000720 012703 MOV #40, R3 ; SET # OF STATES
12 000724 000040
13 000726 010211 1\$: SCOPE ; DECLARE LOOP POINT
14 000730 011100 MOV R2, (R1) ; SET BITS
15 000732 042700 BIC (R1), R0 ; GET BITS
16 000736 177600 XOR R2, R0 ; IGNORE HIGH BYTE
17 000740 074200 BEQ 2\$; TEST BITS
18 000742 001402 ; NO ERROR - SKIP
19 ;
20 ; *****
21 ;
22 ;
23 ;
24 ;
25 000742 ;
26 ;
27 000746 062702 2\$: ADD #4, R2 ; REPORT ERROR
28 000004
29 000752 077313 SOB R3, 1\$; NEXT STATE
30 000754 005002 CLR R2 ; LOOP UNTIL DONE
31 000756 012703 MOV #200, R3 ; INIT TEST REG.
32 000760 000200
33 000762 ;
34 000764 010211 4\$: SCOPE ; SET # OF STATES
35 000766 011100 MOV R2, (R1) ; DECLARE LOOP POINT
36 000770 042700 BIC (R1), R0 ; SET BITS
37 000774 100377 XOR R2, R0 ; IGNORE LOW BYTE
38 000776 001402 BEQ 5\$; TEST BITS
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 001000 ;
46 ;
47 001004 062702 5\$: ADD #400, R2 ; REPORT ERROR
48 000400
49 001010 077313 SOB R3, 4\$; NEXT STATE
50 001012 EXIT ; LOOP UNTIL DONE

```
1           .SBTTL TEST 3: BINITL ACTION
2           ;
3           * THIS TEST VERIFIES THAT THE BINITL SIGNAL CLEARS
4           ; THE PROPER ADCSR BITS.
5           ;
6           ;
7 001014 013701 TEST3: MOV    @#BASE, R1      ; GET ADDRESS
8 001020 012711          MOV    #40101, (R1)   ; SET BITS
9 001024 013700          MOV    @#DELAY, R0     ; WAIT FOR A/D DONE
10 001030 077001 2$:    S0B    R0, 2$        ;
11 001032 105211          INCB   (R1)        ; SET ERROR BIT
12 001034 005002          CLR    R2          ; CLR TEST REG
13 001036          SCOPE   ;
14 001040 000005          RESET   ;
15 001042 011100          MOV    (R1), R0     ; ISSUE BINITL
16 001044 042700          BIC    #37476, R0   ; GET BITS
17 001050 074200          XOR    R2, R0     ; IGNORE SOME BITS
18 001052 001402          BEQ    3$          ; TEST BITS
19          ;
20          ; ****
21          ;
22          ; ERROR CODE 4 - PROPER BIT(S) NOT CLEARED
23          ; BY BINITL
24          ;
25          ; ****
26          ;
27 001054          ERROR   4, REG      ; REPORT ERROR
28          ;
29 001060 3$:    EXIT    ; ALL DONE
```

```
1           .SBTLL TEST 4: BYTE OPERATION OF ADCSR
2
3           ; THIS TEST VERIFIES HIGH AND LOW BYTE OPERATIONS
4           ; INVOLVING THE ADCSR.
5
6           ;
7 001062 013701 TEST4: MOV      @#BASE, R1          ; GET ADDRESS
8 001066 005011             CLR      (R1)            ; CLEAR ADCSR
9 001070 005002             CLR      R2              ; INIT. TEST REGISTER
10 001072                 SCOPE
11 001074 112711             MOVEB   #-1, (R1)        ; SET R/W BITS
12 001100 011100             MOV     (R1), R0        ; GET ADCSR AS WORD
13 001102 042700             BIC     #100377, R0    ; IGNORE LOW BYTE
14 001106 074200             XOR    R2, R0          ; TEST BITS
15 001110 001402             BEQ    1$              ; OK - SKIP ERROR
16
17           ; ****
18
19           ; ERROR CODE 5 - HIGH BYTE LOADED DURING
20           ; A LOW BYTE OPERATION
21
22           ; ****
23
24 001112                 ERROR   5, REG          ; REPORT ERROR
25
26 001116 005011 1$:       CLR      (R1)            ; CLEAR ADCSR
27 001120 005002             CLR      R2              ; INIT. TEST REGISTER
28 001122 005201             INC      R1              ; POINT TO HIGH BYTF
29 001124                 SCOPE
30 001126 112711             MOVEB   #-1, (R1)        ; SET R/W BITS
31 001132 016100             MOV     -1(R1), R0    ; GET ADCSR AS WORD
32 001136 042700             BIC     #177600, R0    ; IGNORE HIGH BYTE
33 001142 074200             XOR    R2, R0          ; TEST BITS
34 001144 001402             BEQ    2$              ; OK - SKIP ERROR
35
36           ; ****
37
38           ; ERROR CODE 6 - LOW BYTE LOADED DURING
39           ; A HIGH BYTE OPERATION
40
41           ; ****
42
43 001146                 ERROR   6, REG          ; REPORT ERROR
44
45 001152                 2$:       EXIT
```

760 TST-11 MODULE : MACRO V03.0B 31-AUG-79 03:27:32 PAGE 12
1 5: A/D DONE BIT AND INTERRUPT

1 .SBTTL TEST 5: A/D DONE BIT AND INTERRUPT
2
3 * THIS TEST VERIFIES THAT THE A/D DONE BIT CAN
4 BE SET PROPERLY AND THAT THE INT ENB BIT
5 FUNCTIONS PROPERLY.
6
7
8 001154 013701 TEST5: MOV @#BASE, R1 ; GET ADDRESS
9 001160 013702 MOV @#VECTOR, R2 ; GET VECTOR ADDRESS
10 001164 005761 TST 2(R1) ; CLEAR A/D DONE BIT
11 001170 005011 CLR (R1) ; CLEAR ADCSR
12 001172 SCOPE ; DECLARE LOOP POINT
13 001174 105211 INCB (R1) ; SET A/D DONE BIT
14 001176 013700 MOV @#DELAY, R0 ; WAIT FOR A/D DONE
15 001202 077001 1\$: SOB R0, 1\$
16 001204 105711 TSTB (R1) ; IS BIT SET?
17 001206 100402 BMI 2\$; YES - SKIP ERROR
18
19 * *****
20
21 * ERROR CODE 7 - A/D DONE BIT NOT SET
22 * *****
23
24
25 001210 ERROR 7 ; REPORT ERROR
26 001212 000460 BR 8\$; CAN'T CONTINUE
27
28 001214 2\$: SCOPE ; DECLARE LOOP POINT
29 001216 005761 TST 2(R1) ; READ ADDR
30 001222 105711 TSTB (R1) ; DONE BIT CLEAR?
31 001224 100002 BPL 3\$; YES - SKIP ERROR
32
33 * *****
34
35 * ERROR CODE 10 - A/D DONE BIT NOT CLEARED
36 AFTER A/D DATA WAS READ
37
38 * *****
39
40 001226 ERROR 10 ; REPORT ERROR
41 001230 000451 BR 8\$; CAN'T CONTINUE

1	001232	005003	3\$: CLR	R3	; PREPARE STATUS WORDS
2	001234	012704	MOV	#PR7, R4	
		000340			
3	001240		RELMOV	#5\$, R0	; GET ISR ADDRESS
4	001246	010012	MOV	R0, (R2)	; STORE
5	001250	010462	MOV	R4, 2(R2)	; STORE STATUS TOO
		000002			
6	001254		SCOPE		; DECLARE LOOP POINT
7	001256	105211	INCB	(R1)	; SET A/D DONE
8	001260	013700	MOV	@#DELAY, R0	; WAIT FOR DONE
		000546			
9	001264	077001	4\$: S0B	R0, 4\$	
10	001266	052711	BIS	#100, (R1)	; ENABLE INTERRUPTS
		000100			
11	001272	106403	MTPS	R3	; ENABLE CPU INTERRUPTS
12	001274	000240	NOP		; STALL TIME
13	001276	106404	MTPS	R4	; TURN OFF CPU
14					
15					; *****
16					
17					; ERROR CODE 11 - NO INTERRUPT ON A/D DONE
18					
19					; *****
20					
21	001300		ERROR	11	; REPORT ERROR
22	001302	000424	BR	8\$; CAN'T CONTINUE
23					
24	001304	062706	5\$: ADD	#4, SP	; ADJUST STACK
		000004			
25	001310		SCOPE		; DECLARE LOOP POINT
26	001312	005761	TST	2(R1)	; READ ADDR
		000002			
27	001316	105711	TSTB	(R1)	; A/D DONE CLEAR?
28	001320	100002	BPL	6\$; YES - EXIT
29					
30					; *****
31					
32					; ERROR CODE 12 - A/D DONE BIT NOT CLEARED
					AFTER A/D DATA WAS READ
33					
34					; *****
35					
36					
37	001322		ERROR	12	; REPORT ERROR
38	001324	000413	BR	8\$; CAN'T CONTINUE

```
1 001326      6$:    SCOPE          ; DECLARE LOOP POINT
2 001330 005761    TST   2(R1)        ; CLEAR DONE
3 001334 005011    CLR   (R1)         ; CLEAR ADCSR
4 001336 005211    INC   (R1)         ; START CONVERSION
5 001340 013700    MOV   @#DELAY, R0  ; WAIT
6 001346 000546
7 001344 077001    S0B   R0, 7$       ; ERROR BIT SET?
8 001346 005711    TST   (R1)         ; NO - EXIT
9
10
11
12
13
14
15
16
17 001352      ; REPORT ERROR
18
19 001354 005761    8$:    TST   2(R1)        ; CLEAR DONE
20 001360 005011
21 001362 005000
22 001364 105211
23 001366 005200    9$:    CLR   (R1)         ; INITIALIZE COUNTER
24 001370 105711    INCB  R0           ; START CONVERSION
25 001372 100375    INC   R0           ; BUMP COUNTER
26 001374 006300    TSTB  (R1)         ; WAIT FOR DONE
27 001376 006300    BPL   9$           ; FORM NEW DELAY
28 001400 006300
29 001402 010037    ASL   R0           ; STORE NEW DELAY
30 001406 005761    MOV   R0, @#DELAY
31 001412 005011    000002
32 001414      ; CLEAR DONE
33 001414      ; EXIT
```

```
1           .SBTTL TEST 6: ERROR BIT AND INTERRUPT
2
3           ; THIS TEST VERIFIES THAT THE ERROR BIT CAN BE SET
4           ; PROPERLY AND THAT THE ERR INT ENB BIT FUNCTIONS
5           ; CORRECTLY.
6
7           ;
8 001416 013701 TEST6: MOV     @#BASE, R1      ; GET ADDRESS
9 001422 013702             MOV     @#VECTOR, R2      ; GET VECTOR ADDRESS
10 001426 062702            ADD    #4, R2      ; ADJUST VECTOR
11 001432 005761            TST    2(R1)      ; CLEAR A/D DONE BIT
12 001436                 SCOPE
13 001440 005011            CLR    (R1)      ; CLEAR ADCSR
14 001442 005711            TST    (R1)      ; ERROR CLEAR?
15 001444 100002            BPL    1$      ; YES - SKIP ERROR
16
17           ; *****
18
19           ;          ERROR CODE 14 - ERROR BIT NOT CLEAR
20
21           ; *****
22
23 001446                 ERROR   14      ; REPORT ERROR
24 001450 000442            BR     5$      ; CAN'T CONTINUE
25
26 001452                 1$:    SCOPE
27 001454 105211            INCB   (R1)      ; SET A/D DONE BIT
28 001456 013700            MOV    @#DELAY, R0      ; WAIT FOR A/D DONE
29 001456 000546
30 001462 077001            SOB    R0, 2$      ; SET ERROR BIT
31 001464 105211            INCB   (R1)      ; IS BIT SET?
32 001466 005711            TST    (R1)
33 001470 100402            BMI    3$      ; YES - SKIP ERROR
34
35           ; *****
36
37           ;          ERROR CODE 15 - ERROR BIT NOT SET
38
39           ; *****
40 001472                 ERROR   15      ; REPORT ERROR
41 001474 000430            BR     5$      ; CAN'T CONTINUE
```

D1 8760 TST-11 MODULE MACRO V03.0B 31-AUG-79 03:27:32 PAGE 16
TEST 6: ERROR BIT AND INTERRUPT

1	001476	005003	3\$:	CLR	R3	; PREPARE STATUS WORDS
2	001500	012704		MOV	#PR7, R4	
		000340				
3	001504			RELMOV	#4\$, R0	; GET ISR ADDRESS
4	001512	010012		MOV	R0, (R2)	; STORE
5	001514	010462		MOV	R4, 2(R2)	; STORE STATUS TOP
		000002				
6	001520			SCOPE		; DECLARE LOOP POINT
7	001522	052711		BIS	#40000, (R1)	; ENABLE INTERRUPTS
		040000				
8	001526	106403		MTPS	R3	; ENABLE CPU INTERRUPTS
9	001530	000240		NOP		; STALL TIME
10	001532	106404		MTPS	R4	; TURN OFF CPU
11						
12						*****
13						
14						ERROR CODE 16 - NO INTERRUPT ON ERROR
15						
16						*****
17						
18	001534			ERROR	16	; REPORT ERROR
19	001536	000407		BR	5\$; CAN'T CONTINUE
20						
21	001540	062706	4\$:	ADD	#4, SP	; ADJUST STACK
		000004				
22	001544			SCOPE		; DECLARE LOOP POINT
23	001546	005011		CLR	(R1)	; CLEAR ERROR BIT
24	001550	005711		TST	(R1)	; CHECK BIT
25	001552	100001		BPL	5\$; CLEAR - SKIP ERROR
26						
27						*****
28						
29						ERROR CODE 17 - ERROR BIT NOT CLEAR
30						
31						*****
32						
33	001554			ERROR	17	; REPORT ERROR
34						
35	001556	005761	5\$:	TST	2(R1)	; CLEAR DONE
		000002				
36	001562	005011		CLR	(R1)	; CLEAR ADCSR
37	001564			EXIT		

DT2760 TST-11 MODULE MACRO V03.0B 31-AUG-79 03:27:32 PAGE 17
TEST 7: END OF LOGIC TESTS

```
1           .SBTLL TEST 7: END OF LOGIC TESTS
2           ;
3           ; THIS TEST IS PRESENT TO INFORM THE TST-11 MONITOR
4           ; THAT THERE ARE NO MORE ADDITIONAL LOGIC TESTS
5           ; TO BE EXECUTED. WHEN THE "ALL" COMMAND IS USED,
6           ; THIS TEST WILL FORCE A RETURN TO THE COMMAND
7           ; LEVEL OF TST-11 WHEN THE TEST SEQUENCER REACHES
8           ; THIS TEST.
9           ;
10          ;
11 001566   TEST7: ESCAPE
12          ;
13          ;
14          .SBTLL CALIBRATION INITIALIZATION
15          ;
16          ; THIS ROUTINE PERFORMS INITIALIZATION FUNCTIONS
17          ; FOR SOME OF THE CALIBRATION TESTS.
18          ;
19          ;
20 001570   GETCH: PRINT <CHANNEL? >      ; OUTPUT PROMPT
21 001604   GETOCT
22 001606 103422   BCS    1$                  ; CR AT END - CONT.
23 001610   PRINTC <ENTER AN OCTAL CHANNEL ADDRESS. >
24 001652 000746   BR     GETCH                ; TRY AGAIN
25          ;
26 001654 013701 1$:    MOV     @#BASE, R1      ; GET ADDRESS
27 000542
27 001660 013702 000514   MOV     @#ODTACC, R2    ; GET VALUE
28 001664 000302   SWAB   R2                  ; ADJUST
29 001666 2$:    PRINT <MODE BITS? >       ; OUTPUT PROMPT
30 001704   GETOCT
31 001706 103420   BCS    3$                  ; CR AT END - CONT.
32 001710   PRINTC <ENTER AN OCTAL BYTE VALUE. >
33 001746 000747   BR     2$                  ;
34          ;
35 001750 042702 3$:    BIC     #377, R2      ; CLEAR LOW BYTE, R2
36 000377
36 001754 013700 000514   MOV     @#ODTACC, R0    ; GET VALUE
37 001760 042700 177400   BIC     #177400, R0    ; CLEAR HIGH BYTE, R0
38 001764 060002   ADD     R0, R2      ; ADD IN MODE BYTE
39 001766 005761 000002   TST     2(R1)      ; CLEAR DONE
40 001772 005011
41 001774 000207   CLR     (R1)      ; CLEAR BOARD
        RETURN
```

```
1 .SBTTL DISPLAY A/D DATA
2 ;
3 ; THIS ROUTINE TAKES THE DATA FROM ADDR AND DISPLAYS
4 ; IT FOR THE USER AS A 16 BIT OCTAL VALUE.
5 ;
6 001776 016100 DISPLAY: MOV 2(R1), R0 ; GET DATA
7 002002 OCT16
8 002004 005711 TST (R1) ; PRINT
9 002006 100015 BPL 1$ ; ERROR BIT SET?
10 002010 112700 MOVB #'E, R0 ; NO - RETURN
11 002010 000105 ; PRINT 'E'
12 002014 TTYOUT
13 002016 042711 BIC #40000, (R1) ; CLEAR ERROR BIT
14 002022 005237 INC @#ERRCNT ; INC. COUNT
15 002026 005737 TST @#ERRCNT ; OVERFLOW?
16 002032 001003 BNE 1$ ; NO - SKIP
17 002034 012737 MOV #-1, @#ERRCNT ; YES - FORCE VALUE
18 002042 000207 1$: RETURN
19 ;
20 ;
21 .SBTTL TEST 10: A/D CALIBRATION
22 ;
23 ; THIS TEST ACCEPTS A CHANNEL ADDRESS FROM THE USER
24 ; AND DISPLAYS THE DATA FROM THAT CHANNEL CONTINUOUSLY
25 ;
26 002044 TEST10: PRINTC <A/D CALIBRATION>
27 002066 004767 CALL GETCH ; GET CHANNEL ADDRESS
28 002072 177476 ; SET UP KEYBOARD
29 002074 042702 BIC #140303, R2 ; CLEAR SOME BITS
30 002100 140303 ; EXTERNAL?
31 002104 001002 BNE 1$ ; YES - NO START BIT
32 002106 052702 BIS #1, R2 ; SET START BIT
33 002108 000001 ; LINE COUNTER
34 002112 112704 1$: MOVB #10, R4 ; LINE COUNTER
35 002116 000010 ; CRLF
36 002120 010211 2$: MOV R2, (R1) ; START CONVERSION
37 002122 105711 3$: TSTB (R1) ; WAIT FOR DONE
38 002124 100376 BPL 3$ ; DISPLAY DATA
39 002126 004767 CALL 177644 ; DISPLAY DATA
40 002132 105304 DECE R4 ; LINE OVER?
41 002134 001766 BEQ 1$ ; YES - NEW LINE
42 002136 TAB ; NEXT CONVERSION
43 002140 000767 BR 2$ ; NEXT CONVERSION
```

```
1 .SBTTL TEST 11: A/D INPUT CHANNEL SCAN
2 ;
3 ; THIS TEST SCANS THE INPUT CHANNELS WHILE
4 ; DISPLAYING THE A/D DATA ON THE TERMINAL
5 ;
6 ;
7 002142      TEST11: PRINTC <A/D INPUT CHANNEL SCAN>
8 002174          KBEXIT
9 002176 013701      MOV    @#BASE, R1      ; SET UP KEYBOARD
10 002202 005761      TST    2(R1)        ; GET ADDRESS
11 002202 000002
12 002206 005011      CLR    (R1)         ; CLEAR CSR
13 002210 005002      CLR    R2          ; INIT. CHANNEL COUNT
14 002212 1$:
15 002214 112703      MOVB   #10, R3      ; LINE COUNTER
16 002214 000010
17 002220          PRINT   <CH=>        ; DISPLAY ADDRESS
18 002226 010200      MOV    R2, R0
19 002230          OCTS
20 002232 010200      MOV    R2, R0
21 002234 000300      SWAB
22 002236 010011      MOV    R0, (R1)      ; SET UP CHANNEL
23 002240 105211 2$:  INCB   (R1)         ; TRIGGER CONVERTER
24 002242 105711 3$:  TSTB   (R1)         ; WAIT FOR DONE
25 002244 100376      BPL    3$
26 002246          TAB
27 002250 004767      CALL   DISPLAY      ; DISPLAY DATA
28 002250 177522
29 002254 105303      DECB   R3          ; LINE DONE?
30 002256 001370      BNE    2$          ; NO - CONTINUE
31 002260 005202      INC    R2          ; INC. CHANNEL
32 002262 123702      CMPB   @#SWR+1, R2    ; END OF RANGE?
33 002262 000541
34 002266 001351      BNE    1$          ; NO - CONTINUE
35 002270 005002      CLR    R2          ; YES
36 002272          CRLF
37 002274 000746      BR    1$
```

1 ; SBTTL TEST 12: A/D INPUT GAIN/CHANNEL SCAN
2 ;
3 ; THIS TEST SCANS THE INPUT CHANNELS WHILE
4 ; CHANGING THE GAIN OF THE CONVERTER. THE
5 ; A/D DATA IS DISPLAYED ON THE TERMINAL.
6 ;
7 ;
8 002276 TEST12: PRINTC <A/D INPUT GAIN/CHANNEL SCAN>
9 002334 KBEXIT ; SET UP KEYBOARD
10 002336 013701 MOV @#BASE, R1 ; GET ADDRESS
000542
11 002342 005761 TST 2(R1) ; CLEAR DONE
000002
12 002346 005011 CLR (R1) ; CLEAR CSR
13 002350 005002 CLR R2 ; INIT. CHANNEL COUNT
14 002352 005003 CLR R3 ; INIT. GAIN
15 002354 1\$: CRLF
16 002356 112704 MOVB #7, R4 ; LINE COUNTER
000007
17 002362 PRINT <CH=>
18 002370 010200 MOV R2, R0 ; DISPLAY ADDRESS
19 002372 OCTS
20 002374 112700 MOVB #1, , R0 ; DISPLAY GAIN
000054
21 002400 TTYOUT
22 002402 112700 MOVB #10, R0
000060
23 002406 032703 BIT #10, R3 ; GS1 SET?
000010
24 002412 001401 BEQ 2\$; NO - SKIP
25 002414 105200 INC B R0
26 002416 2\$: TTYOUT
27 002420 112700 MOVB #10, R0 ; DISPLAY BIT
000060
28 002424 032703 BIT #4, R3 ; GS0 SET?
000004
29 002430 001401 BEQ 3\$; NO - SKIP
30 002432 105200 INC B R0
31 002434 3\$: TTYOUT ; DISPLAY BIT

1	002436	010200	MOV	R2, R0	; GET CHANNEL ADDRESS	
2	002440	000300	SWAB	R0	; PUT IN HIGH BYTE	
3	002442	050300	BIS	R3, R0	; SET GAIN BITS	
4	002444	010011	MOV	R0, (R1)	; SET UP CHANNEL	
5	002446	105211	4\$:	INCB	(R1)	; TRIGGER CONVERTER
6	002450	105711	5\$:	TSTB	(R1)	; WAIT FOR DONE
7	002452	100376	BPL	5\$		
8	002454	.	TAB			
9	002456	004767	CALL	DISPLAY	; DISPLAY DATA	
		177314				
10	002462	105304	DECB	R4	; LINE DONE?	
11	002464	001370	BNE	4\$; NO - CONTINUE	
12	002466	005202	INC	R2	; INC. CHANNEL	
13	002470	062703	ADD	#4, R3	; INCREMENT GAIN	
		000004				
14	002474	042703	BIC	#177763, R3	; CLEAR EXTRA BITS	
		177763				
15	002500	123702	CMPB	@#SWR+1, R2	; END OF RANGE?	
		000541				
16	002504	001323	BNE	1\$; NO - CONTINUE	
17	002506	005002	CLR	R2	; YES	
18	002510	.	CRLF			
19	002512	000720	BR	1\$		
20	.	.				
21	.	000001	.	END		

D1 :760 TST-11 MODULE

MACRO V03.0B

31-AUG-79 03:27:32 PAGE 21-1

SYMBOL TABLE

BR :E = 000542	ERRNUM= 000521	SWR = 000540
BIT0 = 000001	FF = 000014	TEST1 000642R 002
BIT1 = 000002	GETCH 001570R	002 TEST10 002044R 002
BIT10 = 002000	HLTERR= 000004	TEST11 002142R 002
BIT11 = 004000	INHERR= 000100	TEST12 002276R 002
BIT12 = 010000	INIT 000104R	002 TEST2 000712R 002
BIT13 = 020000	INIT62 000054R	002 TEST3 001014R 002
BIT14 = 040000	INIT64 000070R	002 TEST4 001062R 002
BIT15 = 100000	I2762 = 000054RG	002 TEST5 001154R 002
BIT2 = 000004	I2764 = 000070RG	002 TEST6 001416R 002
BIT3 = 000010	LF = 000012	TEST7 001566R 002
BIT4 = 000020	LPERR = 000002	TPB 0000000R 002
BIT5 = 000040	LPTST = 000001	TSTALL= 000010
BIT6 = 000100	NEWFLG= 010000	TSTCSR= 000500
BIT7 = 000200	NORFLY 000426R	002 TSTNUM= 000520
BIT8 = 000400	ODTACO= 000514	TSTONE= 000040
BIT9 = 001000	PARAM 000334R	002 TSTSEQ= 000020
CR = 000015	PR7 = 000340	T2762 = 0000000RG 002
CTRLC = 000003	QUERY 000212R	002 T2764 = 0000000RG 002
CTRLI = 000011	RBUF = 177562	VECTOR= 000544
DE AY = 000546	RCSR = 177560	XBUF = 177566
DI PLY 001776R	002 REG 000502R	002 XCSR = 177564
ERRCNT= 000522	SPACE = 000040	

BS. 000000 000
000000 001

DT2760 002514 002

ER ORS DETECTED: 0

VIRTUAL MEMORY USED: 2128 WORDS (9 PAGES)

AMIC MEMORY AVAILABLE FOR 67 PAGES

1:2760:DX0:TST11.ML/M, DX1:2760.V01

RT-11 LINK V05.04A LOAD MAP FRI 31-AUG-79 13:56:16
SP0023 LDA TITLE: SP0023 IDENT: V03.01

SECTION	ADDR	SIZE	GLOBAL	VALUE	GLOBAL	VALUE	GLOBAL	VALUE
ABS.	000000	001000	(RW, I, GBL, ABS, OVR)					
SP0023	001000	000060	(RW, I, LCL, REL, CON)					
			DIRECT 001000					
DT2760	001060	002514	(RW, I, LCL, REL, CON)	T2762 001060 T2764 001060 I2762 001134	I2764 001150			
DT2769	003574	003342	(RW, I, LCL, REL, CON)	T2769 003574 I2769 003740				
TST11	007136	006434	(RW, I, LCL, REL, CON)	START 007136				

TRANSFER ADDRESS = 007136, HIGH LIMIT = 015572 = 3517 WORDS

T-11 LINK V05.04A Load Map Thu 16-Aug-79 14:05:27
P0029.LDA Title: TST11 Ident: V02.06

Section	Addr	Size	Global Value	Global Value	Global Value
ABS.	000000	001000	(RW,I,GBL,ABS,OVR)		
TST11	001000	006434	(RW,I,LCL,REL,CON)		
			START 001000		
P0029	007434	000040	(RW,I,LCL,REL,CON)		
			DIRECT 007434		
T2765	007474	002234	(RW,I,LCL,REL,CON)		
			T2765 007474 I2765 007544		

Transfer address = 001000, High limit = 011730 = 2540. words

DT2765 TST-11 MODULE MACRO V03.0B 16-AUG-79 14:03:44
TABLE OF CONTENTS

1-	9	General Information
3-	1	Test Parameter Block (TPR)
4-	1	Initialization
5-	2	Display Parameters
6-	1	Error reporters
7-	1	Model testing information
8-	1	Logic Tests
8-	2	Test 1: BRPLY from all registers
9-	1	Test 2: check ADCSR bits
10-	1	Test 3: BINITL action
11-	1	Test 4: byte operation of ADCSR
12-	1	Test 5: A/D DONE bit and interrupt
15-	1	Test 6: End of logic tests
15-	14	Calibration initialization
16-	1	Display A/D data
16-	20	Test 7: A/D Calibration
17-	1	Test 10: A/D input channel scan
18-	1	Test 11: A/D input gain/channel scan

```
1 .LIST TTM
2 .ENABL LC
3 .TITLE DT2765 TST-11 module
4 .IDENT /V01.02/
5 000000 .PSECT DT2765
6 .NLIST BIN
7 ;
8 ;
9 .SBTTL General Information
10 ;
11 ;
12 ; Copyright (C) 1979, Data Translation Incorporated. All
13 ; rights reserved. No part of this program or publication
14 ; may be reproduced without the prior written permission
15 ; of Data Translation Incorporated, 4 Strathmore Road,
16 ; Natick, Mass. 01760.
17 ;
18 ;
19 ; The information in this document is subject to change
20 ; without notice and should not be construed as a
21 ; commitment by Data Translation Incorporated.
22 ;
23 ;
24 ; Data Translation cannot assume any responsibility for
25 ; the use of any portion of this software for other than
26 ; its intended diagnostic purpose in calibrating and
27 ; testing Data Translation manufactured analog and
28 ; digital interface boards.
29 ;
30 ;
31 ;
32 ; Version 01-02
33 ;
34 ; Phillip Martinez 19-Apr-79
35 ; Edwin Kroeker 6-Jan-79
36 ; Phillip Martinez 16-Aug-79
37 ;
38 ;
39 ; This program module contains routines to test and
40 ; calibrate DTI DT2765 series analog interface systems
41 ; for the LSI-11. A complete listing of the models
42 ; tested by this code module will be found on the
43 ; following pages. This module is designed to operate
44 ; under TST-11 supervision.
45 ;
```

1 ;
2 ;
3 ; The differences between V01-01 and V01-02
4 ; are as follows.
5 ; 1). test 7 now supports even and odd -
6 ; mux addresses.
7 ; 2). general cleanup of various small
8 ; inconsistent coding sequences.
9 ; .LIST BIN

```
1          .SBTTL Test Parameter Block (TPB)
2          ;
3          ; Test-11 Declaration
4          ;
5          .MCALL TST11
6 000000    TST11
7          ;
8          ;
9          ; Additional parameters used by this diagnostic
10         ;
11         ;
12         000546  DELAY   =546           ; A/D delay count storage
13         ;
14         000522  ERRCNT  =522           ; error counter
15         ;
16         ;
17         ; Test Parameter Block
18         ;
19         .NLIST  BIN
20         ;
21 000000  TPB:   .WORD   PARAM:      ; address of parameter
22                   .BYTE   377          ; print-out routine
23 000002          .BYTE   11           ; reserved
24 000003          .BYTE   11           ; # of tests
25         ;
26         ; Test Address Table for use by TST-11
27         ;
28 000004          .WORD   TEST1,PR7
29 000010          .WORD   TEST2,PR7
30 000014          .WORD   TEST3,PR7
31 000020          .WORD   TEST4,PR7
32 000024          .WORD   TEST5,PR7
33 000030          .WORD   TEST6,PR7
34 000034          .WORD   TEST7,0
35 000040          .WORD   TEST10,0
36 000044          .WORD   TEST11,0
37         ;
38         .LIST   BIN
```

```
1           .SBTTL Initialization
2           ;
3           ;
4 000050  012737 INIT65: MOV      #BIT3,@$SWR      ; isolated module
          000010
          000540
5 000056  012737     MOV      #21000.,@#DELAY ; big delay
          051010
          000546
6           ;
7 000064  012737 INIT:  PRINT    <# of A/D input channels (in octal): >
8 000134          GETOCT   ; get octal input
9 000136  103352 INIT      ; no CR - ask again
10 000140 105737 TSTB     @#ODTACC ; zero?
          000514
11 000144 001747 BEQ      INIT      ; ask again
12 000146 113737 MOVB     @#ODTACC,@$SWR+1
          000514
          000541
13 000154 012737     MOV      #177000,@$BASE ; set default address
          177000
          000542
14 000162 012737     MOV      #130,@$VECTOR ; set default vector
          000130
          000544
15 000170 000207     RETURN   ; all done
```

1
2 ; .SBTTL Display Parameters
3 ;
4 ; This routine displays the current setting
5 ; of 'BASE' and 'VECTOR' on the system console
6 ; terminal.
7 ;
8 000172
9 000216 013700
000542
10 000222
11 000224
12 000226
13 000252 013700
000544
14 000256
15 000260
16 000262 000207

PARAM: PRINT <Base address = >
MOV @#BASE,R0 ; get base address
OCT16 ; display
CRLF
PRINT <Vector address = >
MOV @#VECTOR,R0 ; get vector address
OCT16 ; display
CRLF
RETURN ; all done

```
1          .SBTTL Error reporters
2          ;
3          ;
4          ; This routine provides error reporting for bus
5          ; time-out errors (no BRPLY from interface).
6          ;
7 000264    NORPLY: PRINT   <No BRPLY when accessing location >
8 000330 010100      MOV     R1,R0
9 000332          OCT16
10 000334         CRLF
11 000336 000207      RETURN           ; done
12          ;
13          ;
14          ; This routine provides error reporting for register
15          ; bit errors (one or more incorrect bits in a register).
16          ;
17 000340    REG:    PRINTC  <Register Error>
18 000362    PRINT   <Address: >
19 000376    PUSH    R0
20 000400 010100      MOV     R1,R0           ; save R0
21 000402          OCT16           ; get address
22 000404         CRLF
23 000406    PRINT   <Expected:>
24 000422 010200      MOV     R2,R0           ; get expected value
25 000424          OCT16           ; display
26 000426         CRLF
27 000430    PRINT   <Found:    >
28 000444 011600      MOV     (SP),R0           ; get bad bits
29 000446 074200      XOR     R2,R0           ; generate snapshot
30 000450          OCT15           ; display
31 000452         CRLF           ; formatting
32 000454    PRINT   <Bits:    >
33 000470    POP    R0           ; get error bits
34 000472          OCT16           ; display
35 000474         CRLF
36 000476 000207      RETURN          ; done
37          ;
38          ; This routine provides for house keeping upon
39          ; leaving a routine.
40          ;
41 000500    WAIT:   MOV     @#DELAY,R0
42 000546          000546
43 000504 077001    1$:    SOB     R0,1$           ; TST
44 000506 005761    TST     2(R1)
45 000002
46 000512 000207      RETURN
```

```
1           .SBTTL Model testing information
2           .NLIST BIN
3           ;
4           ; This code module contains the routines necessary
5           ; to test the following DTI interface models:
6           ;
7           ;
8           ;
9           ;
10          ; DT2765 Isolated wide range input
11          ;
12          I2765 ==INIT65
13          T2765 ==TPB
14          ;
15          .LIST   BIN
16          ;
17          ;
18          ; Software switch register bit reservations
19          ;
20          ; bits 13-8:    # of A/D channels
21          ; bit 6:        DT5710 A/D module present
22          ; bit 5:        DT5701 A/D module present
23          ; bit 4:        DT5702 A/D module present
24          ; bit 3:        DT5703 A/D module present
25          ; bits 2-0:     reserved
```

```
1           .SETTL Logic Tests
2           .SBTTL Test 1: BRPLY from all registers
3           ;
4           ; This test verifies that the interface system responds
5           ; with a bus reply signal during a bus DATIO bus cycle.
6           ; All registers available on the board are checked.
7           ;
8           ;
9 000514 010602 TEST1: MOV      SP,R2          ; save SP
10 000516             RELMOV #3$,R0          ; set up trap to 4
11 000524 010037     MOV      R0,@#4
12 000530 013701     2$:    MOV      @#BASE,R1      ; get address
13 000534             SCOPE
14 000536 105011     CLRB   (R1)          ; DATIO bus cycle
15 000540 062701     ADD    #2,R1          ; next register
16 000544             SCOPE
17 000546 005011     CLR    (R1)          ; DATIO bus cycle
18 000550 004767     CALL   WAIT
19 000554             177724
20           EXIT
21           ;
22           ; ****
23           ; Error Code 1 - Bus timeout
24           ;
25           ; ****
26           ;
27 000556 011603     3$:    MOV      (SP),R3      ; get offending PC
28 000560 010206     MOV      R2,SP          ; restore stack
29 000562             ERROR  1,NORPLY      ; report error
30 000566 000113     JMP      (R3)          ; continue test
```

```

1 .SBTTL Test 2: check ADCSR bits
2 ;
3 ; This test checks most of the bits in ADCSR.
4 ; Bits are checked for both set and reset capability.
5 ; Bits that are NOT checked are the A/D DONE bit
6 ; and the ERROR bit (both checked in other tests).
7 ;
8 000570 013701 TEST2: MOV @#BASE,R1 ; get address
9 000542
10 000574 005002 CLR R2 ; init test reg.
11 000576 012703 MOV $40,R3 ; set # of states
12 000040
13 000602
14 000604 110211 1$: SCOPE ; declare loop point
15 000606 011100 MOVE R2,(R1) ; set bits
16 000610 042700 MOV (R1),R0 ; get bits
17 177600 BIC $177600,R0 ; ignore high byte
18 000614 074200 XOR R2,R0 ; test bits
19 000616 001402 BEQ 2$ ; no error - skip
20 ;
21 ; ****
22 ; Error Code 2 - bit error, ADCSR
23 ; bits 0-6
24 ;
25 000620
26 000624 062702 2$: ERROR 2,REG ; report error
27 000004 ADD $4,R2 ; next state
28 000630 077313 SOB R3,1$ ; loop until done
29 000632 005002 CLR R2 ; init test reg.
30 000634 012703 MOV $200,R3 ; set # of states
31 000200
32 000640
33 000642 010211 4$: SCOPE ; declare loop point
34 000644 011100 MOVE R2,(R1) ; set bits
35 000646 042700 MOV (R1),R0 ; get bits
36 100377 BIC $100377,R0 ; ignore low byte
37 000652 074200 XOR R2,R0 ; test bits
38 000654 001402 BEQ 5$ ; no error - skip
39 ;
40 ; ****
41 ; Error Code 3 - bit error, ADCSR
42 ; bits 8-14
43 ;
44 000656
45 000662 062702 5$: ERROR 3,REG ; report error
46 000400 ADD $400,R2 ; next state
47 000666 077313 SOB R3,4$ ; loop until done
48 000670 004767 CALL WAIT
49 177604
50 EXIT

```

```
1 .SBTTL Test 3: BINITL action
2 ; This test verifies that the BINITL signal clears
3 ; the proper ADCSR bits.
4 ;
5 ;
6 ;
7 000676 013701 TEST3: MOV    @#BASE,R1      ; get address
8 000702 012711      MOV    #40100,(R1)    ; set bits
9 000706 013700      MOV    @#DELAY,R0      ; wait for A/D DONE
10 000712 077001     2$:    SOB    R0,2$       ; set error bit
11 000714 052711      BIS    #0,(R1)
12 000720 005002      CLR    R2          ; clr test reg.
13 000722           SCOPE   ; declare loop point
14 000724 000005      RESET   ; issue BINITL
15 000726 011100      MOV    (R1),R0      ; get bits
16 000730 042700      BIC    #37476,R0    ; ignore some bits
17 000734 074200      XOR    R2,R0      ; test bits
18 000736 001402      BEQ    3$          ; OK - skip error
19 ;
20 ; ****
21 ; Error Code 4 - proper bit(s) not cleared
22 ; by BINITL
23 ;
24 ; ****
25 ;
26 ;
27 000740           ERROR   4,REG      ; report error
28 ;
29 000744 004767     3$:    CALL    WAIT      ; all done
30 000750 177530      EXIT
```

```
1 .SBTTL Test 4: byte operation of ADCSR
2 ;
3 ; This test verifies high and low byte operations
4 ; involving the ADCSR.
5 ;
6 ;
7 000752 013701 TEST4: MOV @#BASE,R1 ; get address
8 000756 105011 CLRB (R1) ; clear ADCSR
9 000760 005002 CLR R2 ; init. test register
10 000762 SCOPE
11 000764 112711 MOVB #-1,(R1) ; declare loop point
12 000770 011100 MOV (R1),R0 ; set R/W bits
13 000772 042700 BIC #100377,R0 ; ignore low byte
14 000776 074200 XOR R2,R0 ; test bits
15 001000 001402 BEQ 1$ ; ok - skip error
16 ;
17 ; ****
18 ;
19 ; Error Code 5 - high byte loaded during
20 ; a low byte operation
21 ;
22 ; ****
23 ;
24 001002 ; ERROR 5,REG ; report error
25 ;
26 001006 105011 1$: CLRB (R1) ; clear ADCSR
27 001010 005002 CLR R2 ; init. test register
28 001012 005201 INC R1 ; point to high byte
29 001014 SCOPE
30 001016 112711 MOVB #-1,(R1) ; declare loop point
31 001022 016100 MOV -1(R1),R0 ; set R/W bits
32 001026 042700 BIC #177600,R0 ; ignore high byte
33 001032 074200 XOR R2,R0 ; test bits
34 001034 001402 BEQ 2$ ; ok - skip error
35 ;
36 ; ****
37 ;
38 ; Error Code 6 - low byte loaded during
39 ; a high byte operation
40 ;
41 ; ****
42 ;
43 001036 ; ERROR 6,REG ; report error
44 ;
45 001042 004767 2$: CALL WAIT
46 001046 EXIT
```

```
1           .SBTTL Test 5: A/D DONE bit and interrupt
2           ;
3           ; This test verifies that the A/D DONE bit can
4           ; be set properly and that the INT ENB bit
5           ; functions properly.
6           ;
7           ;
8 001050 013701 TEST5: MOV    @#BASE,R1      ; get address
9 001054 000542          MOV    @#VECTOR,R2    ; get vector address
10 001060 005761          TST    2(R1)        ; clear A/D DONE bit
11 001064 000002          CLR    (R1)        ; clear ADCSR
12 001066 SCOPE          ; declare loop point
13 001070 052711          BIS    #0,(R1)     ; set A/D DONE bit
14 001074 000000          MOV    @#DELAY,R0    ; wait for A/D DONE
15 001100 077001 1$:    SOB    R0,1$        ; is bit set?
16 001102 105711          TSTB   (R1)        ; yes - skip error
17 001104 100402          BMI    2$          ;
18           ;
19           ; ****
20           ;
21           ; Error Code 7 - A/D DONE bit not set
22           ;
23           ; ****
24           ;
25 001106          ERROR   7          ; report error
26 001110 000457          BR     8$          ; can't continue
27           ;
28 001112          2$:    SCOPE          ; declare loop point
29 001114 005761          TST    2(R1)        ; read ADDER
30 001120 105711          TSTB   (R1)        ; done bit clear?
31 001122 000002          BPL    3$          ; yes - skip error
32           ;
33           ; ****
34           ;
35           ; Error Code 10 - A/D DONE bit not cleared
36           ; after A/D data was read
37           ;
38           ; ****
39           ;
40 001124          ERROR   10         ; report error
41 001126 000450          BR     8$          ; can't continue
```

```
1 001130 005003 3$: CLR R3 ; prepare status words
2 001132 012704 NOV #PR7,R4
   000340
3 001136 RELMOV #5$,R0 ; get ISR address
4 001144 010012 MOV R0,(R2) ; store
5 001146 010462 MOV R4,2(R2) ; store status too
   000002
6 001152 SCOPE ; declare loop point
7 001154 005011 CLR (R1) ; set A/D DONE
8 001156 013700 MOV @#DELAY,R0 ; wait for DONE
   000546
9 001162 077001 4$: SOB R0,4$ ; enable interrupts
10 001164 152711 BISB #100,(R1)
   000100
11 001170 106403 MTPS R3 ; enable CPU interrupts
12 001172 000240 NOP ; stall time
13 001174 106404 MTPS R4 ; turn off CPU
14 ;
15 ; ****
16 ;
17 ; Error Code 11 - no interrupt on A/D DONE
18 ;
19 ; ****
20 ;
21 001176 ERROR 11 ; report error
22 001200 000423 BR 8$ ; can't continue
23 ;
24 001202 062706 5$: ADD #4,SP ; adjust stack
   000004
25 001206 SCOPE ; declare loop point
26 001210 005761 TST 2(R1) ; read ADDBR
   000002
27 001214 105711 TSTB (R1) ; A/D DONE clear?
28 001216 100002 BPL 6$ ; yes - exit
29 ;
30 ; ****
31 ;
32 ; Error Code 12 - A/D DONE bit not cleared
33 ; after A/D data was read
34 ;
35 ; ****
36 ;
37 001220 ERROR 12 ; report error
38 001222 000412 BR 8$ ; can't continue
```

```
1 001224      6$:    SCOPE          ; declare loop point
2 001226 005761    TST      2(R1)    ; clear DONE
3 001232 005011    CLR      (R1)    ; clear ADCSR
4 001234 013700    MOV      @#DELAY,R0 ; wait
   000546
5 001240 077001    SOB      R0,7$   -
6 001242 005711    TST      (R1)    ; error bit set?
7 001244 100001    BPL      8$      ; no - exit
8
9 ; ****
10 ;
11 ; Error Code 13 - Error bit set after normal
12 ; A/D triggering sequence
13 ;
14 ; ****
15 ;
16 001246      ERROR    13       ; report error
17 ;
18 001250 005761    8$:    TST      2(R1)    ; clear DONE
   000002
19 001254 005011    CLR      (R1)
20 001256 004767    CALL     WAIT
   177216
21 001262      EXIT
```

```
1 .SBTTL Test 6: End of logic tests
2 ;
3 ; This test is present to inform the TST-11 monitor
4 ; that there are no more additional logic tests
5 ; to be executed. When the "ALL" command is used,
6 ; this test will force a return to the command
7 ; level of TST-11 when the test sequencer reaches
8 ; this test.
9 ;
10 ;
11 001264 TEST6: ESCAPE
12 ;
13 ;
14 .SBTTL Calibration initialization
15 ;
16 ; This routine performs initialization functions
17 ; for some of the calibration tests.
18 ;
19 ;
20 001266 GETCH: PRINT <Channel? > ; output prompt
21 001302 GETOCT
22 001304 103422 BCS 1$ ; CR at end - cont.
23 001306 PRINTC <Enter an octal channel address.>
24 001350 000746 BR GETCH ; try again
25 ;
26 001352 013701 1$: MOV @#BASE,R1 ; get address
   000542
27 001356 013702 MOV @#ODTACC,R2 ; get value
   000514
28 001362 000302 SWAB R2 ; adjust
29 001364 2$: PRINT <Mode bits? > ; output prompt
30 001402 GETOCT
31 001404 103420 BCS 3$ ; CR at end - cont.
32 001406 PRINTC <Enter an octal byte value.>
33 001444 000747 BR 2$
34 ;
35 001446 042702 3$: BIC #377,R2 ; clear low byte,R2
   000377
36 001452 013700 MOV @#ODTACC,R0 ; get value
   000514
37 001456 042700 BIC #177400,R0 ; clear high byte,R0
   177400
38 001462 060002 ADD R0,R2 ; add in mode byte
39 001464 005761 TST 2(R1) ; clear DONE
   000002
40 001470 005011 CLR (R1) ; clear board
41 001472 105711 4$: TSTB (R1)
42 001474 100376 BPL 4$ ; clear board
43 001476 005761 TST 2(R1)
   000002
44 001502 000207 RETURN
```

```
1 .SBTTL Display A/D data
2 ;
3 ; This routine takes the data from ADDBR and displays
4 ; it for the user as a 16 bit octal value.
5 ;
6 001504 016100 DISPLAY: MOV 2(R1),R0 ; get data
   000002
7 001510 OCT16
8 001512 TST (R1) ; print
9 001514 BPL 1$ ; error bit set?
10 001516 MOVE #'E,R0 ; no - return
    000105 ; print 'E'
11 001522 TTYOUT
12 001524 BIC #40000,(R1) ; clear error bit
    042711
    040000
13 001530 INC @#ERRCNT ; inc. count
    005237
    000522
14 001534 TST @#ERRCNT ; overflow?
    005737
    000522
15 001540 BNE 1$ ; no - skip
16 001542 MOV #-1,@#ERRCNT ; yes - force value
    012737
    177777
    000522
17 001550 000207 1$: RETURN
18 ;
19 ;
20 .SBTTL Test 7: A/D Calibration
21 ;
22 ; This test accepts a channel address from the user
23 ; and displays the data from that channel continuously.
24 ;
25 ;
26 001552 TEST7: PRINTC <A/D Calibration>
27 001574 004767 CALL GETCH ; get channel address
   177466
28 001600 KBEXIT
29 001602 042702 BIC #140363,R2 ; set up Keyboard
   140363 ; clear all but gain bit
30 001606 112704 1$: MOVE #10,R4 ; line counter
   000010
31 001612 CRLF
32 001614 010211 2$: MOV R2,(R1) ; start conversion
33 001616 105711 3$: TSTB (R1) ; wait for DONE
34 001620 100376 BPL 3$ ; loop
35 001622 004767 CALL DISPLAY ; display data
   177656
36 001626 105304 DECB R4 ; line over?
37 001630 001766 BEQ 1$ ; yes - new line
38 001632 TAB
39 001634 000767 BR 2$ ; next conversion
```

```
1 .SBTTL Test 10: A/D input channel scan
2 ;
3 ; This test scans the input channels while
4 ; displaying the A/D data on the terminal.
5 ;
6 ;
7 001636 TEST10: PRINTC <A/D Input channel scan>
8 001670 KBEXIT
9 001672 013701 MOV @#BASE,R1 ; set up keyboard
   000542          ; get address
10 001676 005761 TST 2(R1) ; clear DONE
   000002
11 001702 005011 CLF (R1)
12 001704 004767 CALL WAIT ; clear CSR
   176570
13 001710 005002 CLR R2 ; init. channel count
14 001712 112703 CRLF
   000010 MOVE #10,R3 ; line counter
15 001714
16 001720 PRINT <CH=>
17 001726 010200 MOV R2,R0 ; display address
18 001730 OCT8
19 001732 010200 MOV R2,R0 ; get channel address
20 001734 000300 SWAB R0 ; put in high byte
21 001736 010011 MOV R0,(R1) ; set up channel
22 001740 000167 JUMP 3$ ; 000004
   000004
23 001744 052711 2$: BIS #0,(R1) ; trigger converter
   000000
24 001750 105711 3$: TSTB (R1)
25 001752 100376 BPL 3$ ; wait for DONE
26 001754 TAB
27 001756 004767 CALL DISPLAY ; display data
   177522
28 001762 105303 DECB R3 ; line done?
29 001764 001367 BNE 2$ ; no - continue
30 001766 005202 INC R2 ; inc. channel
31 001770 123702 CMPB @#SWR+1,R2 ; end of range?
   000541
32 001774 001346 BNE 1$ ; no - continue
33 001776 005002 CLR R2 ; yes
   CRLF
34 002000 BR 1$
```

```
1 .SBTTL Test 11: A/D input gain/channel scan
2 ;
3 ; This test scans the input channels while
4 ; changing the gain of the converter. The
5 ; A/D data is displayed on the terminal.
6 ;
7 ;
8 002004 TEST11: PRINTC <A/D Input gain/channel scan>
9 002042 KBEXIT ; set up keyboard
10 002044 013701 MOV @#BASE,R1 ; get address
11 002050 005761 TST 2(R1) ; clear DONE
12 002054 005011 CLR (R1) ; clear CSR
13 002056 105711 6$: TSTB (R1)
14 002060 100376 BPL 6$ ; loop back
15 002062 005761 TST 2(R1)
16 002066 005002 CLR R2 ; init. channel count
17 002070 005003 CLR R3 ; init. gain
18 002072 112704 1$: CPLF
19 002074 000007 MOVE #7,R4 ; line counter
20 002100 PRINT <CH=> ; display address
21 002106 010200 MOV R2,R0
22 002110 OCT8
23 002112 112700 NOVB #'',R0 ; display gain
24 002116 000054 TTYOUT
25 002120 112700 MOVE #'0,R0
26 002124 032703 BIT #10,R3 ; GS1 set?
27 002130 001401 BEQ 2$ ; no - skip
28 002132 105200 INCB R0
29 002134 112700 2$: TTYOUT ; display bit
30 002136 000060 MOVE #'0,R0
31 002142 032703 BIT #4,R3 ; GS0 set?
32 002146 001401 BEQ 3$ ; no - skip
33 002150 105200 INCB R0
34 002152 112700 3$: TTYOUT ; display bit
```

```

1 002154 010200      MOV     R2,R0          ; get channel address
2 002156 000300      SWAB   R0              ; put in high byte
3 002160 050300      BIS    R3,R0          ; set gain bits
4 002162             PUSH   R0
5 002164 011611 4$:  MOV    (SP),(R1)
6 002166 105711 5$:  TSTB   (R1)          ; trigger conversion
7 002170 100376      BPL    5$              ; wait for DONE
8 002172             TAB
9 002174 004767      CALL   DISPLAY        ; display data
10 002200 105304     DECB   R4
11 002202 001370     BNE    4$              ; line done?
12 002204             POP    R0              ; no - continue
13 002206 005202     INC    R2
14 002210 062703     ADD    #4,R3          ; inc. channel
15 002214 042703     177763
16 002220 123702     CMPB   @#SWR+1,R2    ; increment gain
17 002224 001322     BNE    1$              ; clear extra bits
18 002226 005002     CLR    R2
19 002230             CRLF
20 002232 000717     BR    1$              ; end of range?
21
22 000001             ; no - continue
                           .END

```

BASE = 000542	ERRCNT= 000522	SWR = 000540
BIT0 = 000001	ERRNUM= 000521	TEST1 000514R 002
BIT1 = 000002	FF = 000014	TEST10 001636R 002
BIT10 = 002000	GETCH 001266R	002 TEST11 002004R 002
BIT11 = 004000	HLTERR= 000004	TEST2 000570R 002
BIT12 = 010000	INHERR= 000100	TEST3 000676R 002
BIT13 = 020000	INIT 000064R	002 TEST4 000752R 002
BIT14 = 040000	INIT65 000050R	002 TEST5 001050R 002
BIT15 = 100000	I2765 = 000050RG	002 TEST6 001264R 002
BIT2 = 000004	LF = 000012	TEST7 001552R 002
BIT3 = 000010	LPERR = 000002	TPB 000000R 002
BIT4 = 000020	LPTST = 000001	TSTALL= 000010
BIT5 = 000040	NEWFLG= 010000	TSTCSR= 000500
BIT6 = 000100	NORPLY 000264R	002 TSTNUM= 000520
BIT7 = 000200	ODTACC= 000514	TSTONE= 000040
BIT8 = 000400	PARAM 000172R	002 TSTSEQ= 000020
BIT9 = 001000	PR7 = 000340	T2765 = 000000RG 002
CP = 000015	RBUF = 177562	VECTOR= 000544
CTRLC = 000003	RCSR = 177560	WAIT 000500R 002
CTRLI = 000011	REG 000340R	002 XBUF = 177566
DISPLAY = 000546	SPACE = 000040	XCSR = 177564
DISPLAY 001504R	002	
AES. 000000	000	
000000	001	
DT2765 002234	002	
ERRORS DETECTED:	0	


VIRTUAL MEMORY USED: 2128 WORDS (9 PAGES)

DYNAMIC MEMORY AVAILABLE FOR 67 PAGES

,DX1:2765,=DX1:TST11.ML/M,DX1:2765.V01

APPENDIX D
SCHEMATIC DRAWINGS

REDUCE TO 9.500



SILK-SCREEN
EPO50

COMPONENT DESIGNATIONS


THESE DRAWINGS AND SPECIFICATIONS
ARE THE PROPERTY OF DATA
TRANSLATION, INC. AND SHALL NOT BE
REPRODUCED, COPIED, OR USED AS THE
BASIS OF MANUFACTURE OR SALE OF
APPARATUS, WITHOUT THE EXPRESS
WRITTEN APPROVAL OF DATA TRANS-

SIZE	CODE IDENT NO.	DRAWING NO.	REV
A	EPO50	11070050	F
SCALE			

SHEET 1 OF 1

THESE DRAWINGS AND SPECIFICATIONS ARE
THE PROPERTY OF DATA TRANSLATION, INC.
AND MAY NOT BE REPRODUCED, COPIED OR
USED AS THE BASIS FOR DESIGN, CONSTRUCTION
OR SALE OF EQUIPMENT WITHOUT THE EXPRESSED
WRITTEN APPROVAL OF DATA TRANSLATION
INC.


FI	# 227	I-3-80	K.E.D.	<i>[initials]</i>
F	# 177	9-11-79	K.F.C.	<i>[initials]</i>
E	# 146	1-18-79	K.F.C.	K.E.D.
D	# 127	11-14-78	K.F.C.	K.E.D.
REVISION	ECO NO.	DATE	DWN	ENG
DATA TRANSLATION INC				
DRAWN:	DATE:	TITLE: LSI-II ANALOG INPUT BOARDS		
K.E.D.	4-10-78	DT2762	DT2762/571X	
CHECKED:	DATE:	DT2764	DT2764/571X	
K.E.D.	6-29-78			
ENG:	DATE:			
P.J.S.	6-30-78			
EPO50	SHT. 1 OF 10	SIZE B	DWG.NO. 21020050	REV. FI



THIS DRAWING AND SPECIFICATIONS
AND THE PROPERTY OF DATA
TRANSLATION INC. AND SHALL NOT BE
REPRODUCED COPIED OR USED AS THE
BASIC OF MANUFACTURE OR SALE OF
APPARATUS UNLESS THE EXPRESSED
WRITTEN APPROVAL OF DATA TRANS-
LATION INC.

ETCH TO BE CUT FOR DII
DT5716/14 OPTION, AND ADD JUMPERS 7,8,9,10

SIZE B	CODE IDENT NO EPO50	DRAWING NO. 2102 0050	REV B1
SCALE		SHT 2 OF	1





STANDARD DMA INTERFACE

EP050 301 B DWG. NO. 21020050 REV F


ING OR DOWNLOADING AND REPRODUCTION, AND
THE PLACEMENT OF DATA TRANSMISSIONS AND
AND OTHER USE OF THE MATERIALS IS FOR INFORMATION
USE AS THE BASIS OF COMMERCIAL DEALING,
SALE OR ADVERTISING WITHOUT THE PRIOR WRITTEN
CONSENT OF THE AUTHOR.

THESE DRAWINGS AND SPECIFICATIONS ARE
THE PROPERTY OF DATA TRANSLATION INC
AND SHALL NOT BE REPRODUCED, COPIED OR
USED AS THE BASIS OF MANUFACTURE OR
SALE OF APPARATUS WITHOUT THE EXPRESS
WRITTEN APPROVAL OF DATA TRANSLATION
INC






THIS DRAWING AND SPECIFICATIONS ARE
THE PROPERTY OF DATA TRANSLATION INC.
AND SHALL NOT BE REPRODUCED, COPIED OR
USED AS THE BASIS OF MANUFACTURE OR
SALE OF APPARATUS WITHOUT THE EXPRESS
WRITTEN APPROVAL OF DATA TRANSLATION
INC.




MODEL DT2762
PROGRAMMABLE GAIN OPTION

EPO50	SII 601	SII B	DWG NO 21020050	REV. FI
-------	------------	----------	--------------------	------------




THESE DRAWINGS AND SPECIFICATIONS ARE
THE PROPERTY OF DATA TRANSLATION INC
AND SHALL NOT BE REPRODUCED COPIED OR
USED IN THE SALE OF MANUFACTURE OR
SALE OF APPARATUS WITHOUT THE EXPRESS
WRITTEN APPROVAL OF DATA TRANSLATION
INC




MODEL DT2765
PROGRAMMABLE GAIN OPTION

EPO50	SII	NIZI	DWG. NO.	REV.
8001	B	21020050	FI	



THESE DRAWINGS AND SPECIFICATIONS ARE THE PROPERTY OF DATA TRANSLATION, INC. AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN THE STATE OF MANUFACTURE OR SALE WITHOUT THE WRITTEN APPROVAL OF THE COMPANY.



**EXPANSION
CONNECTIONS FOR ALL MODELS**



J1 CONNECTOR			
PIN	SIGNAL NAME	PIN	SIGNAL NAME
1	MX0H	2	MX1H
3	MX2H	4	MX3H
5	MX4H	6	MX5H
7	MXENB	8	SE/DI
9	RTC INL	10	D GND
11	D GND	12	STADL
13	AGND	14	AGND
15	MX OUT HI	16	MX OUT LO
17	AGND	18	-15V
19	AGND	20	+15V

CONNECTIONS FOR DT2762 + DT2764

J2 CONNECTOR			
PIN	SIGNAL NAME	PIN	SIGNAL NAME
1	CH0	2	CH0/RET0
3	CH1	4	CH0/RET1
5	CH2	6	CH0/RET2
7	CH3	8	CH0/RET3
9	CH4	10	CH12/RET4
11	CH5	12	CH13/RET5
13	CH6	14	CH14/RET6
15	CH7	16	CH15/RET7
17	AGND	18	AMP IN
19	EXT TRIG L	20	D GND

CONNECTIONS FOR DT2768


J2 CONNECTOR			
PIN	SIGNAL NAME	PIN	SIGNAL NAME
1	CH0 HI	2	CH0 LO
3		4	
5	CH1 HI	6	CH1 LO
7		8	
9	CH2 HI	10	CH2 LO
11		12	
13	CH3 HI	14	CH3 LO
15		16	
17	AGND	18	AMP IN
19	EXT TRIG L	20	D GND



BOTTOM EDGE CONNECTOR					
COMPONENT SIDE	SOLDER SIDE	COMPONENT SIDE	SOLDER SIDE		
PIN	SIGNAL NAME	PIN	SIGNAL NAME	PIN	SIGNAL NAME
BA1		BA2	+5V	AA1	
BB1		BB2		AB1	
BC1		BC2	D GND	AC1	
BD1		BD2		AD1	
BE1		BE2	BDAL 2L	AE1	
BF1		BF2	BDAL 3L	AF1	
BH1		BH2	BDAL 4L	AH1	
BJ1	D GND	BJ2	BDAL 5L	AJ1	D GND
BK1		BK2	BDAL 6L	AK1	
BL1		BL2	BDAL 7L	AL1	
BM1	D GND	BM2	BDAL 8L	AM1	D GND
BN1		BN2	BDAL 9L	AN1	
BP1		BP2	BDAL 10L	AP1	
BR1		BR2	BDAL 11L	AR1	
BS1		BS2	BDAL 12L	AS1	
BT1	D GND	BT2	BDAL 13L	AT1	D GND
BU1		BU2	BDAL 14L	AU1	
BV1	+5V	BV2	BDAL 15L	AV1	


THIS DRAWING AND ITS CONTENTS
ARE THE PROPERTY OF DATA
TRANSLATION, INC. AND SHALL NOT BE
COPIED OR DISSEMINATED OR MADE
KNOWN TO OTHERS EXCEPT AS AUTHORIZED
IN WRITING BY THE SUPERVISOR
OR APPROVED BY DATA TRANSLATION, INC.


D	# 127	11-14-78	R.F.C.	910
REVISION	ECO NO.	DATE	DWN	DRG
DATA TRANSLATION INC				
4 Strathmore Rd., Natick MA 01760				
(617) 655-5300 Telex 940674				
DRAWN:	DATE: 4-10-78	TITLE: SCHEMATIC		
CHECKED:	DATE: 4-11-78	ANALOG INPUT SYS.		
ENGR:	DATE: 4-30-78	DT2762		
EPO50	SHT 1 OF 6	SIZE B	DRG NO. 21020050	D




THESE DRAWINGS AND SPECIFICATIONS
ARE THE PROPERTY OF
TRANSLATOR, INC. AND SHALL
NOT BE REPRODUCED, COPIED, OR USED
BASIS OF MANUFACTURE OR
OPERATION WITHOUT THE
WRITTEN APPROVAL OF DATA
LATION, INC.

FINGER CONNECTIONS










THIS DRAWING AND ITS CONTENTS
 ARE THE PROPERTY OF DATA
 TRANSLATOR INC. AND SHALL NOT BE
 REPRODUCED, COPIED OR USED AS THE
 BASIS OF ANOTHER DESIGN OR FOR THE
 MANUFACTURE OR SALE OF
 EQUIPMENT WITHOUT THE EXPRESS
 WRITTEN APPROVAL OF DATA TRANS-
 LATOR INC.

SIZE	CODE 1 UNIT NO.	DRAWING NO.	RE
B	EPO50	21020050	D
SCALE		SET 5 OF	



J1 CONNECTOR			
PIN	SIGNAL NAME	PIN	SIGNAL NAME
1	MX ØH	2	MX IH
3	MX 2H	4	MX 3H
5	MX 4H	6	MX 5H
7	MX ENB	8	SE/DI
9	RTC INL	10	D GND
11	D GND	12	STADL
13	A GND	14	A GND
15	MX OUT HI	16	MX OUT LO
17	A GND	18	-15V
19	AGND	20	+15V

J2 CONNECTOR			
PIN	SIGNAL NAME	PIN	SIGNAL NAME
1	CHØ	2	CHØ/RETØ
3	CH1	4	CH9/RET1
5	CH2	6	CH10/RET2
7	CH3	8	CH11/RET3
9	CH4	10	CH12/RET4
11	CH5	12	CH13/RET5
13	CH6	14	CH14/RET6
15	CH7	16	CH15/RET7
17	A GND	18	MX OUT LO
19	EXT TRIG L	20	D GND



BOTTOM EDGE CONNECTOR

COMPONENT SIDE	SOLDER SIDE	COMPONENT SIDE	SOLDER SIDE			
PIN	SIGNAL NAME	PIN	SIGNAL NAME			
BA1	BA2	+5V	AA1	AA2	+5V	
BB1	BB2		AB1	AB2		
BC1	BC2	D GND	AC1	AC2	D GND	
BD1	BD2		AD1	AD2		
BE1	BE2	BDAL 2L	AE1	AE2	BD OUT L	
BF1	BF2	BDAL 3L	AF1	AF2	BR PLY L	
BH1		BDAL 4L	AH1	AH2	BD IN L	
BJ1	D GND	BDAL 5L	AJ1	D GND	AJ2	B SYNC L
BK1		BDAL 6L	AK1	AK2	BWT BTL	
BL1		BDAL 7L	AL1	AL2	BIRQL	
BM1	D GND	BDAL 8L	AM1	D GND	AM2	BI AK IL
BH1		BDAL 9L	AN1	AN2	BI AK OL	
BP1		BDAL 10L	AP1	AP2	BBS TL	
BR1		BDAL 11L	AR1	AR2	BD MG IL	
BS1		BDAL 12L	AS1	AS2	BD MG OL	
BT1	D GND	BDAL 13L	AT1	D GND	AT2	B INIT L
BU1		BDAL 14L	AU1		AU2	BD ALOL
BV1	+5V	BDAL 15L	AV1		AV2	BD ALIL

THIS DRAWING IS THE PROPERTY OF DATA
TECHNOLOGY INC. AND IS EXCLUSIVELY
REPRODUCED, COPIED, OR USED AS THE
SIGNALS OF MANUFACTURE OR SALE OF
PARTS OR EQUIPMENT WITHOUT THE
WRITTEN APPROVAL OF DATA TECHNOLOGY
INC.

SIZE	CODE	ITEM NO	DRAWING NO	REV
B	EPO50	21020050		D
SCALE				SHT 6 OF 6

DATA TRANSLATION
INC
4 Strathmore Rd., Natick MA 01760
(617) 655-5300 Telex 948474