

DOCUMENT DTI-UM-2769-2

USER MANUAL
FOR
DATA TRANSLATION INCORPORATED
DT2769
REAL-TIME CLOCK

COPYRIGHT 1979

DATA TRANSLATION

100 Locke Drive, Marlboro, MA 01752/(617) 481-3700

ALL RIGHTS RESERVED. NO PART OF THIS PUBLICATION MAY BE RE-
PRODUCED, STORED IN A RETRIEVAL SYSTEM, OR TRANSMITTED, IN ANY
FORM BY ANY MEANS, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING,
OR OTHERWISE, WITHOUT THE PRIOR WRITTEN PERMISSION OF DATA
TRANSLATION, INC.

Information furnished by Data Translation is believed to be accurate and reliable. However, no responsibility is assumed by Data Translation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted to implication or otherwise under any patent rights of Data Translation, Inc.

TABLE OF CONTENTS

<u>CHAPTER 1</u>	<u>Introduction</u>	
1.1	General Description	1
<u>CHAPTER 2</u>	<u>Specifications</u>	
2.1.1	Clock	2
2.1.2	Input Output Signals	2
2.1.2.1	Input Signals	2
2.1.2.2	Output Signals	2
2.1.2.3	Power Requirements (From Bus Power Supply)	3
<u>CHAPTER 3</u>	<u>Introduction</u>	4
3.2	Summary of Registers	4
3.3	Detailed Register Description	4
3.3.1	Control-Status Register (CSR)	4,5,6
3.3.2	Buffer/Preset Register	7
<u>CHAPTER 4</u>	<u>Operation and Programming</u>	
4.1	Base Address Selection	8
4.2	Vector Address Selection	9
4.3	Operation Modes	10
4.3.1	Single Interval - (Mode 0)	10
4.3.2	Repeated Interval (Mode 1)	10
4.3.3	External Event Timing (Mode 2)	10
4.3.4	External Event Timing from Zero Base (Mode 3)	11
4.4	Typical Program Sequence	11
4.4.1	Single Interval	11
4.4.2	Repeated Interval	11
4.4.3	External Event Timing (Mode 2)	12
4.4.4	External Event Timing from Zero Base (Mode 3)	12
4.5	User Interfacing	12,14
<u>CHAPTER 5</u>	<u>Schmitt Trigger Operation</u>	
5.1	Introduction	15
5.2	Schmitt Trigger Usage	15
5.3	Schmitt Trigger Slope/Level Adjustments	16
5.4	External Control of Schmitt Trigger	17,18
5.5	Figure 5.5	19
5.6	DT2769 Slope Selection	20
5.7	Slope/Reference Level Selector Switches and Controls	21

...../cont.

TABLE OF CONTENTS (Cont.)

<u>CHAPTER 6</u>	<u>Testing</u>	
6.1	Equipment and System Requirements	22
6.2.1	Loading SP0023 from Paper Tape	22
6.2.2	Loading Floppy Disk	23
6.3	Using SP0023	23
6.4	Test Descriptions	24
6.5	SP0023 Program Description	24,25
6.6	Requirements to Run Diagnostics	26
<u>APPENDIX A</u>	<u>SP0023 SOFTWARE LISTINGS</u>	27 (1-32.1)
<u>APPENDIX B</u>	<u>DT2769 CIRCUIT SCHEMATICS</u>	28
	<u>TECHNICAL DRAWINGS</u>	

CHAPTER 1INTRODUCTION1.1 General Description

The DT2769 interface board is a Real-Time Clock system for users of the Digital Equipment Corporation (DEC) LSI-11 series of micro-computers. The DT2769 Real-Time Clock system is constructed on a standard DEC dual-height card that plugs directly into the LSI-11, LSI-11/2, PDP-11/03, or Heath H11 backplane. The DT2769 Real-Time Clock is totally compatible with the DEC KVV-11 Real-Time Clock but occupies only half the board space.

The Data Translation Real-Time Clock boards offer the user a full 16 bit event/interval counter that can be programmed to count at 5 internal crystal controlled frequencies, an external input, or from the Bus Event Line (50/60 Hz). In addition the counter can be programmed to operate in any one of the following 4 modes:

- 1) Single Interval
- 2) Repeated Interval
- 3) External Event Timing
- 4) External Event Timing from Zero Base

Thus offering the user the greatest flexibility in programming the Real-Time Clock.

The Data Translation Real-Time Clock boards also include two Schmitt triggers each of which can be set to fire at any level between $\pm 12V$ and on either the positive or negative slope. These Schmitt triggers allow the user to start the clock, initiate A/D conversions, or generate program interrupts in response to external events.

User interfacing for Schmitt triggers and clock overflow signals is accomplished through the multi-pin connector (J1). In addition to appearing on (J1) the clock overflow pulse and Schmitt trigger pulse also appear on tab connectors allowing the user to jumper them directly to other boards via module jumpers.

The selection of the Control-Status Register address, interrupt vector address, and Schmitt trigger slope and level conditions are done through DIP switches. In addition provision is also made through the I/O connector J1 for external user provided slope switches and level controls for both Schmitt triggers.

CHAPTER 2SPECIFICATIONS

2.1 The following specifications for the Data Translation Real-Time Clock boards are @ 25°C unless otherwise specified.

2.1.1 Clock

Oscillator Accuracy 0.01%

Range

Crystal Oscillator

Base Frequency = 10MHz

Divided into 5 rates = (1MHz, 100KHz, 10KHz,
1KHz, 100Hz)

Other sources = line frequency, Schmitt
trigger 1 input

2.1.2 Input Output Signals

All inputs and outputs are TTL compatible unless otherwise specified.

2.1.2.1 Input Signals

1. ST1 IN (Schmitt Trigger 1 Input)

Maximum Input Range ±30V

Triggering Range ±12V (settable by means of potentiometer)
or TTL

Triggering Slope User selectable by means of switch for
either positive or negative slope.

Origin User device

Response Time For analog level depends on waveform and
amplitude for TTL logic levels typically 600nS

Hysteresis Approximately 0.5V, positive and negative

Characteristics Single ended (input 100 KΩ impedance to
ground)

2. ST2 IN (Schmitt Trigger 2 Input)

Same as ST1 IN

2.1.2.2 Output Signals

1. CLK OVL (Clock Overflow)

Asserted Level Low

Destination User device (A/D system typically)

Duration Approximately 500nS

Characteristics TTL open collector driver with 470 Ω pull-
up to +5V. Maximum source current from
output through load to ground when output is
high ($\geq 2.4V$) is 5mA.

Characteristics (cont.) Maximum sink current from external source voltage through load to output when output is low ($\leq 0.8V$) is 8mA

2. ST1 OUT (Schmitt Trigger 1 Output)

Same as CLK OVL

3. ST2 OUT (Schmitt Trigger 2 Outputs)

Same as CLK OVL

2.1.2.3 Power Requirements (From Bus Power Supply)

DT2769: +5V. 1.75 Amps. MAX.
+12V 10mA Typical

CHAPTER 3

PROGRAMMING REGISTERS

3.1 Introduction

The interface registers of the DT2769 are designed to meet the requirements of standard DEC PDP-11 interfaces. As such, they are structured around a Control and Status Register for complete software control of the interface. The registers of the DT2769 are bit for bit compatible with the DEC KWF-11 Real-Time Clock. This chapter describes in detail the bit definitions of the Real-Time Clock registers.

3.2 Summary of Registers


The following is a brief summary of the registers used by DT2769. The term base refers to the device address (See Chapter 4).

Register Name	Address	Comments
Control-Status Register (CSR)	Base	R/W Byte Addressable
Buffer/Preset Register (BPR)	Base + 2	R/W Word Addressable Only

3.3 Detailed Register Description

The following sections describe the interface registers in detail and are the same for both the DT2769 and DT1709.

3.3.1 Control-Status Register (CSR) Byte Addressable Base



Upper Byte

ST2 FLAG (bit 15) Read/Write to Zero

This bit is set by the firing of Schmitt Trigger 2 or by setting MAINT ST2 (bit 9) in any mode while GO (bit 0) or ST2 GO ENA (bit 13) is set. This bit is cleared under program control or when the GO bit is set unless the ST2 GO ENA bit had previously been set. The bit must be cleared after servicing an ST2 interrupt OVFL0 FLAG (bit 7) interrupt if both are simultaneously in the enabled state. This bit is initialized to zero.

Chapter 3
Continued.

INT2 (bit 14) Read/Write

When set, this bit enables interrupts to be generated upon the ST2 FLAG (bit 15) becoming set. This bit can be set and cleared under program control and is cleared by bus init.

ST2 GO ENA (bit 13) Read/Write

When set will allow the assertion of ST2 FLAG (bit 15) to set the GO bit (bit 0) and simultaneously clear ST2 GO ENA (bit 13). This bit is set and cleared under program control and is also cleared when the GO bit (bit 0) is set or by bus init.

FOR (bit 12) Read/Write

This bit is set if the counter overflows while OVF FLAG (Bit 7) is set or if ST2 is fired while ST2 FLAG is set indicating for either case an overrun condition in which the hardware is running faster than the software can handle. This bit can be set and cleared under program control and is also cleared by setting the GO bit or by bus init.

D10 (bit 11) Read/Write

Setting this bit disables the internal crystal oscillator and is used in conjunction with bit 10 (MAINT. OSC) for maintenance and diagnostic purposes. This bit is set and cleared under program control.

MAINT OSC (bit 10) Write/Read as Zero

Setting this bit simulates one cycle of the internal 10MHz crystal oscillator. This bit is typically used by the diagnostic programs to test the clock counter and divider chain for proper operation. This bit is set under program control and always reads back as zero.

MAINT ST2 (bit 09) Write/Read as Zero

Setting this bit simulates the firing of ST2. All digital functions initiated by ST2 can thus be exercised under program control. This bit is also typically used by diagnostic programs. The bit is set under program control and always reads back as zero.

MAINT ST1 (bit 08) Write/Read as Zero

Setting this bit simulates the firing of ST1. All digital functions initiated by ST1 firing can thus be exercised under program control. This bit is set under program control and always reads back as zero.

OVFLO FLAG (bit 07) Read/Write to Zero

This bit is set whenever the clock/counter register overflows indicating the occurrence of the overflow. This bit can be cleared under program control when the GO bit is set or by bus init.

INTOV (bit 06) Read/Write

When set this bit enables the assertion of OVFLO FLAG to generate an interrupt to the processor. This bit is set and cleared under program control.

CHAPTER 3
(Continued)

RATE(2-0) (bits 5-3) Read/Write

These bits are decoded to select the input time base for the clock/counter register from one of eight sources as outlined in the following table.

RATE 2 (bit 5)	RATE 1 (bit 4)	RATE 0 (bit 3)	RATE SELECTED
0	0	0	STOP
0	0	1	1MHz
0	1	0	100KHz
0	1	1	10KHz
1	0	0	1KHz
1	0	1	100Hz
1	1	0	ST1
1	1	1	BEVNT (50/60Hz LTC)

The RATE select bits are set and cleared under program control and cleared by bus init.

MODE (1-0) (bits 2-1) Read/Write

These bits are decoded to select one of four possible modes for clock operation as outlined in the following table:

MODE 1 (bit 2)	MODE 0 (bit 1)	MODE SELECTED
0	0	MODE 0 Single Interval
0	1	MODE 1 Repeated Interval
1	0	MODE 2 External Event Timing
1	1	MODE 3 External Event Timing From Zero Base

Chapter 3
Continued

These bits are set and cleared under program control and are also cleared by bus init.

GO (bit 0) Read/Write


Setting this bit initiates all counter on this board as determined by the setting of the RATE and MODE select bits. When cleared this bit causes the counter to be inhibited and cleared. The bit can be set and cleared under program control, in addition, it can also be set when ST2 FLAG is set while ST2 GO ENA is set. This bit stays set in MODE 1, 2 and 3 operation until explicitly cleared by the program. This bit can also be cleared when the counter overflows in MODE 0 operation or by bus init.

3.3.2 Buffer/Preset Register (BPR) Word Addressable Only

The BPR is a 16 bit, word addressable only, read/write register. This register is used in two different ways depending on the mode of operation selected. In MODE 0 and 1 operation, this register is loaded with the 2's complement of the number, of the number of clock counts desired before counter overflow. In MODE 2 and 3 operation this register provides indirect reading of the clock counter.

CHAPTER 4OPERATION AND PROGRAMMING4.1 Base Address Selection

The Base Address of the DT2769 which is the I/O address assigned to the Control-Status Register (CSR) is user selectable by means of DIP switches SW1 and SW2 located near the bus interface logic as shown on Figure 5.0. The Buffer/Preset Register address is then always two locations greater than the CSR (Base) address. The DIP switches allow the user to set the base address anywhere in the 170000_8 - 177774_8 address space in increments of 4_8 . The recommended base address for the DT2769 is 170420_8 and is the address set at the factory. Figure 4.1 shows how switches SW1 and SW2 must be set to generate this base address.

Figure 4.1

Switch Setting for Base Address of 170420_8

As shown in Figure 4.1 a switch in the "ON" position represents a "1" in the corresponding bit location and a switch in the "OFF" position represents a "0" in the corresponding bit location. Consequently switches 1, 2, 3, 5, 6 and 7 on SW1 and switches 1 and 2 on SW2 are in the "OFF" position signifying zeroes while switches 4 and 8 on SW1 are in the "ON" position signifying ones.

CHAPTER 4
(Continued)

4.2

Vector Address Selection

The DT2769 Real-Time Clock system is capable of generating two distinct interrupt vectors to the LSI-11 processor. These interrupts can occur when,

1. Schmitt Trigger #2 is Fired
2. Clock/Counter Overflows

Each of these two events can generate a unique interrupt to the processor with the internal priority being arranged such that the clock overflow interrupt has the higher priority of the two if both occur simultaneously and are both enabled. The interrupt vector address of the clock overflow interrupt can be assigned any address in the 0008 - 7708 vector address space in 10₈ increments. The interrupt vector of the ST2 interrupt is then always 48 locations higher than the clock overflow interrupt address. The recommended interrupt vector address for the DT2769 is 4408 and is set to that value at the factory. Figure 4.2 shows how switch SW2 must be set to generate this address.




Figure 4.2
 Switch Setting For Vector Address of 440₈

CHAPTER 4
(Continued)

4.3 Operation Modes
The DT2769 Real-Time Clock system can be programmed to run in four distinct modes making the Real-Time Clock useful for a variety of different applications such as interval generation, event counting, pulse generator, etc. The Clock Operating modes are:

- | | |
|---|--|
| 1) Single Interval
2) Repeated Interval
3) External Event Timing
4) External Event Timing from Zero Base | - Mode 0
- Mode 1
- Mode 2
- Mode 3 |
|---|--|

In the following subsection the use of each of the four operating modes will be described in detail.

4.3.1 Single Interval - (Mode 0)

This mode of operation is used to generate a fixed interval for such applications as known delays. In this mode of operation the user loads the BPR with the 2' complement of the required number of clock pulses to be counted that will generate the amount of time delay required at the user selected clock frequency. For example, loading the BPR with -100 at a clock frequency of 1KHz would generate a 100ms time delay. The user then sets the GO bit either directly or by a Schmitt Trigger 2 event with bit 13 of the CSR set. When the GO bit becomes asserted the clock/counter is loaded with the value held in the BPR and then clocked at the selected frequency until overflow occurs. When the clock overflows the overflow bit (bit 7) of the CSR is set which can generate an interrupt to the processor if enabled or be checked under program control; clock overflow also causes the GO bit to be reset thus turning the clock off.

4.3.2 Repeated Interval (Mode 1)

This Mode of operation is similar to Mode 0 operation in that the BPR is loaded with the 2' complement of the desired clock counts required before overflow. The user then sets the GO bit and (either directly or via ST2) wait for the clock overflow. In this mode however the clock overflow will not clear the GO bit but instead reloads the counter from the BPR and continues counting without loss of any clock pulse. This process continues until the user clears the GO bit. In this way the user can generate a fixed frequency pulse train (overflow pulses) with any period within the range of the clock counter and the 5 crystal frequencies. For example loading the BPR with -1 and selecting 1MHz operation would generate a 1MHz pulse train. In general the overflow rate is equal to the oscillator rate divided by the absolute value of the present register.

4.3.3 External Event Timing (Mode 2)

This mode of operation is used to determine the time between a sequence of external events. In this Mode the user sets the GO bit which causes the clock/counter to be cleared and then incremented at the selected rate until the GO bit is cleared by the user under program control. The clock counter thus started will continue to free run (count) until explicitly turned off. Now each firing of ST2 by an external event will cause the instantaneous value of the clock/counter to be

CHAPTER 4
(Continued)

latched in the BPR and the ST2 FLAG to be set. The ST2 FLAG can be used to inform the program of the external event through interrupt or programmed testing of the ST2 FLAG. The program can then read the BPR and record the time of each occurrence of the event. During this time the clock is still free running after each event and after overflow, interrupts on overflow may be enabled to alert the program of each overflow condition.

4.3.4 External Event Timing From Zero Base (Mode 3)

This mode of operation is identical to Mode 2 operation except that the counter is reset to zero after the occurrence of each event.

4.4 Typical Program Sequence

In this section typical programming sequences are outlined for operating the Real-Time Clock in each of the four modes of operation.

4.4.1 Single Interval

- 1) User program loads BPR with 2's complement of desired clock count.
- 2) User program sets CSR for Mode 0 operation and selects appropriate rate.
- 3) User program sets the GO bit or sets ST2 GO ENA and waits for an external event to set the GO bit. When the GO bit gets set the counter is loaded and enabled.
- 4) Counter increments until overflow, then clears the GO bit and stops.
- 5) Clock overflow causes the Overflow Flag to be set which can issue an interrupt if INTOV (CSR bit 6) has been previously set, or waits for program intervention if interrupts had not been enabled.
- 6) The program responds to the interrupt or responds as a result of other events (i.e. testing the Overflow Flag or the A/D Done Flag if overflow was used to start and A/D conversion). The program reads the CSR, clears the Overflow Flag, and if no counting or mode changes are required, sets the GO bit or ST2 GO ENA bit to reenter the sequence at step 3.

4.4.2 Repeated Interval

- 1) User program loads BPR with the 2's complement of the word count.
- 2) Program sets the CSR for Mode 1 operation at selected frequency.
- 3) User program sets the GO bit or sets the ST2 GO ENA bit and waits for an external event to set the GO bit. When the GO bit gets set the counter is loaded and enabled.
- 4) The clock/counter increments until an overflow occurs.
- 5) When clock overflows the clock/counter is reloaded from the BPR and reenabled to count. The Overflow Flag is set which will generate an interrupt to the processor if enabled.

CHAPTER 4
(Continued)

- 6) If a second overflow occurs before first is serviced then the Flag Over Run (FOR) bit of the CSR is set alerting the processor of a loss of data.
- 7) Program responds to overflow by reading the CSR, clearing the Overflow Flag and if no changes are required sets the GO bit or the ST2 GO ENA bit to reenter the sequence of step 3.

4.4.3 External Event Timing (Mode 2)

- 1) Program selects Mode 2 operation the desired rate and sets the GO bit in the CSR.
- 2) The DT2769 or DT1709 responds by clearing the counter incrementing it at the selected rate until the GO bit is cleared.
- 3) Now ST2 pulses will latch the instantaneous reading of the clock/counter into the BPR and also set the ST2 FLAG which will generate an interrupt if enabled. Program can go and read current value of BPR to record time of event.
- 4) Clock continues to count even after overflow, however overflow will set Overflow Flag and generate an interrupt if enabled.
- 5) Process continue until program clears GO bit.

4.4.4 External Event Timing From Zero Base (Mode 3)

The operation here is identical to Mode 2 except that the clock/counter is cleared after every ST2 pulse.

4.5 USER INTERFACING

A 40-pin Berg connector (J1) has been provided for user inputs and outputs. In addition to this connector two extra tab connectors have been provided that bring out the clock overflow and ST1 outputs. These tabs are electrically in parallel with pins RR (CLK OVL) and UU (ST1 OUTL) of the 40-pin connector (J1) and are intended to facilitate connections by means of module jumpers to the clock overflow and external start inputs on the DT2762 analog input board. The pin outs on connector (J1) are given in figure 4.0a. This connector is exactly compatible with the DEC KWW11-A





FIGURE 4.5a

The pin locations for connector J1 when looking into the connector
are shown below:



CHAPTER 5

SCHMITT TRIGGER OPERATION

5.1**Introduction**

The DT2769 Real-Time Clock system has on board two user adjustable Schmitt Triggers. These Schmitt Triggers are used to condition input waveforms to a form that can be used by the DT2769. Both Schmitt Triggers can be adjusted to trigger at any level in the ± 12 volt range by means of the potentiometers labeled ST1 LVL ADJ and ST2 LVL ADJ as shown on Figure 5.0. The Schmitt Triggers can also be set to trigger at TTL thresholds and on either the positive or negative slope of the input signal. The details on how the Schmitt Trigger firing level and slopes are set is given in Section 5.3.

The two Schmitt Triggers are identical in operation but perform totally different functions. The two Schmitt Triggers are labeled ST1 and ST2 and will be referred to by these names in the remainder of this manual.

5.2**Schmitt Trigger Usage**

The two Schmitt Triggers provided on the DT2769 interface are operated and programmed in identical manners as described in the next section. The use of the two Schmitt Triggers are somewhat different as described below:

ST1 The output pulses of ST1 can be counted by the clock counter hence ST1 can be used to generate a time base for the clock counter if a periodic signal is attached to its input. ST1 can also be used to count events if ST1 is fired at each event and is selected as the clock input (Rate = 110). ST1 outputs also appear on the Faston tab labeled ST1 OUT as shown in Figure 5.0 and on pin uu of connector J1. This pulse may be used as a trigger to the DT2762 A/D system or any other user application.

ST2 The output pulses of ST2 are used to control clock operation in the following two ways:

1. Turns Clock On
2. Saves Counter Reading in BPR

Each of the two usages of ST2 are described below in detail.

1. Turning Clock On - When the ST2 GO ENABLE bit (CSR bit 13) is set, firing ST2 in any mode sets the GO bit and initiates counter action, causes the ST2 FLAG (CSR bit 15) to be asserted, and generates an interrupt if enable.
2. Saving Counter Reading - When the GO bit is set in Modes 2 and 3, firing ST2 causes the BPR to be loaded from the counter, the ST2 FLAG to be set, and an interrupt to be generated if enabled.

The ST2 pulse also appears on pin SS of connector J1 and may be used for other external applications.

Chapter 5
(Continued)

5.3 Schmitt Trigger Slope/Level Adjustments

The technique and methods for setting the slope and level for both Schmitt Triggers is identical. Hence the discussion will encompass both Schmitt Triggers simultaneously.

Slope and level adjustments for the Schmitt Triggers are done by use of Switch SW3 and the two potentiometers labelled ST1 LVL ADJ and ST2 LVL ADJ. Each Schmitt Trigger has associated with it three switches on SW3 and a potentiometer. The usages of these switches and the potentiometer are outlined in Table 5.3. Figure 5.1 shows how the slope terminology is used while Figure 5.2 shows how the switch SW3 is wired.

SW3 SWITCH NO.	USAGE
1	When this switch is on and switch 2 is off the firing level of ST1 is set by means of the ST1 LVL ADJ potentiometer anywhere in the ± 12 volt range.
2	When this switch is on and switch 1 is off the firing level of ST1 is set to the TTL level and the potentiometer has no effect. Note: Both switches 1 and 2 should not be on together.
3	When this switch is on and switch 4 is off the firing level of ST2 is set by means of the ST2 LVL ADJ potentiometer anywhere in the ± 12 volt range.
4	When this switch is on and switch 3 is off the firing level of ST2 is set to the TTL level and the potentiometer has no effect. Note: Switches 3 and 4 should not be on together.
5.	When this switch is in the OFF position ST1 will fire on the negative slope of the input signal (high to low transition for a square wave). In the ON position ST1 will fire on the positive slope of the input signal (low to high transition of a square wave.)
6.	When this switch is in the OFF position ST2 will fire on the negative slope of the input signal. In the ON position ST2 will fire on the positive slope of the input signal.
7-8	Not used.


Table 5.3

5.4


External Control of Schmitt Trigger

The 40 pin user connector J1 provides connections that allow the user to set the Schmitt trigger slope and firing levels from external user supplied circuitry. In order to use the external circuitry the following board configuration is required.

- I If slope is to be externally controlled then the slope switch on board must be set to the off position. If external slope control is not required then the user should set this switch to the desired slope setting.
- II If the triggering level is to be externally controlled then the variable slope switch for the Schmitt trigger must be selected. Note that the TTL firing level is not externally controllable. The user should also make sure that the onboard level potentiometers are close to the center of their ranges. This is accomplished by lining up the screwdriver slot of the potentiometer with the stop tab (see figure below).


External Slope Setting

To control the slope of a Schmitt trigger the user requires a single switch which is connected as shown below:

External Level Control

External level control over the entire ± 12 volt range requires a user supplied potentiometer. The value of the potentiometer should not be less than 5K and should not be greater than 20K.

Any potentiometer in this range will be adequate. The number of turns of the potentiometer is not critical, however, a potentiometer with greater turns will allow for a finer level adjust. The connection of the external potentiometer is shown below:








Figure 5.5



NOTE:

ST is retriggered only after input waveform has moved beyond opposite threshold and then again passed selected threshold.

(a) SLOPE SELECTION: SLOPE switch ON (Positive Slope)



NOTE:

ST is retriggered only after input waveform has moved beyond opposite threshold and then again passed selected threshold.

(b) SLOPE SELECTION: SLOPE switch OFF (Negative Slope)




Figure 5.7

SLOPE/REFERENCE LEVEL SELECTOR SWITCHES AND CONTROLS

(NOTE SWITCHES 1 and 2 OR SWITCHES 3 and 4 SHOULD NOT BE ON TOGETHER)

CHAPTER 6TESTING

6.1

Equipment and System Requirements

In order to assist the user in testing the operation of the DT2769 Real-Time Clock, Data Translation has developed a comprehensive software diagnostic aid designated SP0023. This software is provided in either of the two media: Paper Tape for minimum, paper tape based LSI-11 Systems, or Floppy Disks for more sophisticated RT-11 Systems. The system and test equipment requirements for this software are given below:

SP0023 System RequirementsPaper Tape:

KD11-F (LSI-11) processor, ECO #10 or greater

or

KD11-HA (LSI-11/2) processor

Minimum of 4K words RAM

Serial Interface at Standard DEC console address

Paper tape reader

Data Translation DT2769 Real-Time Clock

Floppy Disk:

KD11-F (LSI-11) processor, ECO #10 or greater

or

KD11-HA (LSI-11/2) processor

Minimum of 8K words RAM

System console terminal at standard DEC console address

DEC compatible dual floppy disc drive system

RT-11 operating system (Version 2 or Version 3)

Data Translation DT2769 Real-Time Clock board.

Test Equipment Requirements

10MHz or greater bandwidth oscilloscope.

6.2.1

Loading SP0023 From Paper Tape

SP0023 is supplied in PDP-11 absolute loader format. To load this release into memory the following steps must be taken:

1. Load the LSI-11 absolute loader (see DEC documentation for information on this).
2. Place the paper tape in the paper tape reader.
3. Start the absolute loader at location XXX500 where XXX is determined by the following table:

<u>SYSTEM MEMORY SIZE</u>	<u>XXX</u>
4K	017
8K	037
12K	057

CHAPTER 6
(Continued)

<u>SYSTEM MEMORY SIZE</u>	<u>XXX</u>
16K	077
20K	117
24K	137
28K or greater	157

Following this procedure will cause SP0023 to be loaded into memory and executed.

6.2.2 Loading Floppy Disk

The SP0023 diskette contains an RT-11 memory image file called SP0024.SAV. This is a linked and executable version of SP0023. To load and execute SP0023 the user should boot up RT-11 in the usual way with the system disk in drive 0. When RT-11 comes up the user should insert the SP0023 disk into drive 1 and type the following command string to the RT-11 monitor;

.RUN DX1:SP0023 (Return)

This will cause SP0023 to be loaded and executed, at this time the SP0023 monitor will have control of the system and RT-11 will be flushed.

6.3 Using SP0023

SP0023 is a stand-alone software diagnostic package that allows the user to test Data Translation's dual-height series of LSI-11 interface cards. SP0023 does not need RT-11 once it has been loaded and in fact it flushes RT-11 from the system after it has loaded. To allow the user to control the testing procedure a monitor has been included in SP0023 that interfaces to the user. When SP0023 is brought up this monitor is automatically entered. On start up the resident monitor prints out the directory of the various Data Translation interface boards that can be tested by SP0023 followed by the monitor prompt character ">" (a right angle-bracket). At this point the user should set the desired model number to be tested using the MODEL command, for example

>M (Space) DT2769 (Return)

would set up SP0023 to test the DT2769 Real-Time Clock. The monitor would then invoke all the necessary initialization routines to test this board and confirm the board model by printing out a confirmation message followed by the default base and vector addresses that will be used. These base and vector addresses have been preset at the factory and need not be changed. If for some reason however a change in the base or vector address is required the user can modify locations 542(base address) and 544(vector address) to the new address. In order to easily facilitate this change the SP0023 monitor also has some subset capabilities of ODT. In particular the user can use the slash and back-slash characters to open and modify memory locations just as in ODT. Therefore if the user needs to change any location he should type the address followed by a slash (/) or back-slash (\), the

CHAPTER 6(Continued)

monitor will then open that location just as in ODT. The user can roll up or down sequentially in memory by using the line feed or carat (^) keys. The SP0023 monitor is reentered from the ODT mode by typing a carriage return. Like ODT a memory location will only be modified if a valid octal number is typed before any of the ODT terminator characters. For example to change the base and vector address of the DT2769 tests one would type:

```
> 542/170420 170430 (line-feed)
> 000544/000440 400 (return)
```

to change the base address to 170430 and vector address to 400. Note that this change is only temporary and the default addresses will be reloaded if the model number is retyped or of SP0023 is reloaded. In addition to these commands the SP0023 test executive allows the user to ask for the model directory, to start tests, to loop or halt on tests or even to reboot RT-11. The commands available to the user under the SP0023 test executive are listed on the following page.

Example: User wants to run a scope loop on Test 2 because an error is encountered. Type:

```
>ILT (Space) 2
```

In this case the program will loop on Test 2 and inhibit error printouts.

If a test is run and no errors occur the test will return to the SP0023 command level without any other messages. If however, an error does occur then the test will print out the test number and error code. The user may look up the meaning of each error code in the programming listings given in Appendix A.

6.4

Test Descriptions

All descriptions of the tests and the set up requirements needed for any particular test are described in detail in the program listings at the beginning of each test.

6.5

SP0023 Program Description

SP0023 consists of two groups of tests. The first group contains 24g tests which test all the logic of the interface board. These tests contain scope loops for debug purposes and will provide an error message if a problem exists. The second set of tests, test the operation of the Schmitt Triggers and require some special interconnections before each test is run, consult the test descriptions preceeding each of these tests to determine the required external set up.

A listing of all the tests for testing DT2769 can be found at the beginning of the program listings.

Note, that the user can run all the logic test (1-24) by using the monitor ALL command. Tests 25-28 however must be run individually.

<u>COMMAND</u>	<u>FUNCTION</u>
ALL	Runs all logic tests that are present for the current device. Generates an error if there is no current device.
BOOT	Jumps to the standard hardware bootstrap (173000). Generates an error if there is no bootstrap present.
DIRECTORY	Displays the contents of the current directory. Generates an error if there is no current directory.
EXIT	Halts the processor
MODEL (space)	Displays the parameters associated with the current device. Generates an error if there is no current device.
MODEL (space) DTXXXX	Searches the current directory for the given model number. If found, makes that model the current device. Generates an error if there is no current directory or if the model number can not be found.
TEST (space)	Runs the last test executed
TEST (space) <number>	Runs the indicated test
Test Command prefixes - The following command prefixes are to be used with the TEST command to control the execution of the various tests.	
<u>COMMAND PREFIXES TO TEST EXECUTION COMMANDS</u>	
R (TEST command only)	repeat this test continuously
L	loop on this test if an error is detected
H	halt test stream if an error is detected
I	inhibit error printout
A control C will terminate any test.	

CHAPTER 6
(Continued)

6.6 Requirements to Run Diagnostics

Please note that when SP0023 is executing the Line Time Clock LTC must be turned on (if available) in order that Test #11 execute properly. If a LTC is not present or is turned off Test #11 will report an error that the clock failed to count at the LTC rate (error code 17 mode = 71).

The user should also avoid using DT2769 on an extender card because in certain backplane configurations the Bus Logic Chips do not function properly (due to additional capacitive and inductive effects) and the board will not operate properly.

Note: When running the diagnostics (SP0023), the user must make sure that all the Schmitt Trigger control switches (near connector) are in the "OFF" or open position. If the diagnostic is run with any or all switches in the closed or "ON" position the timing of the board will change due to events occurring at different edges which in turn will cause the diagnostics to falsely report a variety of errors. After having checked out the board with the diagnostics, the user can then set the Schmitt Trigger control switches as required and program the operation as required.

APPENDIX A

SP0023 SOFTWARE LISTINGS

APPENDIX B
DT2769 CIRCUIT SCHEMATICS

1-	8	GENERAL INFORMATION
2-	1	TEST PARAMETER BLOCK (TPB)
3-	1	CSR BIT DEFINITIONS
4-	1	INITIALIZATION
4-	11	DISPLAY PARAMETERS
4-	31	MODEL TESTING INFORMATION
5-	1	ERROR REPORTERS
7-	1	SWITCH PACK S3 CONFIGURATION
7-	9	TEST 1: BRPLY FROM ALL REGISTERS
8-	1	TEST 2: CHECK CSR R/W BITS
9-	1	TEST 3: BYTE OPERATION OF CSR
10-	1	TEST 4: BUFFER PRESET REGISTER BITS
11-	1	TEST 5: BINITL ACTION
12-	1	TEST 6: CLOCK COUNT REGISTER
13-	1	TEST 7: CLOCK STATE TRANSITIONS
14-	1	TEST 10: OVERFLOW BIT
16-	1	TEST 11: CLOCK COUNTING, MODE 0
17-	1	TEST 12: CLOCK COUNTING, MODE 0
18-	1	TEST 13: CLOCK COUNTING, MODE 1
19-	1	TEST 14: MAINTENANCE ST2
20-	1	TEST 15: INTERRUPT ON OVERFLOW
21-	1	TEST 16: INTERRUPT ON ST2
22-	1	TEST 17: FLAG OVERRUN BIT
24-	1	TEST 20: OSCILLATOR
26-	1	TEST 21: FREQUENCY DIVIDERS
28-	1	TEST 22: MODE 2 OPERATION
29-	1	TEST 23: MODE 3 OPERATION
30-	1	TEST 24: END OF LOGIC TESTS
30-	11	TEST 25: ST2, ST1 OUTPUTS
30-	25	TEST 26: OVERFLOW OUTPUT
31-	1	TEST 27: ST2 OUT TO ST1 IN
32-	1	TEST 30: ST1 OUT TO ST2 IN

1 .LIST TTM
2 .ENABL LC
3 .TITLE DT2769 TST-11 MODULE
4 .IDENT /V02.00/
5 000000 .PSECT DT2769
6 .NLIST BIN
7 ;
8 .SBttl GENERAL INFORMATION
9 ;
10 ; COPYRIGHT (C) 1979, DATA TRANSLATION INCORPORATED. ALL
11 ; RIGHTS RESERVED. NO PART OF THIS PROGRAM OR PUBLICATION
12 ; MAY BE REPRODUCED WITHOUT THE PRIOR WRITTEN PERMISSION
13 ; OF DATA TRANSLATION INCORPORATED, 4 STRATHMORE ROAD,
14 ; NATICK, MASS. 01760.
15 ;
16 ;
17 ; THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE
18 ; WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A
19 ; COMMITMENT BY DATA TRANSLATION INCORPORATED.
20 ;
21 ;
22 ; DATA TRANSLATION CANNOT ASSUME ANY RESPONSIBILITY FOR
23 ; THE USE OF ANY PORTION OF THIS SOFTWARE FOR OTHER THAN
24 ; ITS INTENDED DIAGNOSTIC PURPOSE IN CALIBRATING AND
25 ; TESTING DATA TRANSLATION MANUFACTURED ANALOG AND
26 ; DIGITAL INTERFACE BOARDS.
27 ;
28 ;
29 ; VERSION 02-00
30 ;
31 ; JAWED WAHID 6-SEP-78
32 ; EDWIN KROEKER 9-JAN-79
33 ;
34 ;
35 ; THIS PROGRAM MODULE CONTAINS ROUTINES TO TEST AND
36 ; CALIBRATE DTI MODEL DT2769 REAL TIME CLOCK SUBSYSTEMS
37 ; FOR THE LSI-11. THIS MODULE IS DESIGNED TO OPERATE
38 ; UNDER TST-11 SUPERVISION.
39 ;
40 .LIST BIN
41 ;

```
1 .SBTTL TEST PARAMETER BLOCK (TPB)
2 ;
3 ; TEST-11 DECLARATION
4 ;
5 .MCALL TST11
6 000000 TST11
7 ;
8 ;
9 ;
10 ;
11 ; TEST PARAMETER BLOCK
12 ;
13 .NLIST BIN
14 ;
15 000000 TPB: .WORD PARAM ; ADDRESS OF PARAMETER
16 ; PRINT-OUT ROUTINE
17 000002 .BYTE 377 ; RESERVED
18 000003 .BYTE 30 ; # OF TESTS
19 ;
20 ; TEST ADDRESS TABLE FOR USE BY TST-11
21 ;
22 000004 .WORD TEST1, PR7
23 000010 .WORD TEST2, PR7
24 000014 .WORD TEST3, PR7
25 000020 .WORD TEST4, PR7
26 000024 .WORD TEST5, PR7
27 000030 .WORD TEST6, PR7
28 000034 .WORD TEST7, PR7
29 000040 .WORD TEST10, PR7
30 000044 .WORD TEST11, PR7
31 000050 .WORD TEST12, PR7
32 000054 .WORD TEST13, PR7
33 000060 .WORD TEST14, PR7
34 000064 .WORD TEST15, PR7
35 000070 .WORD TEST16, PR7
36 000074 .WORD TEST17, PR7
37 000100 .WORD TEST20, PR7
38 000104 .WORD TEST21, PR7
39 000110 .WORD TEST22, PR7
40 000114 .WORD TEST23, PR7
41 000120 .WORD TEST24, PR7
42 000124 .WORD TEST25, 0
43 000130 .WORD TEST26, PR7
44 000134 .WORD TEST27, PR7
45 000140 .WORD TEST30, PR7
46 ;
47 .LIST BIN
```

CSR BIT DEFINITIONS

1 .SBTTL CSR BIT DEFINITIONS
2 ;
3 ;
4 100000 ST2F =BIT15 ; ST2 FLAG BIT
5 ;
6 040000 INT2 =BIT14 ; ST2 INTERRUPT ENABLE BIT
7 ;
8 020000 ST2G =BIT13 ; ST2 GO ENABLE BIT
9 ;
10 010000 FOR =BIT12 ; FLAG OVERRUN BIT.
11 ;
12 004000 DIO =BIT11 ; DISABLE OSCILLATOR BIT
13 ;
14 002000 MOSC =BIT10 ; MAINTENANCE OSCILLATOR BIT
15 ;
16 001000 MST2 =BIT9 ; MAINTENANCE ST2 BIT
17 ;
18 000400 MST1 =BIT8 ; MAINTENANCE ST1 BIT
19 ;
20 000200 OVFL0 =BIT7 ; OVERFLOW BIT
21 ;
22 000100 INTOV =BIT6 ; OVERFLOW INTERRUPT ENABLE BIT
23 ;
24 000001 GO =BIT0 ; GO BIT
25 ;
26 000000 RATE0 =0
27 000010 RATE1 =BIT3
28 000020 RATE2 =BIT4
29 000030 RATE3 =BIT3+BIT4
30 000040 RATE4 =BIT5
31 000050 RATE5 =BIT3+BIT5
32 000060 RATE6 =BIT4+BIT5
33 000070 RATE7 =BIT3+BIT4+BIT5
34 ;
35 000000 MODE0 =0
36 000002 MODE1 =BIT1
37 000004 MODE2 =BIT2
38 000006 MODE3 =BIT1+BIT2

INITIALIZATION

```

1           . SBTTL INITIALIZATION
2
3 000144  005037 ; INIT: CLR  @#SWR          ; CLEAR SWITCH REGISTER
4 000150  012737      MOV   #170420, @#BASE ; SET UP BASE ADDRESS
5 000156  012737      MOV   #440, @#VECTOR ; SET UP VECTOR
6 000164  000207      RETURN          ; ALL DONE
7
8
9
10
11           . SBTTL DISPLAY PARAMETERS
12
13 ; THIS ROUTINE DISPLAYS THE CURRENT SETTING
14 ; OF 'BASE' AND 'VECTOR' ON THE SYSTEM CONSOLE
15 ; TERMINAL.
16
17 000166      PARAM: PRINT  < BASE ADDRESS = >
18 000212  013700      MOV   @#BASE, R0    ; GET BASE ADDRESS
19 000542
20
21 000216      OCT16          ; DISPLAY
22 000220      CRLF
23 000222      PRINT  <VECTOR ADDRESS = >
24 000246  013700      MOV   @#VECTOR, R0 ; GET VECTOR ADDRESS
25 000544
26 000252      OCT16          ; DISPLAY
27 000254      CRLF
28 000256  000207      RETURN          ; ALL DONE
29
30
31           . SBTTL MODEL TESTING INFORMATION
32
33 ; THIS CODE MODULE CONTAINS THE ROUTINES NECESSARY TO
34 ; TEST THE FOLLOWING DTI INTERFACE MODEL:
35
36 ; DT2769 REAL TIME CLOCK
37
38 000144' I2769  ==INIT
39 000000' T2769  ==TPB

```

1 .SBTTL ERROR REPORTERS
2
3 ;
4 ; THIS ROUTINE PROVIDES ERROR REPORTING FOR BUS
5 ; TIME-OUT ERRORS (NO BRPLY FROM INTERFACE).
6 ;
7 000260 NORPLY: PRINT <NO BRPLY WHEN ACCESSING LOCATION >
8 000324 010100 MOV R1, R0 ; DISPLAY ADDRESS
9 000326 OCT16
10 000330 CRLF
11 000332 000207 RETURN ; DONE
12 ;
13 ;
14 ; THIS ROUTINE PROVIDES ERROR REPORTING FOR REGISTER
15 ; BIT ERRORS (ONE OR MORE INCORRECT BITS IN A REGISTER).
16 ;
17 000334 REG: PRINTC <REGISTER ERROR>
18 000356 PRINT <ADDRESS: >
19 000372 PUSH R0 ; SAVE R0
20 000374 010100 MOV R1, R0 ; GET ADDRESS
21 000376 OCT16
22 000400 CRLF
23 000402 PRINT <EXPECTED:>
24 000416 010200 MOV R2, R0 ; GET EXPECTED VALUE
25 000420 OCT16
26 000422 CRLF
27 000424 PRINT <FOUND: >
28 000440 011600 MOV <SP>, R0 ; GET BAD BITS
29 000442 074200 XOR R2, R0 ; GENERATE SNAPSHOT
30 000444 OCT16 ; DISPLAY
31 000446 CRLF ; FORMATTING
32 000450 PRINT <BITS: >
33 000464 POP R0 ; GET ERROR BITS
34 000466 OCT16 ; DISPLAY
35 000470 CRLF
36 000472 000207 RETURN ; DONE

```
1 ; CLOCK FUNCTION ERROR REPORTER
2 ;
3 ; THIS REPORTER HANDLES SOME OF THE CLOCK FUNCTION
4 ; ERRORS (NOT COUNTING, DIVIDER ERRORS, ETC.).
5 ;
6 000474 CLOCK: PRINTC <CLOCK FUNCTION ERROR>
7 000524 PRINT <LAST CSR: >
8 000542 OCT16 ; DISPLAY R0
9 000544 TAB
10 000546 PRINT <RATE, MODE: >
11 000564 010200 MOV R2, R0 ; DISPLAY R2
12 000566 OCT8
13 000570 CRLF
14 000572 PRINT <BPR: >
15 000602 016100 MOV 2(R1), R0 ; DISPLAY CURRENT BPR
   000002
16 000606 OCT16
17 000610 CRLF
18 000612 000207 RETURN ; ALL DONE
```

ITCH PACK S3 CONFIGURATION

1 .SBTTL SWITCH PACK S3 CONFIGURATION

2 ;
3 ; SWITCH PACK S3 MUST HAVE ALL SWITCHES IN THE OFF OR
4 ; OPEN POSITION FOR THE FOLLOWING TESTS TO EXECUTE
5 ; PROPERLY. FAILURE TO SET S3 IN THIS STATE WILL
6 ; CAUSE EXTRANEous ERRORS TO BE REPORTED.
7 ;
8 ;
9 ;

10 .SBTTL TEST 1: BRPLY FROM ALL REGISTERS
11 ;
12 ; THIS TEST VERIFIES THAT THE INTERFACE SYSTEM RESPONDS
13 ; WITH A BUS REPLY SIGNAL DURING A BUS DATIO BUS CYCLE.
14 ; ALL REGISTERS AVAILABLE ON THE BOARD ARE CHECKED.
15 ;
16 000614 010602 TEST1: MOV SP, R2 ; SAVE SP
17 000616 RELMOV #3\$, R0 ; SET UP TRAP TO 4
18 000624 010037 MOV R0, @#4
19 000630 013701 2\$: MOV @#BASE, R1 ; GET ADDRESS
000542
20 000634 SCOPE ; DECLARE LOOP POINT
21 000636 005011 CLR (R1) ; DATIO BUS CYCLE
22 000640 062701 ADD #2, R1 ; NEXT REGISTER
000002
23 000644 SCOPE ; DECLARE LOOP POINT
24 000646 005011 CLR (R1) ; DATIO BUS CYCLE
25 000650 EXIT
26 ;
27 ; *****
28 ;
29 ; ERROR CODE 1 - BUS TIMEOUT
30 ;
31 ; *****
32 ;
33 000652 011603 3\$: MOV (SP), R3 ; GET OFFENDING PC
34 000654 010206 MOV R2, SP ; RESTORE STACK
35 000656 ERROR 1, NORPLY ; REPORT ERROR
36 000662 000113 JMP (R3) ; CONTINUE TEST

```
1 .SBTTL TEST 2: CHECK CSR R/W BITS
2 ;
3 ; THIS TEST CHECKS THE READ/WRITE BITS IN THE CSR.
4 ; BITS ARE CHECKED FOR BOTH SET AND RESET CAPABILITY.
5 ;
6 000664 013701 TEST2: MOV #BASE, R1 ; GET ADDRESS
7 000670 000542
8 000676 012705 RELMOV #CSRBIT, R4 ; GET BIT TABLE ADDRESS
9 000676 000012 MOV #12, R5 ; NUMBER OF BITS
10 000702 012402 1$: MOV (R4)+, R2 ; GET BIT
11 000704 010203 MOV R2, R3 ; GENERATE MASK
12 000706 005103 COM R3
13 000710 SCOPE ; DECLARE LOOP POINT
14 000712 010211 MOV R2, (R1) ; SET BIT
15 000714 011100 MOV (R1), R0 ; GET BIT
16 000716 040300 BIC R3, R0 ; TEST BIT
17 000720 001002 BNE 2$ ; SET - SKIP ERROR
18 ;
19 ; ****
20 ; ERROR CODE 2 - BIT SET ERROR, CSR
21 ;
22 ; ****
23 ;
24 000722 ERROR 2, REG ; REPORT ERROR
25 ;
26 000726 005002 2$: CLR R2 ; INIT. TEST REGISTER
27 000730 SCOPE ; DECLARE LOOP POINT
28 000732 010211 MOV R2, (R1) ; CLEAR BIT
29 000734 011100 MOV (R1), R0 ; GET BIT
30 000736 040300 BIC R3, R0 ; TEST BIT
31 000740 001402 BEQ 3$ ; CLEAR - SKIP ERROR
32 ;
33 ; ****
34 ;
35 ; ERROR CODE 3 - BIT CLEAR ERROR, CSR
36 ;
37 ; ****
38 ;
39 000742 ERROR 3, REG ; REPORT ERROR
40 ;
41 000746 077523 3$: SOB R5, 1$ ; LOOP UNTIL DONE
42 000750 EXIT ; ALL DONE
43 ;
44 ;
45 .NLIST BIN
46 000752 CSRBIT: .WORD GO,BIT1,BIT2,BIT3,BIT4,BIT5
47 000766 .WORD INTOV,DIO,ST2G,INT2
48 .LIST BIN
```

1 .SBTTL TEST 3: BYTE OPERATION OF CSR

2 ;
3 ; THIS TEST VERIFIES HIGH AND LOW BYTE OPERATIONS
4 ; INVOLVING THE CSR.5 ;
6 ;
7 000776 013701 TEST3: MOV @#BASE, R1 ; GET ADDRESS
8 001002 005011 CLR (R1) ; CLEAR CSR
9 001004 005002 CLR R2 ; INIT. TEST REGISTER
10 001006 SCOPE ; DECLARE LOOP POINT
11 001010 112711 MOVB #-1, (R1) ; SET R/W BITS
12 177777 ;
13 001014 011100 MOV (R1), R0 ; GET CSR AS WORD
14 001016 042700 BIC #<ST2F+377>, R0 ; IGNORE LOW BYTE
15 100377 ;
16 001022 074200 XOR R2, R0 ; TEST BITS
17 001024 001402 BEQ 1\$; OK - SKIP ERROR
18 ;
19 ; *****
20 ;
21 ;
22 ;
23 ;
24 001026 ;
25 ;
26 001032 005011 1\$: CLR (R1) ; CLEAR CSR
27 001034 005002 CLR R2 ; INIT. TEST REGISTER
28 001036 005201 INC R1 ; POINT TO HIGH BYTE
29 001040 SCOPE ; DECLARE LOOP POINT
30 001042 112711 MOVB #-1, (R1) ; SET R/W BITS
31 177777 ;
32 001046 016100 MOV -1(R1), R0 ; GET CSR AS WORD
33 177777 ;
34 001052 042700 BIC #<177400+0VFLO+GO>, R0
35 177601 ;
36 001056 074200 XOR R2, R0 ; TEST BITS
37 001060 001402 BEQ 2\$; OK - SKIP ERROR
38 ;
39 ;
40 ;
41 ;
42 ;
43 001062 ;
44 ;
45 001066 2\$: EXIT*****
; ERROR CODE 4 - HIGH BYTE LOADED DURING
; A LOW BYTE OPERATION

; REPORT ERROR

;
; CLEAR CSR
; INIT. TEST REGISTER
; POINT TO HIGH BYTE
; DECLARE LOOP POINT
; SET R/W BITS
;
; GET CSR AS WORD
;
;
; TEST BITS
; OK - SKIP ERROR

; ERROR CODE 5 - LOW BYTE LOADED DURING
; A HIGH BYTE OPERATION

; REPORT ERROR

TEST 4: BUFFER PRESET REGISTER BITS

```
1           .SBTTL TEST 4: BUFFER PRESET REGISTER BITS
2
3           ; THIS TEST VERIFIES THE OPERATION OF THE BUFFER PRESET
4           ; REGISTER UNDER ALL ALLOWABLE BIT COMBINATIONS
5
6 001070 013701 TEST4: MOV    @#BASE,R1      ; GET ADDRESS
7 001074 000542
8 001076 005011      CLR    (R1)          ; SET MODE 0
9 001076 062701      ADD    #2,R1        ; BUMP POINTER
10 001076 000002
11 001102 005002      CLR    R2            ; INIT. TEST REGISTER
12 001104 005003      CLR    R3            ; ITERATION COUNT
13 001106 000002      SCOPE
14 001110 010211 1$: MOV    R2,(R1)       ; DECLARE LOOP POINT
15 001112 011100      MOV    (R1),R0       ; SET BITS
16 001114 074200      XOR    R2,R0        ; GET BITS
17 001116 001402      BEQ    2$          ; TEST BITS
18
19           ; ***** ERROR CODE 6 - BIT ERROR, BPR
20
21           ; *****
22
23 001120          ERROR   6,REG        ; REPORT ERROR
24
25 001124 005202 2$: INC    R2            ; NEXT STATE
26 001126 077310      SOE    R3,1$        ; LOOP UNTIL DONE
27 001130          EXIT
```

EST 5: BINITL ACTION

```
1 .SBTTL TEST 5: BINITL ACTION
2 ;
3 ; THIS TEST VERIFIES THAT THE BINITL SIGNAL CLEARS
4 ; THE PROPER CSR AND BPR BITS.
5 ;
6 ;
7 001132 013701 TEST5: MOV @#BASE, R1 ; GET ADDRESS
8 001136 005002 CLR R2 ; INIT TEST REGISTER
9 001140 SCOPE ; DECLARE LOOP POINT
10 001142 012711 MOV #-1, (R1) ; SET BITS
11 17777
12 001146 000005 RESET ; CLEAR BITS
13 001150 011100 MOV (R1), R0 ; GET BITS
14 13 001152 001402 BEQ 1$ ; OKAY - ALL ZERO
15 ;
16 ;
17 ; *****ERROR CODE 7 - BINITL DOES NOT CLEAR
18 ; CSR BITS
19 ;
20 ;
21 ;
22 001154 ERROR 7, REG ; REPORT ERROR
23 ;
24 001160 062701 1$: ADD #2, R1 ; BUMP POINTER
25 000002
26 001164 SCOPE ; DECLARE LOOP POINT
27 001166 012711 MOV #-1, (R1) ; SET BITS
28 17777
29 001172 000005 RESET ; CLEAR BITS
30 001174 011100 MOV (R1), R0 ; GET BITS
31 29 001176 001402 BEQ 2$ ; OKAY - ALL ZERO
32 ;
33 ;
34 ; *****ERROR CODE 10 - BINITL DOES NOT CLEAR
35 ; BPR BITS
36 ;
37 ;
38 001200 ERROR 10, REG ; REPORT ERROR
39 ;
40 001204 2$: EXIT ; ALL DONE
```

TEST 6: CLOCK COUNT REGISTER

```

1           .SBTTL TEST 6: CLOCK COUNT REGISTER
2
3           ; THIS TEST VERIFIES THAT THE BUFFER PRESET REGISTER
4           ; CAN BE PROPERLY TRANSFERRED TO THE CLOCK COUNT
5           ; REGISTER.
6
7 001206 013701 TEST6: MOV    #BASE,R1      ; GET ADDRESS
8 001212 010103          MOV    R1,R3      ; GENERATE BPR ADDRESS
9 001214 062703          ADD    #2,R3
                           000002
10 001220 005004         CLR    R4      ; ITERATION COUNT
11 001222 005002         CLR    R2      ; INIT TEST REGISTER
12 001224             SCOPE
13 001226 005011 1$:    CLR    (R1)     ; SET MODE 0
14 001230 010213         MOV    R2,(R3)   ; LOAD BPR
15 001232 052711         BIS    #GO,(R1)  ; TRANSFER TO CCR
                           000001
16 001236 052711         BIS    #<DIO+RATE0+MODE2+GO>,(R1)
                           004005
17 001242 052711         BIS    #MST2,(R1)
                           001000
18 001246 011300         MOV    (R3),R0    ; GET CLOCK COUNT
19 001250 074200         XOR    R2,R0    ; CHECK
20 001252 001402         BEQ    2$      ; OKAY- SKIP ERROR
21
22           ; ****
23
24           ; ERROR CODE 11 - BIT ERROR, CLOCK COUNT
25
26           ; ****
27
28 001254             ERROR   11,REG    ; REPORT ERROR
29
30 001260 005202 2$:    INC    R2      ; NEXT STATE
31 001262 077417          SOB    R4,1$  ; LOOP BACK
32 001264             EXIT

```

EST 7: CLOCK STATE TRANSITIONS

```

1 .SBTTL TEST 7: CLOCK STATE TRANSITIONS
2 ;
3 ; THIS TEST, USING MAINT ST1, VERIFIES THAT THE CLOCK
4 ; CAN BE INCREMENTED PROPERLY.
5 ;
6 001266 013701 TEST7: MOV 0#BASE,R1 ; GET BASE ADDRESS
7 001272 012702 MOV #1,R2 ; INIT TEST REGISTERS
8 001276 005003 CLR R3
9 001300 SCOPE
10 001302 005011 1$: CLR (R1) ; CLEAR CSR
11 001304 010361 MOV R3,2(R1) ; LOAD BPR
12 001310 012711 MOV #<RATE6+MODE0+GO>, (R1)
13 001314 052711 BIS #MST1, (R1) ; GENERATE ST1
14 001320 052711 BIS #<DIO+RATE0+MODE2+GO>, (R1)
15 001324 052711 BIS #MST2, (R1) ; CLOCK TO BPR
16 001330 016100 MOV 2(R1),R0 ; GOT IT
17 001334 074200 XOR R2,R0 ; CHECK IT
18 001336 001402 BEQ 2$ ; OKAY - NEXT STATE
19 ;
20 ; ****
21 ;
22 ; ERROR CODE 12 - CLOCK STATE TRANSITION ERROR
23 ;
24 ; ****
25 ;
26 001340 ERROR 12,REG ; REPORT ERROR
27 ;
28 001344 005202 2$: INC R2 ; NEXT STATE
29 001346 005203 INC R3
30 001350 001354 BNE 1$ ; IF ZERO THEN DONE
31 001352 EXIT

```

TST 10: OVERFLOW BIT

```
1           .SBTTL TEST 10: OVERFLOW BIT
2
3           ; THIS TEST VERIFIES THAT THE OVERFLOW BIT FUNCTIONS
4           ; PROPERLY IN MODES 0 AND 1.
5
6 001354  013701 TEST10: MOV    @#BASE, R1      ; GET ADDRESS
7 001360.          SCOPE
8 001362  005011 CLR     <R1>                ; CLEAR CSR
9 001364  012761 MOV     #-1, 2<(R1)>        ; LOAD BPR
10          177777
11          000002
12          000061
13 001372  012711 MOV     #<RATE6+MODE0+GO>, <(R1)>
14          000400
15 001376  052711 BIS     #MST1, <(R1)>        ; GENERATE ST1
16          000400
17 001402  105711 TSTB    <(R1)>              ; OVERFLOW SET?
18 001404  100401 BMI     1$                  ; YES - SKIP ERROR
19
20          ;
21 001406          ERROR   13                  ; REPORT ERROR
22
23 001410  032711 1$:    BIT     #GO, <(R1)>        ; GO BIT CLEARED?
24          000001
25 001414  001401 BEQ     2$                  ; YES - SKIP ERROR
26
27          ;
28          ; ERROR CODE 14 - GO BIT NOT CLEARED BY
29          ; OVERFLOW IN MODE 0
30
31          ;
32          ;
33 001416          ERROR   14                  ; REPORT ERROR
```

TEST 10: OVERFLOW BIT

```
1 001420      2$:    SCOPE          ; DECLARE LOOP POINT
2 001422 005011  CLR   <R1>        ; CLEAR CSR
3 001424 012761  MOV   #-1,2<R1>    ; LOAD BPR
4 001432 012711  MOV   #<RATE6+MODE1+GO>, <R1>
5 001436 052711  BIS   #MST1, <R1>    ; GENERATE ST1
6 001442 105711  TSTB  <R1>        ; OVERFLOW FLAG SET?
7 001444 100401  BMI   3$          ; YES - SKIP ERROR
8
9 ; ****
10 ;       ; ERROR CODE 15 - OVERFLOW FLAG NOT SET
11 ; ****
12 ;       ; REPORT ERROR
13 ; ****
14 ;       ; GO BIT CLEARED?
15 001446      ERROR  15          ; REPORT ERROR
16 ;
17 001450 032711 3$:    BIT   #GO, <R1>    ; GO BIT CLEARED?
18 001454 001001  BNE   4$          ; NO - SKIP ERROR
19 ;
20 ; ****
21 ;       ; ERROR CODE 16 - GO BIT CLEARED BY
22 ;           ; OVERFLOW IN MODE 1
23 ; ****
24 ;       ; REPORT ERROR
25 ; ****
26 ;       ; ALL DONE
27 001456      ERROR  16          ; REPORT ERROR
28 ;
29 001460      4$:    EXIT          ; ALL DONE
```

TEST 11: CLOCK COUNTING, MODE 0

```

1           .SBTTL TEST 11: CLOCK COUNTING, MODE 0
2
3           ; THIS TEST VERIFIES THAT THE CLOCK COUNTS AT THE 1MHZ,
4           ; 100 KHZ, 10KHZ, 1KHZ, 100HZ, AND 10HZ RATES.
5
6 001462 013701 TEST11: MOV    #BASE, R1      ; GET ADDRESS
7 001466 012704          MOV    #6, R4       ; ITERATION COUNT
8 001472 012702          MOV    #CRATE1+MODE0+GO, R2
9 001476 010203 1$:     MOV    R2, R3      ; GENERATE SPECIAL CSR
10 001500 052703          BIS    #CDIO+RATE0+MODE2+GO, R3
                           004005
11 001504          SCOPE
12 001506 005011          CLR    (R1)      ; CLEAR CSR
13 001510 005061          CLR    2(R1)    ; CLEAR BPR
                           000002
14 001514 010211          MOV    R2, (R1)   ; SET RATE
15 001516 005000          CLR    R0        ; DELAY
16 001520 077001 2$:     SOB    R0, 2$    ; SAVE CSR
17 001522 011100          MOV    (R1), R0   ; READ CLOCK
18 001524 010311          MOV    R3, (R1)
19 001526 052711          BIS    #MST2, (R1) ; AFTER ST2
                           001000
20 001532 005761          TST    2(R1)    ; DID IT COUNT?
                           000002
21 001536 001004          BNE    3$        ; YES - CONTINUE
22 001540 105700          TSTB   R0        ; PERHAPS THERE WAS
23 001542 100402          BMI    3$        ; OVERFLOW
24
25           ; ****
26
27           ; ERROR CODE 17 - CLOCK DIDN'T COUNT
28
29           ; ****
30
31 001544          ERROR   17, CLOCK ; REPORT ERROR
32
33 001550 062702 3$:     ADD    #10, R2   ; GENERATE NEXT STATE
                           000010
34 001554 022702          CMP    #CRATE6+GO, R2 ; SKIP ST1 RATE
                           000061
35 001560 001773          BEQ    3$        ; LOOP UNTIL DONE
36 001562 077433          SOB    R4, 1$   ; EXIT
37 001564

```

1 .SBTTL TEST 12: CLOCK COUNTING, MODE 0
2 ;
3 ; THIS TEST VERIFIES THAT THE CLOCK DOES NOT COUNT WHEN
4 ; THE STOP RATE IS SELECTED.
5 ;
6 001566 013701 TEST12: MOV @#BASE, R1 ; GET ADDRESS
7 001572 000542 SCOPE ;
8 001574 005011 CLR (R1) ; DECLARE LOOP POINT
9 001576 005061 CLR 2(R1) ; CLEAR CSR
000002 ;
10 001602 012711 MOV #<RATE0+MODE0+GO>, (R1)
000001 ;
11 001606 052711 BIS #MST1, (R1) ; GENERATE ST1
000400 ;
12 001612 005000 CLR R0 ; WAIT
13 001614 077001 1\$: S0B R0, 1\$;
14 001616 011100 MOV (R1), R0 ; SAVE CSR
15 001620 012711 MOV #<DIO+RATE0+MODE2+GO>, (R1)
004005 ;
16 001624 052711 BIS #MST2, (R1) ; GENERATE ST2
001000 ;
17 001630 005761 TST 2(R1) ; DID IT COUNT?
000002 ;
18 001634 001002 BNE 2\$; YES - ERROR
19 001636 105700 TSTB R0 ; OVERFLOW?
20 001640 100002 BPL 3\$; NO - SKIP ERROR
21 ;
22 ; *****
23 ;
24 ; ERROR CODE 21 - CLOCK COUNTED WHEN STOP
25 ; RATE WAS SELECTED
26 ;
27 ; *****
28 ;
29 001642 2\$: ERROR 21, CLOCK ; REPORT ERROR
30 ;
31 001646 3\$: EXIT

```
1 .SBTTL TEST 13: CLOCK COUNTING, MODE 1
2 ;
3 ; THIS TEST VERIFIES THAT THE CLOCK WILL COUNT IN
4 ; MODE 1.
5 ;
6 001650 013701 TEST13: MOV    @#BASE,R1      ; GET ADDRESS
7 001654          SCOPE
8 001656 005011 CLR     <R1>                ; DECLARE LOOP POINT
9 001660 012761 MOV     #-1,2<R1>            ; CLEAR CSR
10           177777
11           000002
12 001666 012711 MOV     #<RATE1+MODE1+GO>, (R1)
13           000013
14 001672 005000 CLR     R0                  ; WAIT
15 001674 077001 1$:   SOB     R0, 1$              ; OVERFLOW?
16 001676 105711 TSTB    <R1>
17 001700 100402 BMI     2$                  ; YES - SKIP ERROR
18           ;
19           ****
20           ;
21           ****
22 001702          ERROR    22,CLOCK            ; REPORT ERROR
23           ;
24 001706 2$:   EXIT
```

1 .SBTTL TEST 14: MAINTENANCE ST2
2 ;
3 ; THIS TEST VERIFIES THAT BITS 15 AND 0 CAN BE
4 ; PROPERLY EXERCISED BY THE MAINTENANCE ST2 BIT.
5 ;
6 001710 013701 TEST14: MOV @#BASE, R1 ; GET ADDRESS
7 001714 005011 CLR (R1) ; CLEAR CSR
8 001716 012702 MOV #<ST2F+GO>, R2 ; INIT. TEST REGISTER
100001
9 001722 SCOPE ; DECLARE LOOP POINT
10 001724 012711 MOV #GO, (R1) ; SET GO BIT
000001
11 001730 052711 BIS #MST2, (R1) ; GENERATE ST2
001000
12 001734 011100 MOV (R1), R0 ; GET CSR
13 001736 074200 XOR R2, R0 ; TEST BITS
14 001740 001402 BEQ 1\$; GOOD - SKIP ERROR
15 ;
16 ; *****
17 ;
18 ; ERROR CODE 23 - ST2 FAILED TO SET B11 15
19 ;
20 ; *****
21 ;
22 001742 ERROR 23, REG ; REPORT ERROR
23 ;
24 001746 005011 1\$: CLR (R1) ; CLEAR CSR
25 001750 012702 MOV #<ST2F+GO>, R2
100001
26 001754 SCOPE ; DECLARE LOOP POINT
27 001756 012711 MOV #ST2G, (R1) ; ST2 GO ENE
020000
28 001762 052711 BIS #MST2, (R1) ; GENERATE ST2
001000
29 001766 011100 MOV (R1), R0 ; GET CSR
30 001770 074200 XOR R2, R0 ; TEST BITS
31 001772 001402 BEQ 2\$; GOOD - SKIP ERROR
32 ;
33 ; *****
34 ;
35 ; ERROR CODE 24 - ST2 FAILED TO SET GO BIT
36 ; AND/OR CLEAR ST2 GO ENABLE
37 ;
38 ; *****
39 ;
40 001774 ERROR 24, REG ; REPORT ERROR
41 ;
42 002000 2\$: EXIT

E 15: INTERRUPT ON OVERFLOW

```

1           .SBTTL TEST 15: INTERRUPT ON OVERFLOW
2
3           ; THIS TEST VERIFIES THAT THE CLOCK CAN INTERRUPT THE
4           ; PROCESSOR PROPERLY ON OVERFLOW.
5
6 002002 013701 TEST15: MOV    @#BASE, R1      ; GET ADDRESS
7 002006 000542             CLR    <R1>          ; CLEAR CSR
8 002010 013703             MOV    @#VECTOR, R3    ; GET VECTOR ADDRESS
9 002014             000544             000544
10 002022 010013             RELMOV #2$, R0      ; GENERATE ISR ADDRESS
11 002024 005004             MOV    R0, <R3>      ; SAVE
12 002026 012705             CLR    R4
13 002032             000340             000340
14 002034 012761             MOV    #-1, 2(R1)    ; DECLARE LOOP POINT
15 002034             177777             000002
16 002042 012711             MOV    #<INTOV+RATE6+MODE0+GO>, <R1> ; GENERATE ST1
17 002046 052711             BIS    #MST1, <R1>
18 002052 105711             TSTB   <R1>          ; OVERFLOW SET?
19 002054 100402             BMI    1$          ; YES - CONTINUE
20
21
22           ; **** ERROR CODE 25 - OVERFLOW BIT NOT SET ****
23
24
25
26 002056             000410             ERROR  25      ; REPORT ERROR
27 002060             000410             BR     3$      ; CAN'T CONTINUE
28
29 002062 106404             1$:    MTPS   R4      ; ENABLE INTERRUPTS
30 002064 000240             NOP
31 002066 106405             MTPS   R5      ; DISABLE INTERRUPTS
32
33           ; **** ERROR CODE 26 - NO INTERRUPT ON OVERFLOW ****
34
35
36
37           ; ****
38
39 002070             000403             ERROR  26      ; REPORT ERROR
40 002072             000403             BR     3$      ; CAN'T CONTINUE
41
42 002074 062706             2$:    ADD    #4, SP      ; RESTORE STACK
43 002100 000004             0005011
44 002102             0005011            CLR    <R1>      ; CLEAR CSR
45             3$:    EXIT

```

TEST 16: INTERRUPT ON ST2

.SBTTL TEST 16: INTERRUPT ON ST2

```

1
2
3
4
5
6 002104 013701      TEST16: MOV    @#BASE, R1      ; GET ADDRESS
7 002110 005011      CLR     <R1>                ; CLEAR CSR
8 002112 013703      MOV     @#VECTOR, R3      ; GET VECTOR ADDRESS
9 002116 000544      ADD     #4, R3               ; ADJUST VECTOR
10 002122             RELMOV  #2$, R0              ; GENERATE ISR ADDRESS
11 002130 010013      MOV     R0, <R3>            ; SAVE
12 002132 005004      CLR     R4
13 002134 012705      MOV     #PR7, R5
14 002134             000340
15 002140             SCOPE
16 002142 012711      MOV     #<INT2+GO>, <R1> ; LOAD CSR
17 002146 040001      BIS     #MST2, <R1>        ; GENERATE ST2
18 002146 052711      001000
19 002152 005711      TST     <R1>                ; ST2 SET?
20 002154 100402      BMI     1$                  ; YES - CONTINUE
21
22
23
24
25
26 002156             ERROR   27                  ; REPORT ERROR
27 002160 000410      BR      3$                  ; CAN'T CONTINUE
28
29 002162 106404      1$:    MTPS    R4                  ; ENABLE INTERRUPTS
30 002164 000240      NOP
31 002166 106405      MTPS    R5                  ; WINDOW
32
33
34
35
36
37
38
39 002170             ERROR   30                  ; REPORT ERROR
40 002172 000403      BR      3$                  ; CAN'T CONTINUE
41
42 002174 062706      2$:    ADD     #4, SP              ; RESTORE STACK
43 002200 000004      CLR     <R1>                ; CLEAR CSR
44 002202             005011
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
579
580
581
582
583
584
585
586
587
588
589
589
590
591
592
593
594
595
596
597
598
599
599
600
601
602
603
604
605
606
607
608
609
609
610
611
612
613
614
615
616
617
618
619
619
620
621
622
623
624
625
626
627
628
629
629
630
631
632
633
634
635
636
637
638
639
639
640
641
642
643
644
645
646
647
648
649
649
650
651
652
653
654
655
656
657
658
659
659
660
661
662
663
664
665
666
667
668
669
669
670
671
672
673
674
675
676
677
678
679
679
680
681
682
683
684
685
686
687
687
688
689
689
690
691
692
693
694
695
696
697
697
698
699
699
700
701
702
703
704
705
706
707
708
709
709
710
711
712
713
714
715
716
717
717
718
719
719
720
721
722
723
724
725
726
727
727
728
729
729
730
731
732
733
734
735
736
737
737
738
739
739
740
741
742
743
744
745
746
747
747
748
749
749
750
751
752
753
754
755
756
757
757
758
759
759
760
761
762
763
764
765
766
767
767
768
769
769
770
771
772
773
774
775
776
777
777
778
779
779
780
781
782
783
784
785
786
787
787
788
789
789
790
791
792
793
794
795
796
797
797
798
799
799
800
801
802
803
804
805
806
807
808
809
809
810
811
812
813
814
815
816
817
817
818
819
819
820
821
822
823
824
825
826
827
827
828
829
829
830
831
832
833
834
835
836
837
837
838
839
839
840
841
842
843
844
845
846
847
847
848
849
849
850
851
852
853
854
855
856
857
857
858
859
859
860
861
862
863
864
865
866
867
867
868
869
869
870
871
872
873
874
875
876
877
877
878
879
879
880
881
882
883
884
885
886
887
887
888
889
889
890
891
892
893
894
895
896
897
897
898
899
899
900
901
902
903
904
905
906
907
907
908
909
909
910
911
912
913
914
915
916
916
917
918
918
919
920
921
922
923
924
925
926
926
927
928
928
929
930
931
932
933
934
935
936
937
937
938
939
939
940
941
942
943
944
945
946
946
947
948
948
949
950
951
952
953
954
955
956
957
957
958
959
959
960
961
962
963
964
965
966
966
967
968
968
969
970
971
972
973
974
975
976
976
977
978
978
979
980
981
982
983
984
985
986
987
987
988
989
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1009
1010
1011
1012
1013
1014
1015
1016
1017
1017
1018
1019
1019
1020
1021
1022
1023
1024
1025
1026
1026
1027
1028
1028
1029
1030
1031
1032
1033
1034
1035
1036
1036
1037
1038
1038
1039
1040
1041
1042
1043
1044
1044
1045
1046
1046
1047
1048
1048
1049
1050
1051
1052
1053
1054
1055
1055
1056
1057
1057
1058
1059
1059
1060
1061
1062
1063
1064
1065
1065
1066
1067
1067
1068
1069
1069
1070
1071
1072
1073
1074
1075
1075
1076
1077
1077
1078
1079
1079
1080
1081
1082
1083
1084
1085
1085
1086
1087
1087
1088
1089
1089
1090
1091
1092
1093
1094
1094
1095
1096
1096
1097
1098
1098
1099
1100
1101
1102
1103
1103
1104
1105
1105
1106
1107
1107
1108
1109
1109
1110
1111
1112
1113
1113
1114
1115
1115
1116
1117
1117
1118
1119
1119
1120
1121
1122
1123
1123
1124
1125
1125
1126
1127
1127
1128
1129
1129
1130
1131
1132
1133
1133
1134
1135
1135
1136
1137
1137
1138
1139
1139
1140
1141
1142
1143
1143
1144
1145
1145
1146
1147
1147
1148
1149
1149
1150
1151
1152
1153
1153
1154
1155
1155
1156
1157
1157
1158
1159
1159
1160
1161
1162
1163
1163
1164
1165
1165
1166
1167
1167
1168
1169
1169
1170
1171
1172
1173
1173
1174
1175
1175
1176
1177
1177
1178
1179
1179
1180
1181
1182
1183
1183
1184
1185
1185
1186
1187
1187
1188
1189
1189
1190
1191
1192
1193
1193
1194
1195
1195
1196
1197
1197
1198
1199
1199
1200
1201
1202
1203
1203
1204
1205
1205
1206
1207
1207
1208
1209
1209
1210
1211
1212
1213
1213
1214
1215
1215
1216
1217
1217
1218
1219
1219
1220
1221
1222
1223
1223
1224
1225
1225
1226
1227
1227
1228
1229
1229
1230
1231
1232
1233
1233
1234
1235
1235
1236
1237
1237
1238
1239
1239
1240
1241
1242
1243
1243
1244
1245
1245
1246
1247
1247
1248
1249
1249
1250
1251
1252
1253
1253
1254
1255
1255
1256
1257
1257
1258
1259
1259
1260
1261
1262
1263
1263
1264
1265
1265
1266
1267
1267
1268
1269
1269
1270
1271
1272
1273
1273
1274
1275
1275
1276
1277
1277
1278
1279
1279
1280
1281
1282
1283
1283
1284
1285
1285
1286
1287
1287
1288
1289
1289
1290
1291
1292
1293
1293
1294
1295
1295
1296
1297
1297
1298
1299
1299
1300
1301
1302
1303
1303
1304
1305
1305
1306
1307
1307
1308
1309
1309
1310
1311
1312
1313
1313
1314
1315
1315
1316
1317
1317
1318
1319
1319
1320
1321
1322
1323
1323
1324
1325
1325
1326
1327
1327
1328
1329
1329
1330
1331
1332
1333
1333
1334
1335
1335
1336
1337
1337
1338
1339
1339
1340
1341
1342
1343
1343
1344
1345
1345
1346
1347
1347
1348
1349
1349
1350
1351
1352
1353
1353
1354
1355
1355
1356
1357
1357
1358
1359
1359
1360
1361
1362
1363
1363
1364
1365
1365
1366
1367
1367
1368
1369
1369
1370
1371
1372
1373
1373
1374
1375
1375
1376
1377
1377
1378
1379
1379
1380
1381
1382
1383
1383
1384
1385
1385
1386
1387
1387
1388
1389
1389
1390
1391
1392
1393
1393
1394
1395
1395
1396
1397
1397
1398
1399
1399
1400
1401
1402
1403
1403
1404
1405
1405
1406
1407
1407
1408
1409
1409
1410
1411
1412
1413
1413
1414
1415
1415
1416
1417
1417
1418
1419
1419
1420
1421
1422
1423
1423
1424
1425
1425
1426
1427
1427
1428
1429
1429
1430
1431
1432
1433
1433
1434
1435
1435
1436
1437
1437
1438
1439
1439
1440
1441
1442
1443
1443
1444
1445
1445
1446
1447
1447
1448
1449
1449
1450
1451
1452
1453
1453
1454
1455
1455
1456
1457
1457
1458
1459
1459
1460
1461
1462
1463
1463
1464
1465
1465
1466
1467
1467
1468
1469
1469
1470
1471
1472
1473
1473
1474
1475
1475
1476
1477
1477
1478
1479
1479
1480
1481
1482
1483
1483
1484
1485
1485
1486
1487
1487
1488
1489
1489
1490
1491
1492
1493
1493
1494
1495
1495
1496
1497
1497
1498
1499
1499
1500
1501
1502
1503
1503
1504
1505
1505
1506
1507
1507
1508
1509
1509
1510
1511
1512
1513
1513
1514
1515
1515
1516
1517
1517
1518
1519
1519
1520
1521
1522
1523
1523
1524
1525
1525
1526
1527
1527
1528
1529
1529
1530
1531
1532
1533
1533
1534
1535
1535
1536
1537
1537
1538
1539
1539
1540
1541
1542
1543
1543
1544
1545
1545
1546
1547
1547
1548
1549
1549
1550
1551
1552
1553
1553
1554
1555
1555
1556
1557
1557
1558
1559
1559
1560
1561
1562
1563
1563
1564
1565
1565
1566
1567
1567
1568
1569
1569
1570
1571
1572
1573
1573
1574
1575
1575
1576
1577
1577
1578
1579
1579
1580
1581
1582
1583
1583
1584
1585
1585
1586
1587
1587
1588
1589
1589
1590
1591
1592
1593
1593
1594
1595
1595
1596
1597
1597
1598
1599
1599
1600
1601
1602
1603
1603
1604
1605
1605
1606
1607
1607
1608
1609
1609
1610
1611
1612
1613
1613
1614
1615
1615
1616
1617
1617
1618
1619
1619
1620
1621
1622
1623
1623
1624
1625
1625
1626
1627
1627
1628
1629
1629
1630
1631
1632
1633
1633
1634
1635
1635
1636
1637
1637
1638
1639
1639
1640
1641
1642
1643
1643
1644
1645
1645
1646
1647
1647
1648
1649
1649
1650
1651
1652
1653
1653
1654
1655
1655
1656
1657
1657
1658
1659
1659
1660
1661
1662
1663
1663
1664
1665
1665
1666
1667
1667
1668
1669
1669
1670
1671
1672
1673
1673
1674
1675
1675
1676
1677
1677
1678
1679
1679
1680
1681
1682
1683
1683
1684
1685
1685
1686
1687
1687
1688
1689
1689
1690
1691
1692
1693
1693
1694
1695
1695
1696
1697
1697
1698
1699
1699
1700
1701
1702
1703
1703
1704
1705
1705
1706
1707
1707
1708
1709
1709
1710
1711
1712
1713
1713
1714
1715
1715
1716
1717
1717
1718
1719
1719
1720
1721
1722
1723
1723
1724
1725
1725
1726
1727
1727
1728
1729
1729
1730
1731
1732
1733
1733
1734
1735
1735
1736
1737
1737
1738
1739
1739
1740
1741
1742
1743
1743
1744
1745
1745
1746
1747
1747
1748
1749
1749
1750
1751
1752
1753
1753
1754
1755
1755
1756
1757
1757
1758
1759
1759
1760
1761
1762
1763
1763
1764
1765
1765
1766
1767
1767
1768
1769
1769
1770
1771
1772
1773
1773
1774
1775
1775
1776
1777
1777
1778
1779
1779
1780
1781
1782
1783
1783
1784
1785
1785
1786
1787
1787
1788
1789
1789
1790
1791
1792
1793
1793
1794
1795
1795
1796
1797
1797
1798
1799
1799
1800
1801
1802
1803
1803
1804
1805
1805
1806
1807
1807
1808
1809
1809
1810
1811
1812
1813
1813
1814
1815
1815
1816
1817
1817
1818
1819
1819
1820
1821
1822
1823
1823
1824
1825
1825
1826
1827
1827
1828
1829
1829
1830
1831
1832
1833
1833
1834
1835
1835
1836
1837
1837
1838
1839
1839
1840
1841
1842
1843
1843
1844
1845
1845
1846
1847
1847
1848
1849
1849
1850
1851
1852
1853
1853
1854
1855
1855
1856
1857
1857
1858
1859
1859
1860
1861
1862
1863
1863
1864
1865
1865
1866
1867
1867
1868
1869
1869
1870
1871
1872
1873
1873
1874
1875
1875
1876
1877
1877
1878
1879
1879
1880
1881
1882
1883
1883
1884
1885
1885
1886
1887
1887
1888
1889
1889
1890
1891
1892
1893
1893
1894
1895
1895
1896
1897
1897
1898
1899
1899
1900
1901
1902
1903
1903
1904
1905
1905
1906
1907
1907
1908
1909
1909
1910
1911
1912
1913
1913
1914
1915
1915
1916
1917
1917
1918
1919
1919
1920
1921
1922
1923
1923
1924
1925
1925
1926
1927
1927
1928
1929
192
```

TEST 17: FLAG OVERRUN BIT

```
1 .SBTTL TEST 17: FLAG OVERRUN BIT
2 ;
3 ; THIS TEST VERIFIES THAT THE FOR BIT IN THE CSR
4 ; OPERATES PROPERLY.
5 ;
6 002204 013701 TEST17: MOV 0#BASE,R1 ; GET ADDRESS
7 002210 000542 SCOPE ; DECLARE LOOP POINT
8 002212 005011 CLR (R1) ; CLEAR CSR
9 002214 012711 MOV #GO,(R1) ; SET GO BIT
000001
10 002220 052711 BIS #MST2,(R1) ; GENERATE ST2
001000
11 002224 052711 BIS #MST2,(R1) ; GENERATE ANOTHER
001000
12 002230 032711 BIT #<FOR+ST2F>,(R1)
110000
13 002234 001001 BNE 1$ ; YES - SKIP ERROR
14 ;
15 ; ****
16 ;
17 ; ERROR CODE 31 - FLAG OVERRUN BIT/ST2 FLAG
18 ; NOT SET AS EXPECTED
19 ;
20 ; ****
21 ;
22 002236 ERROR 31 ; REPORT ERROR
23 ;
24 002240 042711 1$: BIC #GO,(R1) ; CLEAR GO BIT
000001
25 002244 052711 BIS #GO,(R1) ; SET GO BIT
000001
26 002250 032711 BIT #<FOR+ST2F>,(R1)
110000
27 002254 001401 BEQ 2$ ; GOOD- SKIP ERROR
28 ;
29 ; ****
30 ;
31 ; ERROR CODE 32 - FLAG OVERRUN BIT/ST2 FLAG
32 ; NOT CLEARED BY GO BIT
33 ;
34 ; ****
35 ;
36 002256 ERROR 32 ; REPORT ERROR
```

TEST 17: FLAG OVERRUN BIT

```

1 002260      2$:    SCOPE          ; DECLARE LOOP POINT
2 002262 005011  CLR   (R1)          ; CLEAR CSR
3 002264 012761  MOV   #-1,2(R1)     ; LOAD BPR
4 002272 012711
5 002276 052711
6 002302 105711
7 002304 100402

8
9
10           ; ****
11           ; ERROR CODE 33 - OVERFLOW BIT NOT SET
12           ; ****
13
14           ;
15 002306      ERROR 33          ; REPORT ERROR
16 002310 000412  BR   5$          ; CAN'T CONTINUE
17
18 002312 032711 3$:    BIT   #FOR,(R1)  ; FOR BIT SET?
19 002316 001401          BEQ   4$          ; NO - CONTINUE
20
21           ; ****
22           ; ERROR CODE 34 - FLAG OVERRUN BIT SET WHEN
23           ; IT SHOULDN'T BE
24
25           ;
26           ;
27           ;
28 002320      ERROR 34          ; REPORT ERROR
29
30 002322 052711 4$:    BIS   #MST1,(R1)  ; GENERATE ST1
31 002326 032711
32 002332 001000          BIT   #FOR,(R1)  ; FOR SET?
33
34           ; ****
35           ; ERROR CODE 35 - FLAG OVERRUN BIT NOT SET
36
37           ;
38           ;
39           ;
40 002334      ERROR 35          ; REPORT ERROR
41
42 002336      5$:    EXIT

```

1 .SBTTL TEST 20: OSCILLATOR
2 ;
3 ; THIS TEST VERIFIES THAT CSR BIT 11 DISABLES THE
4 ; INTERNAL OSCILLATOR, AND THAT THE MAINTENANCE
5 ; OSCILLATOR BIT FUNCTIONS PROPERLY.
6 ;
7 002340 013701 TEST20: MOV #BASE, R1 ; GET ADDRESS
8 002344 012702 MOV #<RATE1+MODE0+GO>, R2
9 002350 012703 MOV #<DIO+RATE1+MODE2+GO>, R3
10 002354 004015
11 002356 005011 SCOPE ; DECLARE LOOP POINT
12 002360 005061 CLR (R1) ; CLEAR CSR
13 002364 012711 CLR 2(R1) ; CLEAR BPR
14 002370 004000 000002
15 002372 005000 000002
16 002374 077001 1\$: S0B R0, 1\$; TRY TO COUNT
17 002376 011100 MOV (R1), R0 ; GET CSR
18 002400 010311 MOV R3, (R1) ; READ CLOCK
19 002402 052711 BIS #MST2, (R1) ; GENERATE ST2
20 002406 001000 000002
21 002412 001002 TST 2(R1) ; SHOULD BE ZERO
22 002414 105700 BNE 2\$; OOPS, ERROR
23 002416 100001 TSTB R0 ; CHECK OVERFLOW TOO
24 002418 BPL 3\$; GOOD - NOT SET
25 ; *****
26 ;
27 ; ERROR CODE 36 - CLOCK COUNTED WITH INTERNAL
28 ; OSCILLATOR DISABLED
29 ; *****
30 ;
31 ;
32 002420 2\$: ERROR 36 ; REPORT ERROR

EST 20: OSCILLATOR

1 002422	3\$:	SCOPE		; DECLARE LOOP POINT
2 002424	005011	CLR	(R1)	; CLEAR CSR
3 002426	005061	CLR	2(R1)	; CLEAR BPR
	000002			
4 002432	012711	MOV	#DIO, (R1)	; DISABLE OSCILLATOR
	004000			
5 002436	050211	BIS	R2, (R1)	; TRY TO COUNT
6 002440	005000	CLR	R0	
7 002442	052711	4\$:	BIS	#MOSC, (R1) ; GENERATE STROBE
	002000			
8 002446	077003	SOB	R0, 4\$; LOOP BACK
9 002450	011100	MOV	(R1), R0	; GET CSR
10 002452	010311	MOV	R3, (R1)	; READ CLOCK
11 002454	052711	BIS	#MST2, (R1)	; GENERATE ST2
	001000			
12 002460	005761	TST	2(R1)	; DID IT COUNT?
	000002			
13 002464	001003	BNE	5\$; YES - ALL DONE
14 002466	105700	TSTB	R0	; OVERFLOW?
15 002470	100401	BMI	5\$; JUST AS GOOD
16	:			
17	:	*****	*****	*****
18	:			
19	:	*****	*****	*****
20	:	*****	*****	*****
21	:	*****	*****	*****
22	:			
23 002472		ERROR	37	; REPORT ERROR
24	:			
25 002474	5\$:	EXIT		

1 .SBTTL TEST 21: FREQUENCY DIVIDERS
2
3 ; THIS TEST VERIFIES THAT THE ON-BOARD FREQUENCY DIVIDER
4 ; ARE FUNCTIONING PROPERLY. THIS INSURES THE ACCURACY OF
5 ; OF THE VARIOUS RATES.
6
7 002476 013701 TEST21: MOV @#BASE, R1 ; GET ADDRESS
 000542
8 002502 RELMOV #DIVTAB, R3 ; GET TABLE ADDRESS
9 002510 012702 MOV #<RATE1+MODE0+GO>, R2
 000011
10 002514 1\$: SCOPE ; DECLARE LOOP POINT
11 002516 011305 MOV <R3>, R5 ; GET LSW OF COUNT
12 002520 016304 MOV 2<R3>, R4 ; GET MSW OF COUNT
 000002
13 002524 005011 CLR <R1> ; CLEAR CSR
14 002526 005061 CLR 2<R1> ; CLEAR BPR
 000002
15 002532 052711 BIS #DIO, <R1> ; DISABLE OSCILLATOR
 004000
16 002536 050211 BIS R2, <R1> ; SET RATE
17 002540 052711 2\$: BIS #MOSC, <R1> ; MAINT. OSCILLATOR
 002000
18 002544 162705 SUB #1, R5 ; COUNT
 000001
19 002550 005604 SBC R4
20 002552 103372 BCC 2\$
21 002554 011100 MOV <R1>, R0 ; SAMPLE CSR
22 002556 PUSH R2 ; SAVE RATE
23 002560 052716 BIS #<DIO+MODE2+GO>, <SP>
 004005
24 002564 POP <R1> ; LOAD CSR
25 002566 052711 BIS #MST2, <R1> ; GENERATE ST2
 001000
26 002572 022761 CMP #1, 2<R1> ; CLOCK = 1?
 000001
 000002
27 002600 001402 BEQ 3\$; YES - SKIP ERROR
28 ;
29 ; ****
30 ;
31 ; ERROR CODE 40 - DIVIDER DIDN'T DIVIDE
32 ;
33 ; ****
34 ;
35 002602 ERROR 40, CLOCK ; REPORT ERROR

```

1 002606      3$:   SCOPE          ; DECLARE LOOP POINT
2 002610 011305    MOV  (R3), R5    ; GET LSW OF COUNT
3 002612 016304    MOV  2(R3), R4    ; GET MSW OF COUNT
4 002616 162705    SUB  #1, R5      ; SUBTRACT 1
5 002622 005604    SBC  R4
6 002624 005011    CLR  (R1)
7 002626 005061    CLR  2(R1)      ; CLEAR CSR
8 002632 052711    BIS  #DIO, (R1)  ; DISABLE OSCILLATOR
9 002636 050211    BIS  R2, (R1)    ; SET RATE
10 002640 052711  4$:   BIS  #MOSC, (R1)  ; MAINT. OSCILLATOR
11 002644 162705    SUB  #1, R5      ; COUNT
12 002650 005604    SBC  R4
13 002652 103372    BCC  4$        ; 
14 002654 011100    MOV  (R1), R0      ; SAMPLE CSR
15 002656          PUSH R2        ; SAVE RATE
16 002660 052716    BIS  #<DIO+MODE2+GO>, (SP)
17 002664          POPF (R1)      ; LOAD CSR
18 002666 052711    BIS  #MST2, (R1)  ; GENERATE ST2
19 002672 005761    TST  2(R1)      ; COUNT = 0?
20 002676 001402    BEQ  5$        ; YES - SKIP ERROR
21
22
23
24 ; **** ERROR CODE 41 - DIVIDER DIVIDED BY TOO
25 ; LITTLE (EARLY)
26
27
28
29 002700          ERROR 41,CLOCK ; REPORT ERROR
30
31 002704 062703  5$:   ADD  #4, R3      ; BUMP TABLE POINTER
32 002710 062702          ADD  #10, R2     ; BUMP RATE
33 002714 022702          CMP  #<RATE6+GO>, R2    ; DONE?
34 002720 001275          BNE  1$        ; NO - LOOP BACK
35 002722          EXIT
36
37 ; TABLE OF 32 BIT COUNT VALUES
38
39 ; NLIST BIN
40 002724 DIVTAB: .WORD 11,0      ; DECIMAL 10 - 1
41 002730          .WORD 143,0     ; DECIMAL 100 - 1
42 002734          .WORD 1747,0    ; DECIMAL 1000 - 1
43 002740          .WORD 23417,0   ; DECIMAL 10000 - 1
44 002744          .WORD 103237,1  ; DECIMAL 100000 - 1
45          .LIST BIN

```

1 .SBTTL TEST 22: MODE 2 OPERATION
2 ;
3 ; THIS TEST USES THE MAINTENANCE OSCILLATOR AND THE
4 ; MAINTENANCE ST2 TO CHECK MODE 2 OPERATION.
5 ;
6 002750 013701 TEST22: MOV ##BASE,R1 ; GET ADDRESS
7 002754 000542 SCOPE ; DECLARE LOOP POINT
8 002756 005011 CLR (R1) ; CLEAR CSR
9 002760 005061 CLR 2(R1) ; CLEAR BPR
000002
10 002764 012711 MOV #<CDIO+RATE1+MODE2+GO>, (R1)
004015
11 002770 012700 MOV #20, R0 ; DO 20 PULSES
000024
12 002774 052711 1\$: BIS #MOSC, (R1) ; GENERATE PULSE
002000
13 003000 077003 S0E R0, 1\$
14 003002 052711 BIS #MST2, (R1) ; SAVE COUNT
001000
15 003006 022761 CMP #2, 2(R1) ; COUNT = 2?
000002
000002
16 003014 001401 BEQ 2\$; YES - SKIP ERROR
17 ;
18 ; *****
19 ;
20 ; ERROR CODE 42 - CLOCK DIDN'T COUNT
21 ;
22 ; *****
23 ;
24 003016 ; ERROR 42 ; REPORT ERROR
25 ;
26 003020 042711 2\$: BIC #ST2F, (R1) ; CLEAR ST2 FLAG
100000
27 003024 052711 BIS #MST2, (R1) ; GENERATE ANOTHER ST2
001000
28 003030 022761 CMP #2, 2(R1) ; COUNT STILL = 2?
000002
000002
29 003036 001401 BEQ 3\$; YES - EXIT
30 ;
31 ; *****
32 ;
33 ; ERROR CODE 43 - CLOCK WAS CLEARED WHEN
34 ; IT SHOULDN'T HAVE BEEN
35 ;
36 ; *****
37 ;
38 003040 ; ERROR 43 ; REPORT ERROR
39 ;
40 003042 3\$: EXIT

TEST 23: MODE 3 OPERATION

```

1          .SBTTL TEST 23: MODE 3 OPERATION
2
3          ; THIS TEST USES THE MAINTENANCE OSCILLATOR AND THE
4          ; MAINTENANCE ST2 TO CHECK MODE 3 OPERATION
5
6 003044  013701      TEST23: MOV      @#BASE, R1      ; GET ADDRESS
7 003050
8 003052  005011      SCOPE
9 003054  005061      CLR      (R1)      ; CLEAR CSR
10 003060  012711      CLR      2(R1)    ; CLEAR BPR
11 003064  012700      MOV      #<DIO+RATE1+MODE3+GO>, (R1)
12 003070  052711      004017      MOV      #20, R0      ; DO 20 PULSES
13 003074  077003      000002      MOV      #MOSC, (R1)    ; GENERATE PULSE
14 003076  052711      001000      S0B      R0, 1$      ; SAVE COUNT
15 003102  022761      000002      BIS      #MST2, (R1)    ; COUNT = 2?
16 003110  001401      000002      CMP      #2, 2(R1)    ; COUNT = 2?
17
18          ; ****
19          ; ERROR CODE 44 - CLOCK DIDN'T COUNT
20
21          ; ****
22
23          ; REPORT ERROR
24 003112
25
26 003114  042711      100000      2$: BIC      #ST2F, (R1)    ; CLEAR ST2 FLAG
27 003120  052711      001000      BIS      #MST2, (R1)    ; GENERATE ANOTHER ST2
28 003124  005761      000002      TST      2(R1)      ; COUNT = 0 NOW?
29 003130  001401      000002      BEQ      3$      ; YES - EXIT
30
31          ; ****
32          ; ERROR CODE 45 - CLOCK WASN'T CLEARED WHEN
33          ; IT SHOULD HAVE BEEN
34
35
36
37
38 003132      ERROR    45      ; REPORT ERROR
39
40 003134      3$: EXIT

```

T1 769 TST-11 MODULE MACRO V03.02B 9-JAN-79 12:12:40 PAGE 30
EST 24: END OF LOGIC TESTS

1 .SBTTL TEST 24: END OF LOGIC TESTS
2 ;
3 ; THIS TEST IS USED TO FORCE THE TST-11 SEQUENCER TO
4 ; RETURN TO COMMAND LEVEL. THE REMAINING TESTS REQUIRE
5 ; USER CONNECTIONS AND THUS MUST BE EXECUTED INDIVIDUALLY
6 ;
7 003136 TEST24: ESCAPE
8 ;
9 ;
10 ;
11 .SBTTL TEST 25: ST2, ST1 OUTPUTS
12 ;
13 ; THIS TEST PROVIDES CONTINUOUS HIGH SPEED PULSES
14 ; ON THE ST2 AND ST1 OUTPUTS FOR MEASUREMENT AND
15 ; OBSERVATION WITH AN OSCILLOSCOPE.
16 ;
17 003140 013701 TEST25: MOV @#BASE, R1 ; GET ADDRESS
000542 ;
18 003144 005011 CLR (R1) ; CLEAR CSR
19 003146 KBEXIT ; SET UP KEYBOARD
20 003150 012711 1\$: MOV #CMST2+MST1, (R1) ; STROBE
001400 ;
21 003154 000775 BR 1\$; LOOP BACK
22 ;
23 ;
24 ;
25 .SBTTL TEST 26: OVERFLOW OUTPUT
26 ;
27 ; THIS TEST GENERATES CONTINUOUS HIGH SPEED PULSES
28 ; ON THE OVERFLOW OUTPUT FOR MEASUREMENT AND
29 ; OBSERVATION WITH AN OSCILLOSCOPE. EVERY TIME
30 ; A CHARACTER IS TYPED, THE RATE SELECT FIELD IS
31 ; INCREMENTED BY ONE.
32 ;
33 ;
34 003156 013701 TEST26: MOV @#BASE, R1 ; GET ADDRESS
000542 ;
35 003162 012702 MOV #CRATE1+MODE1+GO, R2 ; INITIAL RATE
000013 ;
36 003166 005011 1\$: CLR (R1) ; CLEAR CSR
37 003170 012761 MOV #-1, 2(R1) ; PRESET BPR
177777 ;
000002 ;
38 003176 010211 MOV R2, (R1) ; SET UP OUTPUT
39 003200 PRINT CRATE, MODE = >
40 003220 010200 MOV R2, R0
41 003222 OCT8
42 003224 CRLF
43 003226 TTYIN ; WAIT FOR CHARACTER
44 003230 062702 ADD #10, R2 ; NEXT RATE
000010 ;
45 003234 042702 BIC #177700, R2 ; PREVENT CARRIES
177700 ;
46 003240 000752 BR 1\$; LOOP BACK

TEST 27: ST2 OUT TO ST1 IN

```
1           .SBTTL TEST 27: ST2 OUT TO ST1 IN
2
3           ; THIS TEST REQUIRES THAT SWITCH PACK S3 BE SET
4           ; ACCORDING TO THE FOLLOWING TABLE:
5
6           ;      SWITCH 1 - OFF
7           ;          2 - ON
8           ;          3 - OFF
9           ;          4 - OFF
10          ;          5 - ON
11          ;          6 - ON
12          ;          7 - NOT USED
13          ;          8 - NOT USED
14
15          ; THIS SELECTS TTL THRESHOLDS AND POSITIVE SLOPE FOR
16          ; SCHMITT TRIGGER 1.
17
18          ; REMOVE ANY PREVIOUS JUMPERS AND JUMPER
19
20          ;      PIN J1-SS (ST2 OUT) TO PIN J1-VV (ST1 IN)
21
22
23 003242 013701 TEST27: MOV    @#BASE, R1      ; GET ADDRESS
24 003242      000542
24 003246      SCOPE   ; DECLARE LOOP POINT
25 003250 005011 CLR     (R1)      ; CLEAR CSR
26 003252 005061 CLR     2(R1)    ; CLEAR BPR
26 000002
27 003256 012711 MOV     #<RATE6+GO>, (R1)
27 000061
28 003262 052711 BIS     #MST2, (R1)    ; GENERATE ST2
28 001000
29 003266 012711 MOV     #<MODE2+GO>, (R1)
29 000005
30 003272 052711 BIS     #MST2, (R1)    ; CHECK COUNTER
30 001000
31 003276 022761 CMP     #1, 2(R1)    ; CORRECT?
31 000001
31 000002
32 003304 001401 BEQ     1$        ; YES - SKIP ERROR
33
34 ; ****
35
36 ;      ERROR CODE 46 - ST1 WAS NOT RECEIVED,
37 ;                  IT SHOULD HAVE BEEN
38
39 ; ****
40
41 003306      ERROR   46      ; REPORT ERROR
42 003310      1$:      EXIT
```

1 .SBTTL TEST 30: ST1 OUT TO ST2 IN
2 ;
3 ; THIS TEST REQUIRES THAT SWITCH PACK S3 BE SET
4 ; ACCORDING TO THE FOLLOWING TABLE:
5 ;
6 ; SWITCH 1 - OFF
7 ; 2 - OFF
8 ; 3 - OFF
9 ; 4 - ON
10 ; 5 - ON
11 ; 6 - ON
12 ; 7 - NOT USED
13 ; 8 - NOT USED
14 ;
15 ; THIS SELECTS TTL THRESHOLDS AND POSITIVE SLOPE FOR
16 ; SCHMITT TRIGGER 2.
17 ;
18 ; REMOVE ANY PREVIOUS JUMPERS AND JUMPER
19 ;
20 ; PIN J1-UU (ST1 OUT) TO PIN J1-TT (ST2 IN)
21 ;
22 ;
23 003312 013701 TEST30: MOV #BASE, R1 ; GET ADDRESS
24 003316 005011 CLR (R1) ; CLEAR CSR
25 003320 SCOPE ; DECLARE LOOP POINT
26 003322 012711 MOV #GO, (R1) ; SET GO BIT
27 003326 052711 BIS #MST1, (R1) ; GENERATE ST1
28 003332 000400 TST (R1) ; ST2 FLAG SET?
29 003334 100401 BMI 1\$; YES - SKIP ERROR
30 ;
31 ; *****
32 ;
33 ; ERROR CODE 47 - ST2 WAS NOT RECEIVED.
34 ; IT SHOULD HAVE BEEN
35 ;
36 ; *****
37 ;
38 003336 ERROR 47 ; REPORT ERROR
39 003340 1\$: EXIT
40 ;
41 000001 .END

SYMBOL TABLE

BASE	= 000542	I2769	= 000144RG	002	TEST10	001354R	002
BIT0	= 000001	LF	= 000012		TEST11	001462R	002
BIT1	= 000002	LPERR	= 000002		TEST12	001566R	002
BIT10	= 002000	LPTST	= 000001		TEST13	001650R	002
BIT11	= 004000	MODE0	= 000000		TEST14	001710R	002
BIT12	= 010000	MODE1	= 000002		TEST15	002002R	002
BIT13	= 020000	MODE2	= 000004		TEST16	002104R	002
BIT14	= 040000	MODE3	= 000006		TEST17	002204R	002
BIT15	= 100000	MOSC	= 002000		TEST2	000664R	002
BIT2	= 000004	MST1	= 000400		TEST20	002340R	002
BIT3	= 000010	MST2	= 001000		TEST21	002476R	002
BIT4	= 000020	NEWFLG=	010000		TEST22	002750R	002
BIT5	= 000040	NORFLY	000260R	002	TEST23	003044R	002
BIT6	= 000100	ODTACC=	000514		TEST24	003136R	002
BIT7	= 000200	OVFLO	= 000200		TEST25	003140R	002
BIT8	= 000400	PARAM	000166R	002	TEST26	003156R	002
BIT9	= 001000	PR7	= 000340		TEST27	003242R	002
CLOCK	000474R	002 RATE0	= 000000		TEST3	000776R	002
CR	= 000015	RATE1	= 000010		TEST30	003312R	002
CSRBIT	000752R	002 RATE2	= 000020		TEST4	001070R	002
CTRLC	= 000003	RATE3	= 000030		TEST5	001132R	002
CTRLI	= 000011	RATE4	= 000040		TEST6	001206R	002
DIO	= 004000	RATE5	= 000050		TEST7	001266R	002
DIYTAB	002724R	002 RATE6	= 000060		TPB	000000R	002
ERRNUM=	000521	RATE7	= 000070		TSTALL=	000010	
FF	= 000014	RBUF	= 177562		TSTCSR=	000500	
FOR	= 010000	RCSR	= 177560		TSTNUM=	000520	
GO	= 000001	REG	000334R	002	TSTONE=	000040	
HLTERR=	000004	SPACE	= 000040		TSTSEQ=	000020	
INHERR=	000100	ST2F	= 100000		T2769 =	000000RG	002
INIT	000144R	002 ST2G	= 020000		VECTOR=	000544	
INTOV	= 000100	SWR	= 000540		XBUF	= 177566	
INT2	= 040000	TEST1	000614R	002	XCSR	= 177564	

. ABS. 000000 000
000000 001
DT2769 003342 002
ERRORS DETECTED: 0

VIRTUAL MEMORY USED: 2073 WORDS (9 PAGES)
DYNAMIC MEMORY AVAILABLE FOR 74 PAGES
DX0:2769, DX1:2769=DX1:TST11. ML/M, DX1:2769. V01


THESE DRAWINGS AND SPECIFICATIONS ARE
THE PROPERTY OF DATA TRANSLATION INC.
UNAUTHORIZED COPIES OR MODIFICATIONS
ARE PROHIBITED.
NO PARTS OF THESE DRAWINGS MAY BE
MADE AS THE BASIS OF MANUFACTURE OR
SALE OF APPARATUS WITHOUT THE EXPRESS
WRITTEN APPROVAL OF DATA TRANSLATION
INC.

H	#249-R	4-4-80	K.F.C.	XED
F-1	#212	9-19-79	K.F.C.	XED
F	#188	8-17-79	K.F.C.	XED
E-1	#173	7-3-79	K.E.D.	XED
E	#145	2-6-79	K.F.C	K.E.D.
REVISION	ECO NO.	DATE	DWN	ENG

DATA TRANSLATION INC


DRAWN:	DATE:	TITLE:	
K.L.U	7-20-78	SCHEMATIC	
CHECKED:	DATE:	REAL TIME CLOCK	
J.W.	3-26-78	DT2769	
ENG:	DATE:		
J.W.	9-26-78		
EPO57	SHT. 1 OF 1	SIZE H	DWG.NO. 21020057
			REV. H







PINGER CONNECTIONS





STANDARD DMA INTERFACE

EPO57	SHT	2OF
SIZE	8	DWG#
2	020057	REV H









CODE POINT NO.	21020057	REV.
B	EPOST	H.
SCALE	SHEET 4 OF	






THIS DRAWING IS THE PROPERTY OF THE
UNITED STATES GOVERNMENT AND IS
NOT TO BE COPIED OR DISSEMINATED
EXCEPT IN ACCORDANCE WITH THE
APPROPRIATE GOVERNMENT CONTRACT
TERMS AND CONDITIONS.

DATE	CHIEF ENGINEER	DESIGNER	REV
B	EPO57	21020057	H
SCALE			
SHEET 5 OF			




DATE	CODE NUMBER	DRAWING NO.	REV
B	EPO57	21020057	H
SCALE			SHEET 6 OF







SCALE	CODE IDENT NO.	DRAWING NO.	REV
B	EPO57	21020057	H
SWITC 8 OF			



J1 CONNECTOR


COMPONENT SIDE SIGNAL NAME	J1 SIGNAL NAME
VV	ST 1 IN
TT	ST 1 OUT L
RR	ST 2 IN
RR	ST 2 OUT L
RR	CLK OVL
RR	GND
LL	HH
SS	HH
FF	EE
DD	CC
BB	AA
Z	Y
X	W
V	U
T	SLOPE 1
R	SLOPE 2
N	IOT 1
L	POT 2
J	+3V
F	Gnd
D	C
B	A



BOTTOM EDGE CONNECTOR

COMPONENT SIDE	SOLDER SIDE	COMPONENT SIDE	SOLDER SIDE
PIN SIGNAL NAME	PIN SIGNAL NAME	PIN SIGNAL NAME	PIN SIGNAL NAME
AA1	AA2 +3V	AA1	AA2 +3V
AB1	AB2	AB1	AB2
AC1	AC2 D GND	AC1	AC2 D GND
AD1	AD2	AD1	AD2
AE1	AE2 BD OUT L	AE1	AE2 BD OUT L
AF1	AF2	AF1	AF2
AG1	AG2	AG1	AG2
AH1	AH2 BD IN L	AH1	AH2 BD IN L
AI1	AI2 BD SYNC L	AI1	AI2 BD SYNC L
AL1	AL2 BD TOTAL	AL1	AL2 BD TOTAL
AM1	AM2 BI AK IL	AM1	AM2 BI AK IL
AN1	AN2 BI AK OL	AN1	AN2 BI AK OL
AP1	AP2 BB3 TL	AP1	AP2 BB3 TL
AR1	AR2 BD MG IL	AR1	AR2 BD MG IL
AS1	AS2 BD MG OL	AS1	AS2 BD MG OL
AT1	AT2 DIN ITL	AT1	AT2 DIN ITL
AV1	AV2	AV1	AV2
AV1	AV2	AV1	AV2
AV1	AV2	AV1	AV2

SIZE	CODED TEST NO	DRAWING NO	REV
B	E P057	21020057	H
SCALE			
SNT 9 OF 9			



COMPONENT DESIGNATIONS

THIS DRAWING AND SPECIFICATIONS
ARE THE PROPERTY OF DATA
TRANSLATION, INC. AND SHALL NOT BE
REPRODUCED, COPIED, OR USED AS THE
BASIS OF MANUFACTURE OR SALE OF
APPARATUS WITHOUT THE EXPRESS
WRITTEN APPROVAL OF DATA TRANS-
LATION INC.

SIZE	CODE IDENT NO.	DRAWING NO.	REV
A	EPO57	11070057	H
SCALE			SHEET 1 OF 1

DATA TRANSLATION
[REDACTED] INC
4 Strathmore Rd., Natick MA 01760
(617) 655-5300 Telex 948474