· ×	~	·		REVISIONS		
REV (	(11)	SYM.	SHEET	DESCRIPTION	APPROV. DATE	
	14	А		Released to Production	BH	2/21/2
A the section of the	02122 of 1	В		Revised to include LSI-11/23 and new wiring of slots 6 & 7	160 A	4/2/80
DWG. NO.	S E E					

DRAWN DATE
MAS 1-29-79
THECKED DATE
THEORY DATE

TITLE

PRODUCT SPECIFICATION

BO3 LSI-11 COMPATIBLE SYSTEM CHASSIS



DATARAM CORPORATION
CRANBURY
NEW JERSEY

DWG. NO.

02122

SHEET 1 OF 14

BEV.

#### 1.0 GENERAL

The Dataram Corporation Model BO3 System Chassis is a 5½" high rack mountable chassis which contains an eight slot backplane compatible to the DEC\* LSI-11\* microcomputer.

Power supply, cooling and operator controls are also contained in the BO3 chassis.

#### 1.1 LSI-11 Backplane and Processor (See Figure 1)

The LSI-11 backplane consists of 8 DEC standard quad slots on 0.5 inch centers. The first slot can accommodate the guad  $(8.5" \times 10")$  LSI-11 processor board (KD11-F) or either of the dual (8.5" x 5") processor boards, LSI-11/2 (KD11-HA) or LSI-11/23 (KDF11-AA).

Slots 1 through 5 and slot 8 are wired with the LSI-11 Bidirectional Asynchronous BUS on the A and B connectors and on the C and D connectors. These slots will accept any quad or dual width device which is compatible to the LSI-11 BUS including memory and peripheral controllers. Slots 6 and 7 are wired with the LSI-11 BUS on the A and B connectors. The C and D connectors are wired with the DEC C-D BUS. These slots are compatible to two board controllers which require board to board interwiring such as the DEC RLV11-AK Disk Controller.

#### 1.2 Memory Systems

A total of 28K x 16 bits words of core or MOS memory may be addressed by the LSI-11 or LSI-11/2 processor. The upper 4K of 32K words is reserved for I/O device addresses. Dataram DR-115 16K x 16 core memory modules or one DR-115S 32K x 16 semiconductor memory module may be plugged into the B03 backplane.

A total of 124K x 16/18\*\* bit words of core or MOS memory may be addressed by the LSI-11/23 processor. The upper 4K of 128K words is reserved for I/O device addresses. One Dataram DR-113S  $128K \times 16/18$  or four DR-115S  $32K \times 16/18$  semiconductor memory modules may be plugged into the BO3 backplane. Physical space within the BO3 backplane does not allow the entire 124K of address space to be configured using DR-115 16K x 16 core However, combinations of various sizes of DR-115 core and DR-115S or DR-113S semiconductor memory may be installed into the BO3 backplane in order to fill the address space. DR-115 core memory utilizes LSI-11 BUS signals on the C and D connectors as well as the A and B connectors and cannot be plugged into slots 6 or 7.

\*Registered trademark of Digital Equipment Corporation \*\*A parity control module Model PO3 (P/N 69936) is available from Dataram to provide parity trap logic for the LSI-11/23.



02122

of 14

The DR-115, DR-115S and DR-113S are described in Product Specifications 02097, 02108 and 02127 respectively.

## 1.3 System Monitoring Unit (SMU)

The SMU module, located on the lefthand side of the BO3 chassis, contains all the necessary circuitry and controls for the operation of the LSI-11 microcomputer.

The power sequencing logic, line clock and operator control interface circuits are located on the SMU module. The operator control and indicator lights are installed on a panel (see Figure 1) which is mounted on the front of the SMU module.

Also included on the SMU module are indicator lights and circuits which show Disk Read/Write status when the Dataram CO3 controller is installed in the BO3 backplane.

## 2.0 SPECIFICATIONS

Control/

## 2.1 Front Panel Controls and Indicators

As shown in Figure 1, a set of control switches and indicators is located on the front of the BO3. The following control switches and indicators are used for the operation of the LSI-11 computer:

Indicator	Type	<u>Function</u>
ENABLE/HALT	Two Position Toggle Switch	When set to ENABLE, the B HALTL line to the processor is not asserted and the processor is in the RUN mode. When set to HALT, the B HALTL line is asserted allowing the processor to execute console ODT microcode. See Section 2.3
LTC ON/OFF	Two Position Toggle Switch	When set to ON, enables the generation of the Line Time Clock (LTC) B EVNTL signal. When set to OFF, disables the Line Time Clock.
INIT	Two Position Momentary Action Toggle Switch	When lifted up, this switch will momentarily set BDCOKH low to initialize the system.
AC ON/OFF	Two Position Switch	When set to ON, applies AC power to the BO3.
CPU RUN	LED Indicator	Illuminates when LSI-11 processor is in RUN state.



DWG. NO.

02122

SHEET 3 OF

14

DC ON

LED Indicator

Illuminates when the DC voltages are within tolerance (+5 > 4.6 volts and +12 > 11.2 volts).

The indicators which are functional when the Dataram CO3 Controller is installed in the BO3 backplane are as follows:

Indicator	Type	<u>Function</u>
DISK READ	LED	Illuminates when CO3 is reading from disk.
DISK WRITE	LED	Illuminates when CO3 is writing to disk.

## 2.2 Backplane Bus Signals

## 2.2.1 LSI-11 BUS

Bus

Backplane pin assignments are listed and described in the following table. Only slots A and B are listed. However, for slots 1-5 and slot 8 they are identical to slots C and D.

Pin	Mnemonic	Description
AA1 AB1	BIRQ5 L BIRQ6 L	Interrupt Request Priority Level 5 (LSI-11/23) Interrupt Request Priority Level 6 (LSI-11/23)
AC1 AD1	BDAL16 L BDAL17 L	Extended Address Bits (LSI-11/23)
AE1 AF1 AH1	SSPARE1 SSPARE2 SSPARE3	Special Spare (not assigned, not bussed) Available for User Interconnections
AJ1	GND	Ground - System Signal Ground and DC Return
AK1 AL1	MSPAREA MSPAREA	Maintenance Spares - Normally connected together on the backplane at each option location (not bussed connection)
AM1	GND	Ground - System Signal Ground and DC Return
AN1	BDMRL	Direct Memory Access (DMA) Request - A device asserts this signal to request bus mastership. The processor arbitrates bus mastership between itself and all DMA devices on the bus. If the processor is not bus master(it has completed a bus cycle and BSYNC L is not being asserted by the processor), it grants bus mastership to the requesting device by asserting BDMGO L. The device responds by negating BDMR L and asserting BSACK L.
AP1	BHALT L	Processor Halt - When BHALT L is asserted, the processor responds by halting normal program execution. External interrupts are ignored, but memory refresh interrupts



02

02122

SHEET 4 OF 14

B

		(enabled if W4 on M7264 and M7264-YA processor modules is removed) and DMA request/grant sequences are enabled. When in HALT state, processor executes ODT microcode and console device operation is invoked.
AR1	BREF L	Memory Refresh-Asserted by a processor microcode- generated refresh interrupt sequence (when enabled) or by a DMA device. This signal forces all dynamic MOS memory units requiring bus refresh signals to be activated for each BSYNC L/BDIN L bus transaction
		CAUTION
		The user must avoid using multiple DMA data transfers (Burst or "hog" mode) that could delay refresh operation. Complete refresh cycles must occur once every 1.6 ms, if required.
AS1	+12B	+12V Battery Power-Secondary +12V power connection Battery power can be used with certain devices.
AT1	GND	Ground-System signal ground and DC return
AU1	PSPARE1	Spare (Not assigned-Customer usage not recommended)
AV1	+5B	+5V Battery Power-Secondary +5V power connection Battery power can be used with certain devices.
BA1	BDCOK H	DC Power OK-Power supply-generated signal that is asserted when there is sufficient DC voltage available to sustain reliable system operation.
BB1.	BPOK H	Power OK-Asserted by the power supply when primary power is normal. When negated during processor operation, a power fail trap sequence is initiated.
BC1 BD1 BE1 BF1 BH1	SSPARE4 SSPARE5 SSPARE6 SSPARE7 SSPARE8	Special spare-Bussed connection all LSI-11 Bus slots Special spare-Bussed connection all LSI-11 Bus slots
BJ1	GND	Ground-System signal ground and DC return
BK1 BL1	MSPAREB MSPAREB	Maintenance Spare-Normally connected together on the backplane at each option location (not a bussed connection).
BM1	GND	Ground-System signal ground and DC return
BN1	BSACK L	This signal is asserted by a DMA device in response to the processor's BDMGO L signal indicating that the DMA device is bus master.
BP1	BIRQ7 L	Interrupt request priority level 7 (LSI-11/23)



DWG. NO. 02122



Bus <u>Pin</u>	Mnemonic	Description
BR1	BEVNT L	External Event Interrupt Request-When asserted, the processor responds (if PS bit 7 is 0) by entering a service routine via vector address 1008. A typical use of this signal is a line time clock interrupt.
BS1	PSPARE 4	Spare (Not assigned. Customer usage not recommended.)
BT1	GND	Ground-System signal ground and DC return
BU1	PSPARE2	Spare (not assigned. Customer usage not recommended.)
BV1	+5	+5V Power-Normal +5V DC system power
AA2	+5	+5V Power-Normal +5V DC system power
AB2	-12	-12V Power-Voltage (Available as an option in the BO3)
		NOTE
		DRC and DEC LSI-11 modules which require negative voltages contain an inverter circuit (on each module) which generates the required voltage(s), hence, -12V power is not required with Dataram or Digital-supplied options.
AC2	GND	Ground-System signal ground and DC return
AD2	+12	+12V Power-12V DC system power
AE2 •	BDOUT L	Data Output-BDOUT, when asserted, implies that valid data is available on BDAL<0:15>L and that an output transfer, with respect to the bus master device, is taking place. BDOUT L is deskewed with respect to data on the bus. The slave device responding to the BDOUT L signal must assert BRPLY L to complete the transfer.
AF2	BRPLY L	Reply-BRPLY L is asserted in response to BDIN L or BDOUT L and during IAK transaction. It is generated by a slave device to indicate that it has placed its data on the BDAL bus or that it has accepted output data from the bus.
AH2	BDIN L	Data Input-BDIN L is used for two types of bus operation:
		1. When asserted during BSYNC L time, BDIN L implies an input transfer with respect to the current bus master and requires a response (BRPLY L). BDIN L is asserted when the master device is ready to accept data from a slave device.
		BURY NEW JERSEY SHEET 6 OF 14 REV.

Bus Pin	Mnemonic	<u>Description</u>
		2. When asserted without BSYNC L, it indicates that an interrupt operation is occurring.
		The master device must deskew input data from BRPLY L.
AJ2	BSYNC L	Synchronize-BSYNC L is asserted by the bus master device to indicate that it has placed an address on BDAL<0:17>L. The transfer is in process until BSYNC L is negated.
AK2	BWTBT L	Write/Byte-BWTBT L is used in two ways to control a bus cycle:
		<ol> <li>It is asserted during the leading edge of BSYNC to indicate that an output sequence is to follow (DATO or DATOB), rather than an input sequence.</li> </ol>
		<ol><li>It is asserted during BDOUT L in a DATOB bus cycle for byte addressing.</li></ol>
AL2	BIRQ4 L	Interrupt Request-A device asserts this signal when its Interrupt Enable and Interrupt Request flipflops are set. If the PS word bit 7 is 0, the processor responds by acknowledging the request by asserting BDIN L and BIAKO L.
AM2 AN2	BIAKI L BIAKO L	Interrupt Acknowledge Input and Interrupt Acknowledge Output-This is an interrupt acknowledge signal which is generated by the processor in response to an interrupt request (BIRQ L). The processor asserts BIAKO L, which is routed to the BIAKI L pin of the first device on the bus. If it is requesting an interrupt, it will inhibit passing BIAKO L. If it is not asserting BIRQ L, the device will pass BIAKI L to the next (lower priority) device via its BIAKO L pin and the lower priority device BIAKI L pin. (See Figure 2).
AP2	BBS7 L	Bank 7 Select-The bus master asserts BBS7 L when an I/O device address in the upper 4K address range is placed on the bus. BSYNC L is then asserted and BBS7 remains active for the duration of the addressing portion of the bus cycle.
AR2 AS2	BDMGI L BDMGO L	DMA Grant-Input and DMA Grant Output-This is the processor-generated daisy-chained signal which grants bus mastership to the highest priority DMA device along the bus. The processor generates BDMGO L, which is routed to the BDMGI L pin of the first device on the bus.




02122

Bus <u>Pin</u>	Mnemonic	Description
		If it is requesting the bus, it will inhibit passing BDMGO L. If it is not requesting the bus, it will pass the BDMGI L signal to the next (lower priority) device via its BDMGO L pin. The device asserting BDMR L is the device requesting the bus and it responds to the BDMGI L signal by negating BDMR, asserting BSACK L, assuming bus mastership and executing the required bus cycle. (See Figure 2.)
		CAUTION
		DMA device transfers must not interfere with the memory refresh cycle.
AT2	BINIT L	Initialize-BINIT is asserted by the processor to initialize or clear all devices connected to the I/O bus. The signal is generated in response to a power-up condition (the negated condition of BDCOK H) or by executing a RESET instruction.
AU2 	BDALO L	Data/Address Lines-These two lines are part of the 16-line data/address bus over which address and data information are communicated. Address information is first placed on the bus by the bus master device. The same device then either receives input data from, or outputs data to the addressed slave device or memory over the same bus lines.
BA2	+5	+5V Power-Normal +5V DC system power
BB2	-12	-12V Power-Voltage is not available in BO3.
BC2	GND	Ground-System signal ground and DC return
BD2	+12	+12V Power-+12V system power
BE2 BF2 BH2 BJ2 BK2 BL2 BM2 BM2 BM2 BP2 BR2 BR2 BS2 BT2 BU2 BV2	BDAL2 L BDAL3 L BDAL4 L BDAL5 L BDAL6 L BDAL7 L BDAL8 L BDAL9 L BDAL10 L BDAL11 L BDAL11 L BDAL12 L BDAL13 L BDAL14 L BDAL15 L	Data/Address Lines-These 14 lines are part of the 16-line data/address bus previously described.
- <del>-</del>		TARAM CORPORATION DVG. NO. 02122
		NBURY NEW JERSEY SHEET 8 OF 14

## 2.2.2 C-D Bus

The C and D connectors of slots 6 and 7 are wired according to the diagram below.



C-D BUS

Viewed from Wiring Side

## 2.3 LSI-11 Microcomputer Installation

The Quad LSI-11 (KD11-F), the Dual LSI-11/2 (KD11-HA) or the LSI-11/23 (KDF11-HA) Microcomputer may be installed into the BO3 backplane.

Figure 2 shows the recommended locations for installations of the LSI-11 processor and also the routing of the bus priority chain signals.

## 2.4 Module Installation

LSI-11 compatible memory systems and interface modules may be installed in the BO3 backplane using the following rules:

- The first Dataram DR-115 (16K) core memory system should be installed in slot 8.
- If a second DR-115 core memory system is required, it should be installed in slot 5 or above. Do not install in either slot 6 or slot 7.
- Bus priority chain shall not be broken between DMA devices. Non-DMA devices (such as memory) have jumpers to continue priority chain. Dataram LSI continuity cards (P/N 69915) may also be installed in unused slots to continue chain.

## 2.5 Power Supply

The power supply in the standard BO3 chassis provides two DC voltages +5V and +12V. These voltages are supplied to the LSI backplane.

Another version of the BO3 has an additional voltage of -12volts at 1 amp.

The specifications for the power supply in the standard BO3 are as follows.

#### 2.5.1 Output Current

+12 Volts : 8.0 Amps 24.0 Amps (b) +5 Volts

## 2.5.2 Regulation, DC

The maximum deviation with AC line voltage variations, load current varied from min. load to full load and AC line frequency variations of ±2Hz are as follows:

+12 Volts ±0.1% (0.5 Amp minimum load) (b) +5 Volts  $\pm 0.1\%$  (1.5 Amps minimum load)



DWG. NO. 02122

os 14

## 2.5.3 Ripple and Noise

The maximum ripple and noise for the output voltage under all specified AC line and load conditions is:

(a) +12 Volts : 24 mvpp +5 Volts : 10 mvpp

## 2.5.4 <u>Transient Response</u>

Voltage variation for the +12 volt and +5 volt outputs does not exceed +2% for load current changes.

(a) +12 Volts : A 4 amp/microsecond change (b) +5 Volts : A 2 amp/microsecond change

## 2.5.5 AC Input Requirements

Voltage

115/230 VAC, Single Phase, 47-63Hz Voltage changeover from 115 to 220 VAC is via an internal slide switch.

Current

With a fully loaded power supply:

115V - 4 amps 230V - 2 amps

# 2.6 LSI-11 Processor and Software

Complete hardware and software specifications are available from the Digital Equipment Corporation publication "Microcomputer Handbook". The BO3, being LSI-11 based, will run all operating systems and programming languages available for the LSI-11 microcomputer. At present, three operating systems are available from DEC. These are RT-11, RSX-11S and RSX-11M.

# 2.7 Mechanical and Environmental Data

The BO3 chassis occupies  $5\frac{1}{4}$ " of space in a standard 19" rack. Depth clearance required is 21".

All modules are plugged horizontally into the front of the BO3 chassis. The power supply is located in the rear of the chassis. A fan assembly is located between the memory modules and the power supply for system cooling. Air flow is from right to left. The BO3 chassis is supplied with mounting rails.

2.7.1 Weight

61 pounds (27.67kg)

2.7.2 Storage Temperature

 $-40^{\circ}$  to  $+80^{\circ}$ C

2.7.3 Operating Temperature

 $0^{\circ}$  to  $+60^{\circ}$ C


2.7.4 Relative Humidity


Up to 95% without condensation

## 3.0 ORDERING INFORMATION

The following part numbers have been assigned to the BO3 system chassis and accessories:

Part Number	Description
69910	BO3 System Chassis consisting of 8 slot backplane, SMU, power supply and chassis slides
69916	BO3 System Chassis as above with additional -12 volt power supply
65038	Cable Assembly SMU to CO3
65039	SMU Module
65040	Chassis Slide Set
60078	Power Supply B03 (+5, +12)
60035	BO3 Subchassis and Backplane Assembly
69915	LSI Continuity Card
69936	PO3 LSI-11/23 Parity Control Module






# LSI-11 BACKPLANE FRONT VIEW


## NOTES:


- 1. Quad LSI-11 (KD11-F) should be installed in slot 1.
- Dual LSI-11 (KD11-HA) or LSI-11/23 (KDF11-AA) should be installed in connectors A and B of slot 1.
- 3. LSI-11 BUS is wired on A and B connectors of all slots and C and D connectors of slots 1-5 and 8. C and D connectors of slots 6 and 7 are wired with C-D Bus.
- 4. RLV11-AK controllers should be installed in slots 6 and 7.
- 5. Do not install DRC DR-115 core memory or DEC MMV11-A core memory in slots 6 or 7.

Figure 2

REY.










#### NOTES: UNLESS OTHERWISE SPECIFIED

- I. POWER AND GROUND ARE DENOTED BY THE FOLLOWING SYMBOLS:
  - DENOTES GROUND
  - A DENOTES +5V
  - - DENOTES -12V
  - ⊗ DENOTES +12V
- 2. BATTERY CONNECTION (PI-6) NORMALLY JUMPERED TO +5Y (PI-5) VIA POWER SUPPLY PI CONNECTOR. WHEN EXTERNAL BATTERY IS USED, REMOVE POWER SUPPLY CONNECTOR JUMPER.
- 3. +12 V BATTERY IS NOT NORMALLY CONNECTED TO +12 V.

DUPLICATE OF O	KIGINAL DEMBING	TOLERANCES MAE	GLES	CONTRACT NO			S DAT	TARAM CORPO	RATION NEW JERSEY	
DEC 13	1 1979	± .XX ± ±		APPROVALS	DATE					
<u> </u>		MATERIAL		DRAWNJ. L WEITZ	12/13/79	]	SCHEM	IATIC BACKP	LANE	
<u> </u>		1		CHECKED CYCO	AD-C19					
		1		ENGR O			L L	3 <i>03 LSI-1</i> 1		
	<u> </u>			APPROVED (8044	12/19/29					
		FINISH				SIZE	CODE IDENT NO	DRAWING NO.		
65027	MODEL BO3						50473	0320		<b>.</b>
NEXT ASSY	USED ON '			ſ	1	10	30773	0320	ブ	В
APPL	ICATION	DO NOT SCALE DRAW!	NG			SCALE		***************************************	SHEET ! OF	1










D

C







- ALL COMPONENTS TO BE MOUNTED IN ACCORDANCE WITH DATARAM QC SPEC 2QC2000.
- SQUARE PADS INDICATE PIN NO. 1 ON ALL COMPONENTS AND POSITIVE POLARITY ON CAPACITORS.
- MARK ASSEMBLY NUMBER, LATEST REVISION LETTER AND SERIAL NUMBER WITH .12 HIGH CHARACTERS USING BLACK INK, CHARACTERS TO BE PERMANENT
- COMPONENT LEAD TRIM AND SOLDER BUILD-UP AS MOTED.
- INSTALL AFTER FLOW SOLDER.
- COMPONENT DESIGNATIONS ARE FOR REFERENCE PURPOSES ONLY AND DO NOT APPEAR ON COMPONENT PART.
- FOR SCHEMATIC DIAGRAM SEE DRAWING NUMBER BOSIOGOOI.

NOTES: UNLESS OTHERWISE SPECIFIED.

	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES	CONTRACT NO.	DATARAM CO	ORPORATION NEW JERSEY
	±	APPROVALS DATE DRAWNL. FRANZME 4-0-80 CHECKSON, APPROVED	DOLLERO WIDING D	IOARD
	FINISH		SIZE CODE IDENT NO. DRAWING NO.	REV.
NEXT ASSY USED ON		<b>.</b>	<b>D</b> 50473 803	3104001 C
APPLICATION	DO NOT SCALE DRAWING	-	SCALE 1/1	SHEET / OF /