Rubinson et al.

# BEST AVAILABLE COPY

[45] May 15, 1984

[54]	INTERFACE BETWEEN A PAIR OF
	PROCESSORS, SUCH AS HOST AND
	PERIPHERAL-CONTROLLING
	PROCESSORS IN DATA PROCESSING
	SYSTEMS

[75] Inventors: Barry L. Rubinson; Edward A.

Gardner; William A. Grace; Richard

F. Lary; Dale R. Keck, all of Colorado Springs, Colo.

[73] Assignee: Digital Equipment Corporation,

Maynard, Mass.

[21] Appl. No.: 308,826

[56]

[22] Filed: Oct. 5, 1981

[51] Int. Cl.<sup>3</sup> ...... G06F 9/46; G06F 15/16

[58] Field of Search ... 364/200 MS File, 900 MS File;

## References Cited

#### U.S. PATENT DOCUMENTS

3,940,601	2/1976	Henry et al 235,	/153 AC
4,145,739	3/1979	Dunning et al	364/200
4,153,934	5/1979	Sato	364/200
4,181,937	1/1980	Hattori et al	364/200
4,195,351	3/1980	Barner et al	364/900
4,204,251	5/1980	Brudevold	364/200
4,212,057	7/1980	Devlin et al	364/200
4,214,305	7/1980	Tokita et al	364/200
4,237,534	12/1980	Felix	364/200
4,268,907	5/1981	Porter et al	364/200
4,282,572	8/1981	Moore et al	364/200


4,318,174	3/1982	Suzuki et al	364/200
4,334,305	6/1982	Girardi	364/200


Primary Examiner—Joseph F. Ruggiero
Assistant Examiner—Gary V. Harkcom
Attorney, Agent, or Firm—Cesari and McKenna


# [57] ABSTRACT


An interface mechanism (10) between two processors, such as a host processor (70) and a processor (31) in an intelligent controller (30) for mass storage devices (40), and utilizing a set of data structures employing a dedicated communications region (80A) in host memory (80). Interprocessor commands and responses are communicated as packets over an I/O bus (60) of the host (70), to and from the communication region (80A), through a pair of ring-type queues (80D) and (80E). The entry of each ring location (e.g., 132, 134, 136, 138) points to another location in the communications region where a command or response is placed. The filling and emptying of ring entries (132-138) is controlled through the use of an 'ownership' byte or bit (278) associated with each entry. The ownership bit (278) is placed in a first state when the message source (70 or 31) has filled the entry and in a second state when the entry has been emptied. Each processor keeps track of the rings' status, to prevent the sending of more messages than the rings can hold. These rings permit each processor to operate at its own speed, without creating race conditions and obviate the need for hardware interlock capability on the I/O bus (60).


# 21 Claims, 19 Drawing Figures

















PORT




Fig. 4A





Fig. 4B

Sheet 6 of 14






Fig. 6






Fig. 7












Fig. 13






U.S. Patent May 15, 1984

Sheet 12 of 14

4,449,182






Fig. 12C




Fig. 12D

# INTERFACE BETWEEN A PAIR OF PROCESSORS, SUCH AS HOST AND PERIPHERAL-CONTROLLING PROCESSORS IN DATA PROCESSING SYSTEMS

# CROSS-REFERENCE TO RELATED APPLICATIONS

This application relates to a data processing system, other aspects of which are described in the following commonly assigned applications filed on even date herewith, the disclosures of which are incorporated by reference herein to clarify the environment, intended use and explanation of the present invention:

Ser. No. 308,771, titled Disk Format for Secondary Storage System and Ser. No. 308,593, titled Secondary Storage Facility Employing Serial Communication Between Drive and Controller.

#### FIELD OF THE INVENTION

This invention relates to the field of data processing systems and, in particular to an interface between a host processor and a controlling processor for a storage facility or other peripheral device or subsystem in such systems.

#### **BACKGROUND OF THE INVENTION**

In data processing systems utilizing secondary storage facilities, communication between the host processor, or main frame, and secondary storage facilities has a considerable impact on system performance. Secondary storage facilities comprise elements which are not an integral part of a central processing unit and its random access memory element (i.e., together termed the host), but which are directly connected to and controlled by the central processing unit or other elements in the system. These facilities are also known as "mass storage" elements or subsystems and include, among other possibilities, disk-type or tape-type memory units (also called drives).

In modern data processing systems, a secondary storage facility includes a controller and one or more drives connected thereto. The controller operates in response to signals from the host, usually on an input/output bus which connects together various elements in the system 45 including the central processing unit. A drive contains the recording medium (e.g., a rotating magnetic disk), the mechanism for moving the medium, and electronic circuitry to read data from or store data on the medium and also to convert the data transferred between the 50 medium and the controller to and from the proper format

The controller appears to the rest of the system as simply an element on the input/output bus. It receives commands over the bus; these commands include information about the operation to be performed, the drive to be used, the size of the transfer and perhaps the starting address on the drive for the transfer and the starting address on some other system element, such as the random access memory unit of the host. The controller 60 converts all this command information into the necessary signals to effect the transfer between the appropriate drive and other system elements. During the transfer itself, the controller routes the data to or from the appropriate drive and to or from the input/output bus or 65 a memory bus.

Controllers have been constructed with varying levels of intelligence. Basically, the more intelligent the

controller, the less detailed the commands which the central processing unit must issue to it and the less dependent the controller is on the host CPU for step-bystep instructions. Typically, controllers communicate with a host CPU at least partially by means of an interrupt mechanism. That is, when one of a predetermined number of significant events occurs, the controller generates an interrupt request signal which the host sees a short time later; in response, the host stops what it is doing and conducts some dialogue with the controller to service the controller's operation. Every interrupt request signal generated by the controller gives rise to a delay in the operation of the central processor. It is an object of the present invention to reduce that delay by reducing the frequency and number of interrupt requests.

When an intelligent controller is employed, a further problem is to interlock or synchronize the operation of the processor in the controller with the operation of the processor in the host, so that in sending commands and responses back and forth, the proper sequence of operation is maintained, race conditions are avoided, etc. Normally this is accomplished by using a communications mechanism (i.e., bus) which is provided with a hardware interlock capability, so that each processor can prevent the other from transmitting out of turn or at the wrong time.

Modern controllers for secondary storage facilities are usually so-called "intelligent" devices, containing one or more processors of their own, allowing them to perform sophisticated tasks with some degree of independence. Sometimes, a processor and a controller will share a resource with another processor, such as the host's central processor unit. One resource which may be shared is a memory unit.

It is well known that when two independent processors share a common resource (such as a memory through which the processors and the processes they execute may communicate with each other), the operation of the two processors (i.e., the execution of processes or tasks by them) must be "interlocked" or "synchronized," so that in accessing the shared resource, a defined sequence of operations is maintained and socalled "race" conditions are avoided. That is, once a first processor starts using the shared resource, no other processor may be allowed to access that resource until the first processor has finished operating upon it. Operations which otherwise might have occurred concurrently must be constrained to take place seriatim, in sequence. Otherwise, information may be lost, a processor may act upon erroneous information, and system operation will be unreliable. To prevent this from happening, the communications mechanism (i.e., bus) which links together the processors and a shared resource typically is provided with a hardware "interlock" or synchronization capability, by means of which each processor is prevented from operating on the shared resource in other than a predefined sequence.

In the prior art, three interlock mechanisms are widely known for synchronizing processors within an operating system, to avoid race conditions. One author calls these mechanisms (1) the test-and-set instruction mechanism, (2) the wait and signal mechanism and (3) the P and V operations mechanism. S. Madnick and J. Donovan, *Operating Systems*, 4-5.2 at 251-55 (McGraw Hill, Inc., 1974). That text is hereby incorporated by reference for a description and discussion of

those mechanisms. Another author refers to three techniques for insuring correct synchronization when multiple processors communicate through a shared memory as (1) process synchronization by semaphores, (2) process synchronization by monitors and (3) process synchronization by monitors without mutual exclusion. C. Weitzman, Distributed Micro/Mini Computer Systems: Structure, Implementation and Application, 103-14 (Prentice Hall, Inc., 1980). That text is hereby incorporated by reference for a description and discus- 10 sion of those techniques. When applied to multiple processors which communicate with a shared resource by a bus, such mechanisms impose limitations on bus characteristics; they require, for example, that certain compound bus operations be indivisible, such as an opera- 15 tion which can both test and set a so-called "semaphore" or monitor without being interrupted while doing so. These become part of the bus description and specifications.

If the testing of a semaphore were done during one 20 bus cycle and the setting during a different bus cycle, two or more processors which want to use a shared resource might test its semaphore at nearly the same time. If the semaphore is not set, the processors all will see the shared resource as available. They will then try to access it; but only one can succeed in setting the semaphore and getting access; each of the other processors, though, having already tested and found the resource available, would go through the motions of setting the semaphore and reading or writing data without knowing it had not succeeded in setting the semaphore and accessing the resource. The data thus read will be erroneous and the data thus written could be lost.

Not all buses, though, are designed to allow imple-35 mentation of such indivisible operations, since some buses were not designed with the idea of connecting multiple processors via shared resources. Consequently, such buses are not or have not been provided with hardware interlock mechanisms.

When a bus does not have such a capability, resort frequently has been made to use of processor interrupts to control the secondary storage facility, or some combination of semaphores and interrupts (as in the Carnegie-Mellon University C.mpp multi-minicomputer sys- 45 tem described at pages 27-29 and 110-111 of the aboveidentified book by Weitzman), but those approaches have their drawbacks. If multiple processors on such a bus operate at different rates and have different operations to perform, at least one processor frequently may 50 have to wait for the other. This aggrevates the slowdown in processing already inherent in the use of interrupt control with a single processor.

A further characteristic of prior secondary storage facilities is that when a host initially connects to a con- 55 troller, it usually assumes, but cannot verify, that the controller is operating correctly.

Therefore, it is an object of this invention to improve the operation of a secondary storage facility including a controller and a drive.

A further object of this invention is to provide such a facility with an improved method for handling hostcontroller communications over a bus lacking a hardware interlock capability, whereby the processor in the host and controller can operate at different rates with 65 the port may be considered to be effectively integral minimal interrupts and avoidance of race conditions.

Another object of this invention is to provide a communications mechanism for operation between controller and host which permits the host to verify correct operation of the controller at the time of initialization.

Still another object of the invention is to provide a communications mechanism which minimizes the generation of host interrupts by the controller during peak input/output loads.

Still another object of this invention is to provide an interface between host and controller which allows for parallel operation of multiple devices attached to an individual controller, with full duplexing of operation initiation and completion signals.

### SUMMARY OF THE INVENTION

In accordance with this invention, the host-controller interconnection is accomplished through an interface which includes a set of data structures employing a dedicated communications region in host memory. This communications region is operated on by both the host and the peripheral controller in accordance with a set of rules discussed below. Basically, this interface has two layers: (1) a transport mechanism, which is the physical machinery for the bi-directional transmission of words and control signals between the host and the controller and (2) a port, which is both hardware for accomplishing exchanges via the transport mechanism and a process implementing a set of rules and procedures governing those exchanges. This port "resides" partly in the host and partly in the controller and has the purposes of facilitating the exchange of control messages (i.e., commands and responses) and verifying the correct operation of the transport mechanism.

Commands and responses are transmitted between the host and a peripheral controller as packets, over an input/output bus of the host, via transfers which do not require processor interruption. These transfers occur to and from the dedicated communication region in the host memory. The port polls this region for commands and the host polls it for responses. A portion of this communication region comprises a command (i.e., transmission) list and another portion comprises a response (i.e., receiving) list. An input/output operation begins when the host deposits a command in the command list. The operation is seen as complete when the corresponding response packet is removed by the host from the response list.

More specifically, the communications region of host memory consists of two sections: (1) a header section and (2) a variable-length section. The header section contains interrupt identification words. The variablelength section contains the response and command lists, organized into "rings". A "ring" is a group of memory locations which is addressable in rotational (i.e., modulo) sequence, such that when an incrementing counter (modulo-buffer-size) is used for addressing the buffer, the address of the last location is the sequence is followed next by the address of the first location. Each buffer entry, termed a descriptor, includes (1) an address where a command may be found for transmission or where a response is written, as appropriate, and (2) a so-called "ownership" byte (which in its most elementary form reduces to a sigle ownership bit) which is used by the processors to controll access to the entry.

Because of properties which will be outlined below, with the controller; all necessary connections between the host and peripheral can be established by the port-/controller when it is initialized.

The port can itself generate processor interrupts; this happens at the option of the host only when the command ring makes a transition from a full to a not-full condition or when the response ring makes the converse transition from empty to non-empty. Thus, the rings buffer the asynchronous occurrence of command and response packets, so that under favorable conditions long strings of commands, responses and exchanges can be passed without having to interrupt the host processor.

An input/output operation begins when the host deposits a command into the command list. The operation is seen as complete when the corresponding response is removed by the host from the response list. Only the host writes into the command ring (i.e., list) and only the controller writes into the response ring. The "ownership" bit for each ring entry is set to a first state by the processor which writes the ring entry and is cleared from that state by the other processor only after the command has been sent or the response read. In addition, after writing an entry, the same processor cannot alter it until the other processor has cleared that entry's ownership bit.

By organizing the command and response lists into rings and controlling their operation through a rigid sequential protocol which includes an ownership byte (or bit) for each ring entry and rules for setting and clearing the ownership byte, the host and controller processors are allowed to operate at their own rates and the need for a hardware bus interlock in avoided. This allows the system to utilize, for example, the UNIBUS communication interconnection of Digital Equipment Corp., Maynard, Mass., which is an exemplary bus lacking a hardware interlock feature.

These and other features, advantages and objects of the present invention will become more readily apparent from the following detailed description, which should be read in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWING

FIG. 1 is a conceptual block diagram of a system employing an architecture in which the present invention sees utility;

FIG. 2 is a basic block diagram of a data processing system in which the present invention may be employed;

FIG. 3A is a system block diagram of an illustrative embodiment of a data processing system utilizing the 50 interface of the present invention;

FIGS. 3B and 3C are diagrammatic illustrations of a ring 80D or 80E of FIG. 3A.

FIGS. 4A and 4B are elementary flow diagrams illustrating the sequence of events when the controller 55 wishes to send a response to the host;

FIG. 5 is an elementary flow diagram showing the sequence of events when the host issues a command to the controller;

FIG. 6 is a similar flow diagram showing the control-60 ler's action in response to the host's issuance of a command:

FIG. 7 is a diagrammatic illustration of the communications area of host memory, including the command and response rings;

FIG. 8 is a diagrammatic illustration of the formatted command and response descriptors which comprise the ring entries;

FIG. 9 is a diagrammatic illustration of the command and response message envelopes;

FIG. 10 is a diagrammatic illustration of a buffer description according to the present invention;

FIG. 11 is a diagrammatic illustration of the status and address (SA) register 38 of FIG. 3A;

FIGS. 12A-12D are flow charts of the port/controller initialization sequence according to this invention; and

FIG. 13 is a diagrammatic illustration of the "last fail" response packet of this invention.

# DETAILED DESCRIPTION OF AN ILLUSTRATIVE EMBODIMENT

The present invention sees particular utility in a data processing system having an architectural configuration designed to enhance development of future mass storage systems, at reduced cost. Such a system is shown in FIG. 1. In this system, a high level protocol (indicated 20 at 1A) is employed for communications between a host computer 1 and intelligent mass storage controller to. Such a high level protocol is intended to free the host from having to deal with peripheral device-dependent requirements (such as disk geometry and error recovery strategies). This is accomplished in part through the use of a communications hierarchy in which the host communicates with only one or two peripheral device "class" drivers, such as a driver 4 instead of a different I/O driver for each model of peripheral device. For example, there may be one driver for all disk class devices and another for all tape class devices.

Each class driver, in turn, communicates with a device controller (e.g., 2) through an interface mechanism 10. Much of the interface mechanism 10 is bus-specific.

35 Therfore, when it is desired to connect a new mass storage device to the system, there is no need to change the host's input/output processes or operating system, which are costly (in time, as well as money) to develop. Only the controller need be modified to any substantial 40 degree, which is far less expensive. And much of that cost can be averted if the controller and host are made self-adaptive to certain of the storage device's characteristics, as explained in the above-identified commonly assigned applications.

Device classes are determined by their storage and transfer characteristics. For example a so-called "disk class" is characterized by a fixed block length, individual block update capability, and random access. Similarly a so-called "tape class" is characterized by a variable block length, lack of block update capability, and sequential access. Thus, the terms "disk" and "tape" as used herein refer to devices with such characteristics, rather than to the physical form of the storage medium.

Within the framework of this discussion, a system comprises a plurality of subsystems interconnected by a communications mechanism (i.e. a bus and associated hardware). Each subsystem contains a port driver, (4 or 5) which interfaces the subsystem to the communications mechanism. The communications mechanism contains a port (8 or 9) for each subsystem; the port is simply that portion of the communications mechanism to which a port driver interfaces directly.

FIG. 1 illustrates an exemplary system comprising a host 1 and an intelligent mass storage controller 2. Host 1 includes a peripheral class driver 3 and a port driver 4. Controller 2, in turn, includes a counterpart port driver 5 and an associated high-level protocol server 2. A communications mechanism 7 connects the host to the

controller, and vice-versa. The communications mechanism includes a port (i.e., interface mechanism) (8,9) for each port driver.

The port drivers 4 and 5 provide a standard set of communications services to the processes within their 5 subsystems; port drivers cooperate with each other and with the communications mechanism to provide these services. In addition, the port drivers shield the physical characteristics of the communications mechanism from processes that use the communications services.

Class driver 3 is a process which executes within host 1. Typically, a host class I/O driver 3 communicates with a counterpart in the controller 2, called a high-level protocol server, 6.

The high-level protocol server 6 processes host com- 15 mands, passes commands to device-specific modules within the controller, and sends responses to host commands back to the issuing class driver.

In actual implementation, it is also possible for the functions of the controller-side port driver 5 and port 9 20 to be performed physically at the host side of the communications mechanism 7. This is shown in the example described below. Nevertheless, the diagram of FIG. 1 still explains the architectural concepts involved.

Note also that for purposes of the further explanation 25 which follows, it is generally unnecessary to distinguish between the port and its port driver. Therefore, unless the context indicates otherwise, when the word "port" is used below, it presumes and refers to the inclusion of a port driver, also.

Referring now to FIG. 2, there is shown a system level block diagram of a data processing system utilizing the present invention. A host computer 1 (including an interface mechanism 10) employs a secondary storage subsystem 20 comprising a controller 30, a disk 35 drive 40 and a controller-drive interconnection cable 50. The host 1 communicates with the secondary storage subsystem 20 over an input/output bus 60.

FIG. 3A expands the system definition to further explain the structure of the host 1, controller 30 and 40 their interface. As illustrated there, the host 1 comprises four primary subunits: a central processor unit (CPU) 70, a main memory 80, a system bus 90 and a bus adapter 110.

A portion 80A of memory 80 is dedicated to service 45 as a communications region for accessing the remainder of memory 80. As shown in FIG. 3A, communications area 80A comprises four sub-regions, or areas. Areas 80B and 80C together form the above-indicated header section of the communications area. Area 80B is used 50 for implementing the bus adapter purge function and area 80C holds the ring transition interrupt indicators used by the port. The variable-length section of the communications region comprises the response list area 80D and the command list area 80E. The lists in areas 55 80D and 80E are organized into rings. Each entry, in each ring, in turn, contains a descriptor (see FIG. 10) pointing to a memory area of sufficient size to accommodate a command or response message packet of predetermined maximum length, in bytes.

Host 1 may, for example, be a Model VAX-11/780 or PDP 11 computer system, marketed by Digital Equipment Corporation of Maynard, Mass.

System bus 90 is a bi-directional information path and communications protocol for data exchange between 65 the CPU 70, memory 80 and other host elements which are not shown (so as not to detract from the clarity of this explanation). The system bus provides checked

parallel information exchanges synchronous with a common system clock. A bus adapter 110 translates and transfers signals between the system bus 90 and the host's input/output (I/O) bus 60. For example, the I/O bus 60 may be the UNIBUS I/O connection, the system bus may be the syncronous backlane interconnection (SBI) of the VAX-11/780 computer, and the bus adapter 110 may be the Model DW780 UNIBUS Adapter, all Digital Equipment Corporation products.

Controller 30 includes several elements which are used specifically for communicating with the host 1. There are pointers 32 and 34, a command buffer 36 and a pair of registers, 37 and 38. Pointers 32 and 34 keep track of the current host command ring entry and the host response ring entry, respectively. Command buffers 36 provide temporary storage for commands awaiting processing by the controller and a pair of registers 37 and 38. Register 37, termed the "IP" register, is used for initialization and polling. Register 38, termed the "SA" register, is used for storing status and address information.

A processor 31 is the "heart" of the controller 30; it executes commands from buffer 36 and does all the housekeeping to keep communications flowing between the host 1 and the drive 40.

The physical realization of the transport mechanism includes the UNIBUS interconnection (or a suitable counterpart) 60, system bus 90 and any association host and/or controller-based logic for adapting to same, including memory-bus interface 82, bus adapter 110, and bus-controller interface 120.

The operation of the rings may be better understood by referring to FIGS. 3B and 3C, where an exemplary four entry ring 130 is depicted. This ring may be either a command ring or a response ring, since only their application differs. Assume the ring 130 has been operating for some time and we have started to observe it at an arbitrarily selected moment, indicated in FIG. 3B. There are four ring entry positions 132-138, with consecutive addresses RB, RB+1, RB+4, respectively. Each ring entry has associated with it an ownership bit (133, 135, 137, 139) which is used to indicate its status. A write pointer (WP), 142, points to the most recent write entry; correspondingly, a read pointer (RP), 144, points to the most recent read entry. In, FIG. 3B, it will be seen that entry 138 has been read, as indicated by the position of RP 144 and the state of ownership bit 139. By convention, the ownership bit is set to 1 when a location has been filled (i.e., written) and to 0 when it has been emptied (i.e., read). The next entry to be read is 132. Its ownership bit 133 is set to 1, indicating that it already has been written. Once entry 132 is read, its ownership bit is cleared, to 0, as indicated in FIG. 3C. This completely empties the ring 130. The next entry 134 cannot be read until it is written and the state of ownership bit 135 is changed. Nor can entry 132 be re-read accidentally, since its ownership bit has been cleared, indicating that it already has been read.

Having thus provided a block diagram explanation of the invention, further understanding of this interface will require a brief digression to explain packet communications over the system.

The port is a communications mechanism in which communications take place between pairs of processes resident in separate subsystems. (As used herein, the term "subsystems" include the host computers and device controllers; the corresponding processes are host-

resident class drivers and controller-resident protocol servers.)

Communications between the pair of processes take place over a "connection" which is a soft communications path through the port; a single port typically will 5 implement several connections concurrently. Once a connection has been established, the following three services are available across that connection: (1) sequential message; (2) datagram; and (3) block data trans-

When a connection is terminated, all outstanding communications on that connection are discarded; that is, the receiver "throws away" all unacknowledge messages and the sender "forgets" that such messages have

The implementation of this communications scheme on the UNIBUS interconnection 60 has the following characteristics: (1) communications are always point-topoint between exactly two subsystems, one of which is always the host; (2) the port need not be aware of map- 20 ping or memory management, since buffers are identified with a UNIBUS address and are contiguous within the virtual buss address space; and (3) the host need never directly initiate a block data transfer.

The port effectively is integral with the controller, 25 even though not full localized there. This result happens by virtue of the point-to-point property and the fact that the device controller knows the class of device (e.g., disk drive) which it controls; all necessary connections, therefore, can be established by the port/controller 30 when it is initialized.

The Sequential Message service guarantees that all messages sent over a given connection are transmitted sequentially in the order originated, duplicate-free, and that they are delivered. That is, messages are received 35 by the receiving process in the exact order in which the sending process queued them for transmission. If these guarantees cease to be met, or if a message cannot be delivered for any reason, the port enters the so-called "fatal error" state (described below) and all port con- 40 out. nections are terminated.

The Datagram service does not quarantee reception, sequential reception of duplicate-free reception of datagrams, though the probability of failure may be required to be very low. The port itself can never be the cause of 45 such failures; thus, if the using processes do make such guarantees for datagrams, then the datagram service over the port becomes equivalent to the Sequential Message service.

between named buffers in host memory and a peripheral device controller. In order to allow the port to be unaware of mapping or memory management, the "Name" of a buffer is merely the bus address of the first byte of the buffer. Since the host never directly initiates 55 a block data transfer, there is no need for the host to be aware of controller buffering.

Since the communicating processes are asynchronous, flow control is needed if a sending process is to be prevented from producing congestion or deadlock in a 60 receiving process (i.e., by sending messages more quickly than the receiver can capture them). Flow control simply guarantees that the receiving process has buffers in which to place incoming messages; if all such buffers are full, the sending process is forced to defer 65 a bus adapter purge in response to a port-initiated purge transmission until the condition changes. Datagram service does not use flow control. Consequently, if the receiving process does not have an available buffer, the

datagram is either processed immediately or discarded, which possibility explicitly is permitted by the rules of that service. By contrast, the Sequential Message service does use flow control. Each potential receiving process reserves, or pre-allocates, some number of buffers into which messages may be received over its connection. This number is therefore the maximum number of messages which the sender may have outstanding and unprocessed at the receiver, and it is communicated to 10 the sender by the receiver in the form of a "credit" for the connection. When a sender has used up its available credit, it must wait for the receiver to empty and make available one of its buffers. The message credits machinery for the port of the present invention is described in 15 detail below.

The host-resident driver and the controller provides transport mechanism control facilities for dealing with: (1) transmission of commands and responses; (2) sequential delivery of commands; (3) asynchronous commication; (4) unsolicited responses; (5) full duplex communication; and (6) port failure recovery. That is, commands, their responses and unsolicited "responses" (i.e., controller-to-host messages) which are not responsive to a command may occur at any time; full duplex communication is necessary to handle the bi-directional flow without introducing the delays and further buffering needs which would be associated with simplex communications. It is axiomatic that the host issues commands in some sequence. They must be fetched by the controller in the order in which they were queued to the transport mechanism, even if not executed in that sequence. Responses, however, do not necessarily occur in the same order as the initiating commands; and unsolicited messages can occur at any time. Therefore, asynchronous communications are used in order to allow a response or controller-to-host message to be sent whenever it is ready. Finally, as to port failure recovery, the host's port driver places a timer on the port, and reinitializes the port in the event the port times

This machinery must allow repeated access to the same host memory location, whether for reads, writes, or any mixture of the two.

The SA and IP registers (37 and 38) are in the I/O page of the host address space, but in controller hardware. They are used for controlling a number of facets of port operation. These registers are always read as words. The register pair begins on a longword boundary. Both have predefined addresses. The IP register The Block Data Transfer service is used to move data 50 has two functions: first, when written with any value, it causes a "hard" initialization of the port and the device controller; second, when read while the port is operating, it causes the controller to initiate polling of the command ring, as discussed below. The SA register 38 has four functions: first, when read by the host during initialization, it communicates data and error information relating to the initialization process; second, when written by the host during initialization, it communicates certain host-specific parameters to the port; third, when read by the host during normal operation, it communicates status information including port- and controller-detected fatal errors; and fourth, when zeroed by the host during initialization and normal operation, it signals the port that the host has successfully completed request.

> The port driver in the host's operating system examines the SA register regularly to verify normal port-

/controller operation. A self-detected port/controller fatal error is reported in the SA register as discussed below.

Transmission of Commands and Responses-Overview

When the controller desires to send a response to the host, a several step operational sequence takes place. This sequence is illustrated in FIGS. 4A and 4B. Initially, the controller looks at the current entry in the response ring indicated by the response ring pointer 34 10 and determines whether that entry is available to it (by using the "ownership" bit). (Step 202.) If not, the controller continues to monitor the status of the current entry until it becomes available. Once the controller has access to the current ring entry, it writes the response 15 into a response buffer in host memory, pointed to by that ring entry, and indicates that the host now "owns' that ring entry by clearing and "Ownership" bit; it also sets a "FLAG" bit, the function of which is discussed below. (Step 204.)

Next, the port determines whether the ring has gone from an empty to a non-empty transition (step 206); if so, a potentially interruptable condition has occurred. Before an interrupt request is generated, however, the port checks to ensure that the "FLAG" bit is a 1 (step 25 208); an interrupt request is signalled only on an affirmative indication (Step 210).

Upon receipt of the interrupt request, the host, when it is able to service the interrupt, looks at the current entry in the response ring and determines whether it is 30 "owned" by the host or controller (i.e., whether it has yet been read by that host). (Step 212.) If it is owned by the controller, the interrupt request is dismissed as spurious. Otherwise, the interrupt request is treated as valid, so the host processes the response (Step 214) and 35 then updates its ring pointer (Step 216).

Similar actions take place when the host wants to send a command, as indicated in FIG. 5. To start the sequence, the host looks at the current command ring entry and determines whether that ring entry is owned 40 by the host or controller. (Step 218.) If it is owned by the controller, the host starts a timer (Step 220.) (provided that is the first time it is looking at that ring entry), if the timer is not stopped (by the command ring entry becoming available to the host) and is allowed to 45 time out, a failure is indicated; the port is the reinitialized. (Step 222.) If the host owns the ring entry, however, it puts the packet address of the command in the current ring entry. (Step 224.) If a command ring transfer interrupt is desired (step 226), the FLAG bit is 50 set = 1 to so indicate (step 228). The host then sets the "ownership" bit = 1 the ring entry to indicate that there is a command in that ring entry to be acted upon. (Step 230.) The port is then told to "poll" the ring (i.e., the the port as a notification that the ring contains one or more commands awaiting transmission; in response, the port steps through the ring entries one by one until all entries awaiting transmission have been sent. (Step 232.)

The host next determines whether it has additional 60 commands to send. (Step 233.) If so, the process is repeated; otherwise, it is terminated.

In responding to the issuance of a command (see FIG. 6), the port first detects the instruction to poll (i.e., the read operation to the IP register). (Step 234.) Upon 65 detecting that signal, the port must determine whether there is a buffer available to receive a command. (Step 236.) It waits until the buffer is available and then reads

the current ring entry to determine whether that ring entry is owned by the port or host. (Step 238.) If owned by the port, the command packet is read into a buffer. (Step 240.) The FLAG bit is then set and the "ownership" bit in the ring entry is changed to indicate host ownership. (Step 242.) If not owned by the port, polling terminates.

A test is then performed for interrupt generation. First the port determines whether the command ring has undergone a full to not-full transition. (Step 244.) If so, the port next determines whether the host had the FLAG bit set. (Step 246.) If the FLAG bit was set, an interrupt request is generated. (Step 248.) The ring pointer is then incremented. (Step 250.)

Response packets continue to be removed after the one causing an interrupt and, likewise, command packets continue to be removed by the port after a poll.

#### The Communications Area

The communications area is aligned on a 16-bit word boundary whose layout is shown in FIG. 7. Addresses for the words of the rings are identified relative to a "ringbase" address 252. The words in regions 80B, 80C whose addresses are ringbase-3, ringbase-2 and ringbase-1 (hereinafter designated by the shorthand [ringbase-3], etc., where the brackets should be read as the location "whose address is") are used as indicators which are set to zero by the host and which are set non-zero by the port when the port interrupts the host, to indicate the reason for the interrupt. Word [ringbase-3] indicates whether the port is requesting a bus adapter purge; the non-zero value is the adapter channel number contained in the high-order byte 254 and derived from the triggering command. (The host responds by performing the purge. Purge completion is signalled by writing zeros to the SA register).

Word 256 [ringbase-2] signals that the command queue has transitioned from full to not-full. Its non-zero value is predetermined, such as one. Similarly, word 258 [ringbase-19 indicates that the response queue has transitioned from empty to not-empty. Its non-zero value also is predetermined (e.g., one).

Each of the command and response lists is organized into a ring whose entries are 32-bit descriptors. Therefore, for each list, after the last location in the list has been addressed, the next location in sequence to be addressed is the first location in the list. That is, each list may be addressed by a modulo-N counter, where N is the number of entries in the ring. The length of each ring is determined by the relative speeds with which the host and the port/controller generate and process messages; it is unrelated to the controller command limit. At initialization time, the host sets the ring lenghts.

Each ring entry, or formatted descriptor, has the host reads the IP register, which action is interpreted by 55 layout indicated in FIG. 8. In the low-order 16-bit (260), the least significant bit, 262, is zero; that is, the envelope address [text+0] is word-aligned. The remaining loworder bits are unspecified and vary with the data. In the high-order portion 264 of the descriptor, the letter "U" in bits 266 and 268 represent a bit in the high-order portion of an 18-bit UNIBUS (or other bus) address. Bits 270-276, labelled "Q", are available for extending the high-order bus address; they are zero for UNIBUS systems. The most significant bit, 278, contains the "ownership" bit ("0") referred to above; it indicates whether the descriptor is owned by the host (0=1), and acts as an interlock protecting the descriptor against premature access by either the host or the port. The

next lower bit, 280, is a "FLAG" bit (labelled "F") whose meaning varies depending on the state of the descriptor. When the port returns a descriptor to the host, it sets F=1, indicating that the descriptor is full and points to response. On the other hand, when the 5 controller acquires a descriptor from the host, F=1 indicates that the host wants a ring transition interrupt due to this slot. It assumes that transition interrupts were enabled during initialization and that this particular slot triggers the ring transition. F=0 means that the 10 host does not want a transition host interrupt, even if interrupts were enabled during initialization. The port always sets F=1 when returning a descriptor to the host; therefore, a host desiring to override ring transition interrupts must always clear the FLAG bit when 15 passing ownership of a descriptor to the port.

#### Message Envelopes

As stated above, messages are sent as packets, with an envelope address pointing to word [text+0] of a 16-bit, 20 word-aligned message envelope formatted as shown in FIG. 9.

The MSG LENGTH field 282 indicates the length of the message text, in bytes. For commands, the length equals the size of the command, starting with [text+0]. 25 For responses, the host sets the length equal to the size of the response buffer, in bytes, starting with [text+0]. By design, the minimum acceptable size is 60 bytes of message text (i.e., 64 bytes overall).

The message length field 282 is read by the port before the actual transmission of a response. The port may
wish to send a response longer than the host can accept,
as indicated by the message length field. In that event, it
will have to break up the message into a plurality of
packets of acceptable size. Therefore, having read the 35
message length field, the controller then sends a response whose length is either the host-specified message
length or the length of the controller's response, if
smaller. The resulting value is set into the message
length field and sent to the host with the message length field and sent to the host with the message 40
packet. Therefore, the host must re-initialize the value
of that field for each proposed response.

The message text is contained in bytes 284a-284m, labelled MBj. The "connection id" field 286 identifies the connection serving as source of, or destination for, 45 the message in question. The "credits" field 288 gives the credit value associated with the message, which is discussed more fully below. The "msgtyp" field 290 indicates the message type. For example, a zero may be used to indicate a sequential message, wherein the credits and message length fields are valid. A one may indicate a datagram, wherein the credits field must be zero, but message length is valid. Similarly, a two may indicate a credit notification, with the credits field valid and the message length field zero.

### Message Credits

A credit-based message limit mechanism is employed for command and response flow control. The credits field 288 of the message envelope supports credit-60 accounting algorithm. The controller 30 has a buffer 36 for holding up to M commands awaiting execution. In its first response, the controller will return in the credits field the number, M, of commands its buffer can hold. This number is one more than the controller's accep-65 tance limit for non-immediate commands; the "extra" slot is provided to allow the host always to be able to issue an immediate-class command. If the credit account

14

has a value of one, then the class driver may issue only an immediate-type command. If the account balance is zero, the class driver may not issue any commands at all.

The class driver remembers the number M in its "credit account". Each time the class driver queues a command, it decrements the credit account balance by one. Conversely, each time the class driver receives a response, it increments the credit account balance by the value contained in the credits field of that response. For unsolicited responses, this value will be zero, since no command was executed to evoke the response; for solicited responses, it normally will be one, since one command generally gives one to one response.

For a controller having M greater than 15, responses beyond the first will have credits greater than one, allowing the controller to "walk" the class driver's credit balance up to the correct value. For a well-behaved class driver, enlarging the command ring beyond the value M+1 provides no performance benefits; in this situation command ring transition interrupts will not occur since the class driver will never fill the command ring.

# The Ownership Bit

The ownership bit 278 in each ring entry is like the flag on an old-fashioned mailbox. The postman raised the flag to indicate that a letter had been put in the box. When the box was emptied, the owner would lower the flag. Similarly, the ownership bit indicates that a message has been deposited in a ring entry, and whether or not the ring entry (i.e., mailbox) has been emptied. Once a message is written to a ring entry, that message must be emptied before a second message can be written over the first.

For a command descriptor, the ownership bit "0" is changed from zero to one when the host has filled the descriptor and is releasing it to the port. Conversely, once the port has emptied the command descriptor and is returning the empty slot to the host, the ownership bit is changed from one to zero. That is, to send a command the host sets the ownership bit to one; the port clears it when the command has been received, and returns the empty slot to the host.

To guarantee that the port/controller sees each command in a timely fashion, whenever the host inserts a command in the command ring, it must read the IP register. This forces the port to poll if it was not already polling.

For a response descriptor, when the ownership bit 0 undergoes a transition from one to zero, that means that the port has filled the descriptor and is releasing it to the host. The reverse transition means that the host has emptied the response descriptor and is returning the 55 empty slot to the port. Thus, to send a response the port clears the ownership bit, while and the host sets it when the response has been received, and returns the empty slot to the port.

Just as the port must poll for commands, the host must poll for responses, particularly because of the possibility of unsolicited responses.

#### Interrupts

field the number, M, of commands its buffer can hold. This number is one more than the controller's acceptance limit for non-immediate commands; the "extra" abled) suitably during initialization and one of the following three conditions has been met: (1) the message was a command with flag 280 equal to one (i.e., F = 1),

and the fetching of the command by the port caused the command ring to undergo a transition from full to notfull; (2) if the message was a response with F=1 and the depositing of the message by the port caused the response ring to make a transition from empty to notempty; or (3) the port is interfaced to the host via a bus adapter and a command required the port/controller to re-access a given location during data transfer. (The latter interrupt means that the port/controller is requesting the host to purge the indicated channel of the 10 register 38 to signal completion. bus adapter.)

# Port Polling

The reading of the IP register by the host causes the port/controller to poll for commands. The port/con- 15 troller begins reading commands out of host memory; if the controller has an internal command buffering capability, it will write commands into the buffer if they can't be executed immediately. The port continues to poll for full command slots until the command ring is 20 found to be empty, at which time it will cease polling. The port will resume polling either when the controller delivers a response to the host, or when the host reads the IP register.

Correspondingly, response polling for empty slots 25 continues until all commands buffered within the controller have been completed and the associated responses have been sent to the host.

#### Host Polling

Since unsolicited responses are possible, the host cannot cease polling for responses when all outstanding commands have been acknowledged, though. If it did, an accumulation of unsolicited messages would first saturate the response ring and then any controller inter- 35 nal message buffers, blocking the controller and preventing it from processing additional commands. Thus, the host must at least occassionally scan the response ring, even when not expecting a response. One way to accomplish this is by using the ring transition interrupt 40 facility described above; the host also should remove in sequence from the response ring as many responses as it finds there.

# **Data Transmission**

Data transmission details are controller-dependent. There are certain generic characteristics, however.

Data transfer commands are assumed to contain buffer descriptors and byte or word counts. The buffers serve as sources or sinks for the actual data transfers, 50 or controller. Some of these may also arise while the which are effected by the port as non-processor (NPR or DMA) transfers under command-derived count control to or from the specified buffers. A buffer descriptor begins at the first word allocated for this purpose in the formats of higher-level commands. When used with the 55 10-0. UNIBUS interconnection, the port employs a twoword buffer descriptor format as illustrated in FIG. 10. As shown wherein, the bits in the low-order buffer address 292 are message-dependent. The bits labelled "U" (294, 296) in the high-order portion 298 of the 60 buffer descriptor are the high-order bits of an 18-bit UNIBUS address. The bits 300-306, labelled "Q", are usable as an extension to the high-order UNIBUS address, and are zero for UNIBUS systems.

Repeated access to host memory locations must be 65 allowed for both read and write operations, in random sequence, if the interfaces are to support higher-level protocol functions such as transfer restarts, compares,

and so forth. In systems with buffered bus adapters, which require a rigid sequencing this necessitates purging of the relevant adapter channel prior to changing from read to write, or vice versa, and prior to breaking an addressing sequence. Active cooperation of the host CPU is required for this action. The port signals its desire for an adapter channel purge, as indicated above under the heading "The Communications Area". The host performs the purge and writes zeroes to the SA

# Transmission Errors

Four classes of transmission errors have been considered in the design of this interface: (1) failure to become bus master; (2) failure to become interrupt master; (3) bus data timeout error; and (4) bus parity error.

When the port (controller) attempts to access host memory, it must first become the "master" of bus 60. To deal cleanly with the possibility of this exercise failing, the port sets up a corresponding "last fail" response packet (see below) before actually requesting bus access. Bus access is then requested and if the port timer expires, the host will reinitialize the port/controller. The port will then report the error via the "last fail" response packet (assuming such packets were eneable during the reinitialization).

A failure to become interrupt master occurs whenever the port attempts to interrupt the host and an acknowledgement is not forthcoming. It is treated and reported the same as a failure to become bus master, although the contents of its last fail response will, of course, be different.

Bus data timeout errors involve failure to complete the transfer of control or data messages. If the controller retires a transfer after it has failed once, and a second try also fails, then action is taken responsive to the detection of a persistent error. If the unsuccessful operation was a control transfer, the port writes a failure code into the SA register and then terminates the connection with the host. Naturally, the controller will have to be reinitialized. On the other hand, if the unsuccessful operation was a data transfer, the port/controller stays online to the host and the failure is reported to the host in the response packet for the involved operation. Bus 45 parity errors are handled the same as bus data timeout

## Fatal Errors

Various fatal errors may be self-detected by the port controller is operating its attached peripheral device(s). In the event of a fatal error, the port sets in the SA register a one in its most significant bit, to indicate the existence of a fatal error, and a fatal error code in bits

# Interrupt Generation Rate

Under steady state conditions, at most one ring interrupt will be generated for each operation (i.e., command or response transmission). Under conditions of low I/O rate, this will be due to response ring transitions from empty to not-empty; with high I/O rate, it will be due to command ring transitions from full to not-full. If the operation rate fluctuates considerably, the ratio of interrupts to operations can be caused to decline from one-to-one. For example, an initially low but rising operation rate will eventually cause both the command and response rings to be partially occupied, at

which point interrupts will cease and will not resume until the command ring fills and begins to make full to not-full transitions. This point can be staved off by increasing the permissible depth of the command ring. Generally, the permissible depth of the response ring will have to be increased also, since saturation of the response ring will eventually cause the controller to be unwilling to fetch additional commands. At that point, the command queue will saturate and each fetch will generate an interrupt.

Moreover, a full condition in either ring implies that the source of that ring's entries is temporarily choked off. Consequently, ring sizes should be large enough to keep the incidence of full rings small. For the command ring, the optimal size depends on the latency in the 15 polling of the ring by the controller. For the response ring, the optimal size is a function of the latency in the ring-emptying software.

#### Initialization

A special initialization procedure serves to (1) identify the parameters of the host-resident communications region to the port; (2) provide a confidence check on port/controller integrity; and (3) bring the port/controller online to the host.

The initialization process starts with a "hard" initialization during which the port/controller runs some preliminary diagnostics. Upon successful completion of those diagnostics, there is a four step procedure which lengths of the rings, whether initialization interrupts are to be armed (i.e., enabled) and the address(es) of the interrupt vector(s). The port/controller then runs a complete internal integrity check and signals either success or failure. Second, the controller echos the ring 35 lengths, and the host sends the low-order portion of the ringbase address and indicates whether the host is one which requires purge interrupts. Third, the controller sends an echo of the interrupt vector address(es) and the initialization interrupt arming signal. The host then 40 enabled. replies with the high-order portion of the ringbase address, along with a signal which conditionally triggers an immediate test of the polling and adapter purge functions of the port. Fourth, the port tests the ability of the input/output bus to perform nonprocessor (NPR) trans- 45 fers. If successful, the port zeroes the entire communications area and signals the host that initialization is complete. The port then awaits a signal from the host that the controller should begin normal operation.

At each step, the port informs the host of either suc- 50 cess or failure. Success leads to the next initialization step and failure causes a restart of the initialization sequence. The echoing of information to the host is used to check all bit positions in the transport mechanism and the IP and SA registers.

The SA register is heavily used during initialization. The detailed format and meaning of its contents depend on the initialization step involved and whether information is being read from or written into the register. When being read, certain aspects of the SA format are 60 reads the SA register. (Step 334.) It then responds by constant and apply to all steps. This constant SA read format is indicated in FIG. 11. As seen there, the meaning of bits 15-11 of SA register 38 is constant but the interpretation of bits 10-0 varies. The S4-S1 bits, 316-310, are set separately by the port to indicate the 65 initialization step number which the port is ready to perform or is performing. The S1 bit 310 is set for initialization step 1; the S2 bit 312, for initialization step 2,

etc. If the host detects more than one of the S1-S4 bits 316-310 set at any time, it restarts the initialization of the port/controller; the second time this happens, the port-/controller is presumed to be malfunctioning. The SA register's most significant bit 318, labelled ER, normally is zero; if it takes on the value of 1, then either a port-/controllerbased diagnostic test has failed, or there has been a fatal error. In the event of such a failure or error, bits 10-0 comprise a field 320 into which an error code 10 is written; the error code may be either port-generic or controller-dependent. Consequently, the host can determine not only the nature of an error but also the step of the initialization during which it occurred. If no step bit is set but ER = 1, a fatal error was detected during hard initialization, prior to the start of initialization step 1.

The occurrence of an initialization error causes the port driver to retry the initialization sequence at least once.

Reference will now be made to FIGS. 12A-12D, 20 wherein the details of the initialization process are illustrated.

The host begins the initialization sequence either by performing a hard initialization of the controller (this is done either by issuing a bus initialization (INIT) command (Step 322) or by writing zeroes to the IP register. The port guarantees that the host reads zeroes in the SA register on the next bus cycle. The controller, upon sensing the initialization order, runs a predetermined set of diagnostic routines intended to ensure the minimum takes place. First, the host tells the controller the 30 integrity necessary to rely on the rest of the sequence. (Step 324.) Initialization then sequences through the four above-listed steps.

At the beginning of each initialization step n, the port clears bit  $S_{n-1}$  before setting bit  $S_n$ ; thus, the host will never see bits  $S_{n-1}$  and  $S_n$  set simultaneously. From the viewpoint of the host, step n begins when reading the SA register results in the transition of bit  $S_n$  from 0 to 1. Each step ends when the next step begins, and an interrupt may accompany the step change if interrupts are

Each of initialization steps 1-3 is timed and if any of those steps fails to complete within the alloted time, that situation is treated as a host-detected fatal error. By contrast, there is no explicit signal for the completion of initialization step 4; rather, the host observes either that controller operation has begun or that a higher-level protocol-dependent timer has expired.

The controller starts initialization step 1 by writing to the SA register 38 the pattern indicated in FIG. 12A. (Step 326.) Bits 338-332 are controller-dependent. The 'NV" bit, 332, indicates whether the port supports a host-settable interrupt vector address; a bit value of 1 provides a negative answer. The "QB" bit, 330, indicates whether the port supports a 22-bit host bus address; a 1 indicates an affirmative answer. The "DI", bit 328, indicates whether the port implements enhanced diagnostics, such as wrap-around, purge and poll test; an affirmative answer is indicated by a bit value of 1.

The host senses the setting of bit 310, the S1 bit, and writing into the SA register the pattern shown in step 336. The most significant bit 338 in the SA register 38 is set to a 1, to guarantee that the port does not interpret the pattern as a host "adapter purge ccomplete" response (after a spontaneous reinitialization). The WR bit, 340, indicates whether the port should enter a diagnostic wrap mode wherein it will echo messages sent to it; a bit value of 1 will cause the port to enter that mode.

The port will ignore the WR bit if DI = 0 at the beginning of initialization step 1. Field 342, commprising bits 13-11 and labelled "C RNG LNG," indicates the number of entries or slots in the command ring, expressed as a power of 2. Similarily, field 344, comprising bits 10-8 and labelled "R RNG LNG", represents the number of response ring slots, also expressed as a power of 2. Bit 346, the number 7 bit in the register, labelled "IE", indicates whether the host is arming interrupts at the completion of each of steps 1-3. An affirmative answer 10 is indicated by a 1. Finally, field 348, comprising register bits 6-0, labelled "INT Vector", contains the address of the vector to which all interrupts will be directed, divided by 4. If this address is 0, then port interrupts will not be generated under any circumstances. If this field is non-zero the controller will generate initialization interrupts (if IE is set) and purge interrupts (if PI is set), and ring transition interrupts depending on the FLAG bit setting of the ring entry causing the transition.

The port/controller reads the SA register after it has been written by the host and then begins to run its full integrity check diagnostics; when finished, it conditionally interrupts the host as described above. (Step 350.)

This completes step 1 of the initalization process. 25 Next, the controller writes a pattern to the SA register as indicated in FIG. 12B. (Step 352.) As shown there, bits 7-0 of the SA register echo bits 15-8 in step 336. The response and command ring lengths are echoed in fields 354 and 356, respectively; bit 358 echoes the host's WR 30 bit and bit 360 echoes the host's bit 15. The port type is indicated in field 362, register bits 10-8, and bit 12 is set to a 1 to indicate the beginning of step 2.

The host reads the SA register and validates the echo when it sees bit \$2 change state. (Step 364.) If every- 35 thing matches up, the host then responds by writing into the SA register the pattern indicated in step 366. Field 368, comprising SA register bits 15-1, labelled "ringbase lo addres", represents the low-order portion of the address of the word [ringbase+0] in the communications 40 area. While this is a 16-bit byte address, its lowest order bit is 0, implicitly. The lowest order bit of the SA register, 370, indicated as "PI", when set equal to 1, means that the host is requesting adapter purge interrupts.

The controller reads the low ringbase address (Step 45 372) and then writes into the SA register the pattern indicated in step 374, which starts initialization step 3 by causing bit 376, the S3 bit, to undergo a transition from 0 to 1. The interrupt vector field 348 and interrupt enabling bit 346 from step 336 are echoed in SA register 50 interrupt request. Instead, if interrupts were enabled, bits 7-0.

Next, the host reads the SA register and validates the echo; if the echo did not operate properly, an error is signalled. (Step 378). Assuming the echo was valid, the host then writes to the SA register the pattern indicated 55 in step 380. Bit 382, the most significant bit, labelled "PP", is written with an indication of whether the host is requesting execution of "purge" and "poll" tests (described elsewhere); an affirmative answer is signaled by a 1. The port will ignore the PP bit if the DI bit 328 was 60 zero at the beginning of step 1. The "ringbase hi address" field 384, comprising SA register bits 14-0, is the high-order portion of the address [ringbase +0].

The port then reads the SA register; if the PP bit has been set, the port writes zeroes into the SA register, to 65 signal its readiness for the test. (Step 386.) The host detects that action and itself writes zeroes (or anything else) to the SA register, to simulate a "purge com-

pleted" host action. (Step 388.) After the port verifies that the host has written to the SA register (Step 390.), the host reads, and then disregards, the IP register. (Step 392.) This simulates a "start polling" command from the host to the port. The port verifies that the IP register was read, step 394, before the sequence continues. The host is given a predetermined time from the time the SA register was first written during initialization step 3 within which to complete these actions. (Step 396) If it fails to do so, initialization stops. The host may then restart the initialization sequence from the beginning.

Upon successful completion of intialization step 3, the transition to intialization step 4 is effectuated when the 15 controller writes to the SA register the pattern indicated in step 398. Field 400, comprising bits 7-0 of the SA register, contains the version number of the port-/controller microcode. In a microprogrammed controller, the functionality of the controller can be altered by 20 changing the programming. It is therefore important that the functionality of the host and controller be compatible. The system designer can equip the host with the ability to recognize which versions of the controller microcode are compatible with the host and which are not. Therefore, the host checks the controller microcode version in field 400 and confirms that the level of functionality is appropriate to that particular host. (Step 402.) The host responds by writing into the SA register the pattern indicated in step 404. It is read by the controller in step 405 and 406 and the operational microcode is then started.

The "burst" field in bits 7-2 of the SA register is one less than the maximum number of longwords the host is willing to allow per NPR (nonprocessor involved) transfer. The port uses a default burst count if this field is zero. The values of both the default and the maximum the port will accept are controller-dependent. If the "LF" bit 408 is set equal to 1, that indicates that the host wants a "last fail" response packet when initialization is completed. The state of the LF bit 408 does not have any effect on the enabling/disabling of unsolicited responses. The meaning of "last fail" is explained below. The "GO" bit 410 indicates whether the controller should enter its functional microcode as soon as initialization completes. If GO=0, when initialization completes, the port will continue to read the SA register until the host forces bit 0 of that register to make the transition from 0 to 1.

At the end of initialization step 4, there is no explicit the next interrupt will be due to a ring transition or to an adapter purge request.

#### Diagnostic Wrap Mode

Diagnostic Wrap Mode (DWM) provides host-based diagnostics with the means for the lowest levels of hostcontroller communication via the port. In DWM, the port attempts to echo in the SA register 38 any data written to that register by the host. DWM is a special path through initialization step 1; initialization steps 2-4 are suppressed and the port/controller is left disconnected from the host. A hard initialization terminates DWM and, if the results of DWM are satisfactory, it is then bypassed on the next initialization sequence.

# Last Fail

"Last fail" is the name given to a unique response packet which is sent if the port/controller detected an error during a previous "run" and the LF bit 405 was set in step 404 of the current initialization sequence. It is sent when initialization completes. The format of this packet is indicated in FIG. 3. The packet starts with 64 bits of zeros in a pair of 32 bit words 420. Next there is 5 a 32 bit word 422 consisting of a lower-order byte 422A and a higher-order byte 422B, each of which has a unique numerical contents. Word 422 is followed by a double word 424 which contains a controller identifier. The packet is concluded by a single word 426. The 10 higher-order byte 426A of word 426 contains an error code. The lower half of word 426 is broken into a pair of 8 bit fields 426B and 426C. Field 426B contains the controller's hardware revision number. Field 426C contains the controller's software, firmware or microcode revision number.

Submitted as Appendix A hereto is a listing of a disk class and port driver which runs under the VMS operating system of Digital Equipment Corp. on a VAX- 20 11/780 computer system, and which is compatible with a secondary storage subsystem according to the present invention.

## Recap

It should be apparent from the foregoing description that the present invention provides a versatile and powerful interface between host computers and peripheral devices, particularly secondary mass storage subsystems. This interface supports asynchronous packet type 30 command and response exchanges, while obviating the need for a hardware-interlocked bus and greatly reducing the interrupt load on the host processor. The efficiency of both input/output and processor operation are thereby enhanced.

A pair of registers in the controller are used to transfer certain status, command and parametric information between the peripheral controller and host. These registers are exercised heavily during a four step initialization process. The meanings of the bits of these registers change according to the step involved. By the completion of the initialization sequence, every bit of the two registers has been checked and its proper operation confirmed. Also, necessary parametric information has been exchanged (such as ring lenths) to allow the host and controller to communicate commands and responses.

Although the host-peripheral communications interface of the invention comprises a port which, effectively, is controller-based, it nevertheless is largely localized at the host. Host-side port elements include: the command and response rings; the ring transition indicators; and, if employed, bus adapter purge control. At the controller, the port elements include: command and response buffers, host command and response ring pointers, and the SA and IP registers.

Having thus described the present invention, it will now be apparent that various alterations, modifications and improvements will readily occur to those skilled in the art. This disclosure is intended to embrace such obvious alterations, modifications and improvements; it is exemplary, and not limiting. This invention is limited only as required by the claims which follow the Appendix.

## **APPENDIX**

#### Notes:

- 1. The mass storage controllers is referred to in this Appendix as "UDA"; thus, the IP register will appear as UDAIP, for example.
- 2. The term "MSCP" in this Appendix refers to the high-level I/O communication protocol.

External and Local Symbol Definitions

```
. PAGE
    Define System Sympols
                                                                          Channel Request Block Difsets
Device Data Block Offsets
Driver Prolog Table Offsets
Interupt Data Block Offsets
I/O Request Packet Offsets
Unit Control Block Offsets
Interupt Vector Block Difsets
                    DPIDEF
                  SIDBÓEF
                  STRPDEF
SUCEDEF
                     VECDEF
                  SIPLDEF
SIODEF
                                                                          Hardware IPL Definitions
I/O Function Codes
System Status Codes
Virtual Address field definitions
    The following symbols are placed here for quick reference. These values the determining factor for numerous sympol values defined below.
MSCPSK_EXPONENT = 3
MSCPsk_EXPONENT = 3 ; Rase 2 exponential operator defining number ; of ring and packet entries 
MSCPsk_RINGSIZE = 14<MSCPsk_EXPONENT> ; Number of Ring & Packet entries
   Local Symbolic Offsets
  Define Device I/O Page Registers
                 SDEFINI UDA
UDAIP .BLKW
UDASA .BLKW
                                                                        Initialization and Polling Register Status, Address, & VAA Purge ACK Register
```

```
; Define unit specific fields and sizes for UCBs
SDEFINI UCB

SDEFINI UCB

EHRCNI+2

UCBSK_CLN_SIZE=.

SUCBSW_BCR+2

UCBSK_SIZE=.

$DEFEND UCP
                 SDEETHI UCB
                                                                                    ; Size of Clone UCB
                                                                                    ; Size of garden variety disk NCB
# Define Generic/Transfer MSCP Command Packet offsets with internal header
## and trailer buffers
                 SUEFINI PHT
CPKESL_POHL
CPKESL_POHL
CPKESA_PKT_UFN
CPKESA_VCID
SDEF
SDEF
SDEF
                                                                                   # MSCP Pkt queue forward link # MSCP Pkt queue backward link # Packet Length descriptor # Virtual Circuit I.D.
                                                  BLKL
 SDEF
                                                   . BILKW
MSCPsk_PK1_HDk =.-CPKEsL_POFL
                                                                                   ; Define size of packet header
                                                                                       Command Reference Number
Unit Number
Reserved word
Op Code
SUEF
SDEF
                 MSCHSL_CMD_RFF
MSCPS N_UNIT
                                                  BLKW
BLKW
SOFF
                 MSCP$B_UPCODE
                                                   . BLKR
                                                                                   Peserve: pyte
Command Modifiers
Transier byte Count
Buffer Descriptor (14 bits for use)
Un-used portion of buffer descriptor
Undescriptor
                                                  BLKL
BLKL
BLKL
                 MSCPsw_MODIFIER
MSCPsL_BYTF_CNT
MSCPsL_BUFFER
SDEF
SUEF
SUEF
                                                                                      Software Abrds
Geberic Packet Farameters Area
Define size or generic MSLP Packet
; Define Driver Dependent Packet Trailer Offsets
SUEF CPRESULKINGE
RESPSALSIZE = .
CMDFSALSIZE = .
SUEFFAD PAT
                                                                   1 : Pointer to associated ring entry; Define size of internal response packet; Define size of internal command backet
                                                  JAId.
; Define Command packet List Entry Ofisets
                 SOFFINI PAL
CPAESL_CMD_AFF .BLKI
CPKESK_MAPPEG .BLKN
CPKESD_GUNREG .BLKN
CPKESD_GUNREG .BLKN
CPKESD_DATAPATH .BLKN
                                                                   ; Command packet Reference whomer
; Number of 1st HpA Man Pedister
; Number of Man redisters allocated
; Hus Patabath whomer
; User supplied reference number
<mscpsk_PhTbIZF = 4>; Remainder of MSCr pkt
; Command List entry size
SDEF
SDEF
SDEF
                                                  BLKL
SDEF
                 CPKESLLUSEPREF
CPKESK_SIZE = . SDEFEND PKL
CPKESK_LIST_LEN = 12 ; Current static Command Limit List Size by entries
; Define offsets in system buffer used by driver and UDA
                 SDEFINI CC
RESUST_FLINK
RESUST_BLINK
                                                  BLKL
BLKL
BLKL
SUE!
                                                                                   ; Response ring/pkt que listhead
                                                                                   # Buffer descriptor
# Command ring/pkt que listnead
SUEF
                 CMDGSL_FT.LEK
                 CMDUSL_HLINK
INTPSL_FLINK
INTPSL_HLINK
                                                   .BLKL
SDEF
                                                                                   ; Internal packet wait que listhead
                                                   BLKL
                                                  BLKB
BLKB
BLKB
BLKW
 SUEL
                                                                                   ; Unused, should be zero
; UbA Channel for purge
; Command Interupt Flad
; Response Interupt Flad
; Response Interupt Flad
SDEF
                 CMDSB_PURGE
CMDSW_INTH
RESSW_INTH
                                                                  # Top of Resoonse Ring Structures

MSCPsk_RINGSIZE

# Top of Commany King Structures

MSCPsk_RINGSIZE
SDEF
               PESKSL_TOP
                                                   .BLKL
                                                  #UCBSK_CLN_SIZE

#UCBSK_CLN_SIZE

#UCBSK_CLN_SIZE

#UCBSK_CLN_SIZE

#UCBSK_CLN_SIZE

#UCBSK_CLN_SIZE

#UCBSK_CLN_SIZE

#UCBSK_CLN_SIZE
$DEF
               CMDRSL_TOP
$DEF
                 RESPSE_TOP
SDEF"
                 CMDPSL_TOP
SDEF
                 UCBs_CLUNE
                                                               ; Active Command packet list
<CPNESK_SIZE*CPNESK_LIST_LED>
; Total buffer size in bytes
                 ACTSU_CMD_LIST .BLKR
TBUFSK_SIZE
                 SUFFEND CC
; Define Local Data Structure offsets
                SDEFINI DU
UDASL-BUFIOP
UDASL-LIONFUCB
UDASL-LUCB-ZEPD
UDASL-INTPOLISI
UDASL-TNII-EFR
UDASW-SIFF-ER
UDASW-MAPRFG
UDASR-NUMREG
                                                                                   Top address of system buffer;
Address of clone UCB;
Address of UCB 0;
Address of internal queue listhea;
Address of Active Command Packet Listinit error reason flags;
Init ster error word;
Mapping register of system buffer;
Number of manping registers;
Datapath = U
SDEF
SDEF
                                                  BLKL
BLKL
SDEF
SDEF
SDEF
SDEF
SDEF
                                                  BLKL
                                                  BLKW
SDE
                                                   . HLKR
```

```
26
```

```
25
                                        JFF BUNN BUNN 1 ; System buffer byte offset from page LAGS BUNN 1 ; Internal reference number value LAGS BUNN 1 ; Internal control flags UDA,0,<- ; UDA is Un Line (Internal flag definitions) ; Internal flag definitions (Intervent from UDA is expected (SZEXPCT, V),- ; Controller Init Step 2 interupt expected (S3EXPCT, V),- ; Controller Init Step 3 interupt expected (SJEXPCT, V),- ; Controller Init Step 4 interupt expected (SUFMAPD, V),- ; System buffer is allocated (SUFMAPD, V),- ; System puffer is mapped in UBA (POUFD, V),- ; Packet(s) available to be queued to UDA (CLINKED, V),- ; Clone UCR is linked into UCB list (TIMEUUT, V),- ; Timeout processing is in progress
                     UDASW_REF_NUM
UDASW_FLAGS
SVIELD UDA, Q
 SDEH
SDEH
SDEF
 UDASK_SIZE = . SDEFEND DU
                                                                                                     : Size of data structures requires
                                         ; Abort and Get Command Status Commanu Packet specific Ofiset
   SDEFINI FF

=MSCPSW_MODIFLEP+2

BUFF MSCPSL_BUIL_RFF .BUKL 1

SDEFEND FF
                                                                                                   : Offset (12)
: Outstanding Reference Number
 FUEF
 ; Online and Set Unit Characteristics Command Packet specific Difsets
 SUEFINI GG.=MSCPSW_MODIFIER+4
                                                                                                    : Offset (14)
; Unit Flags
; Host Identifier
; Reserved
                                                             BLKW
BLKL
HLKL
                                                                                 1 2
                                                                                                    ; reserved
; Error Log Flags
; Snadow description
                    MSCPSL_ERRLG_FL .BLKL
 SDEF
                                                                                                    ; Shadow Unit; Cory Speed
                    MSCPsw_COPY_SPD .BLKW
SDEFEND GG .BLKW
 SUEF
 ; Replace Command Packet specific offset
SLEFINT HH
.=MSCPsw_MOLIFIER+2
SDEF MSCPSL_HHN
SDEFEND HH
                                                                                 p Offset (12)
peplacement Block Number
                                                             .BLKL
 ; Set Controller Characteristics Command packet Specific Uffsets
 SDEFINITI

SDEF MSCPSW_WERSION .BLAW
MSCPSW_CNT_FLGS .HLAW
SDEF MSCPSW_CNT_FLGS .BLAW
SDEF MSCPSW_HSI_TMO .BLAW
SDEF MSCPSW_HSI_TMO .BLAW
SDEF MSCPSW_HSI_FRAC .BLAW
SDEF MSCPSW_TIMF .BLAL
SDEFEND II
                                                                                    Offset (12)

MSCP version

Controller Flags

Host Time Out

Use Fraction
 SDEF
SDEF
                                                                                1
                                                                                                    : Quadword
                                                                                                                               tire and date
 Define Response packet Offsets - Null Label Arguments are same
as those defined in the Generic/Transfer Command Packet Above
                    SDEFINI KK
                                                                                                   Packet linkage long words
Packet length & Virtual Circuit III
Command Reference Number
Unit humber
Reserved field
Op Code (also called endcode)
Flags field
Status
Bytes transfered count
Peserved & long words
First Ead Block
Software words
                                                            . BLKL
                                                            BLKL
BLKA
BLKA
BLKA
                    MSCPsh_FLAGS
MSCPs+_STATUS
                                                             .bLN%
SDEF
                                                            BLKA
                    MSCPSL_FRET_BAT .BLAL
SUEL
                    SUEFEND KK
; Get Command backet End Packet Offsets
  SUEFINI DE
=MSCPSL_OUI_REF+4
DEF MSCPS+_CMD_STS .BUKW 1
SUEFEND DE
                                                                                                   : Offset (1h)
: Command Status
SDEF
; Get Unit Status End packet Specific Offsets
SDEFINI MM
-MSCPSW_MODIFIER+2
SDEF MSCPSW_MULT_UNT BLKW
SDEF MSCPSW_UNIT_FLGS BLKW
SDEF MSCPSW_UNIT_FLG BLKL
SDEF MSCPSW_UNIT_ID BLKL
SDEF MSCPSW_UNIT_ID BLKL
SDEF MSCPSW_SHDW_UNT BLKW
                                                                                                  ; Diffset (12)
; Multi-Unit code
; Unit Flags
; Host identifier
; Unit identifier
; Media type identifier
; Snado* Unit
                                                                                1 1 1 2 1
                                                                                1
```

```
4,449,182
                                               27
                                                                                                                                                       28
                                                                                                   ; Shadow Status
; Track Size
; Group Size
; Cylinder Size
; Reserved
; RCT Table Size
                   MSCPSW_SHDW_STS .BLKM
MSCPSW_TPACK .BLKW
MSCPSW_GRUUP .HLKW
MSCPSW_CYLINTER .BLKW
SDEF
SDEF
SDEF
                   MSCPSW_RCI_SIZF .BLKW
BUEL
                    MSCPSD_REILCPIS .BING
SUFFEND MM
                                                                                1
                                                                                                                          irack
                                                                                                    ; FBNS / ITā
; RCT Conies
SLEF
2 Online & Set Unit Characteristics Fnd Packet specific offsets
                    SUEFINI NA
  SDEFINI NA

= YSCPSh_SHUM_SIS+2

IDEF MSCPSh_UMT_SIZF .BIKL

SDEF WSCPSh_UMT_SFH .BLNL

SLEFEND MN
                                                                                                    ; Offset (36)
; Unit Size
; Volume Serial Number
SDEF
SDEF
; Set Controller Characteristics End packet Specific Ofisets
r Orfset (16); Controller Timeout; Controller Command Limit; Controller I.D.
 : ++
: Local sympol definitions
                                                                                ; Pevice IPL
; Fork IPL
; Step 1 maximum wait time for response
; Primary Interupt vector
                                        = 21
= 8
= 7X<FAB>
= 70<270>
 DEVICE_1PL
FURK_1PL
LUOP_LIMIA
  ; Define Initialization Sequence UDASA bit flags
                                                                                 ; Step 4 indicator mask
; Step 3 indicator mask
; Step 2 indicator mask
; Step 1 indicator mask
; Initialization sequence interupt enable
; Enable fatal error interupt flad
; Reduest previous failure log message packet
; Fnable purge flad
; Go flag
 INII-M-STEPP
INII-M-STEPPI
INII-M-STEPPI
INII-M-INIF
INII-M-INF
INII-M-IVAF
INII-M-PUK
INII-M-GC
                                         = 4
                                                                                  : Initialization Error

: Step 4 indicator bit

: Step 3 indicator bit

: Step 2 indicator bit

: Step 1 indicator bit
                                         = "XF
= "XE
= "XC
= "XP
 INIT-V-ERROR
INIT-V-STEP4
INIT-V-STEP3
INIT-V-STEP2
INIT-V-STEP1
  ; Initialization Sequence Step word formats
  STEP_1_#RITE = <1015>!<MSCP$K_EXPONENT011>!<MSCP$K_EXPONENT4R>!INIT_M_INTI!<T.J
STEP_2_kEAD = INIT_M_STEP2!<107>!<MSCP$K_EXPONENT63>!MSCP$K_EXPONENT
STEP_3_kEAD = INIT_M_STEP3!INIT_M_INTI!<INTK_VEC/4>
  ; Command and Message Ring Control Flags
                                                                                   : Own flag mask
: Buffer control ilag mask
  UDA_M_O#N = 1831
UDA_M_FLAG = 1830
UDA_V_U:*N = 0X1F
UDA_V_FLAG = 0X1F
                                                                                   : Own flag vector
; Buffer control rlag vector
  ; Direct MSCP Packet I/O Function Codes
   TOS_MSCP_PKI = 10s_NDP
      Control Packet Upcodes
       Command Opcode bits 3 thru 5 indicate the command class:

000 immediate Commands
001 Sequential Commands
010 Non-sequential commands that do not include a buffer descriptor
011 Haintenance Commands
100 Non-sequential commands that include a buffer descriptor
      End packet Upcodes (also called Endcodes) are formed by adding the end pacflag (200 octal) to the corresponding command packets Upcode. Ar unknownmend End packet contains just the flag in the packet's Opcode field.
                                                               ; 001, 001
; 001, 001
; 001, 001
; 001, 001
; 002, 001
; 002, 001
; 002, 001
; 002, 002
; 003, 003
; 001, 009
   MSCPSK_UP_ABORT = 1
MSCPSK_UP_ACALL = 8
MSCPSK_UP_ACALL = 8
MSCPSK_UP_CUMP = 32
MSCPSK_UP_CUMP = 32
MSCPSK_UP_CUMP = 32
MSCPSK_UP_FLUSH = 19
MSCPSK_UP_GICMD = 2
MSCPSK_UP_GICMD = 3
MSCPSK_UP_GIUNT = 3
MSCPSK_UP_GIUNT = 3
MSCPSK_UP_ONLIN = 9
```

Command

AHRET Command
ACCESS Command
ACCESS Command
AVAILABLE Command
CUMPARE CUNIROLLER DAIA Command
CUMPARE HOST DAIA Command
FRASE Command
FLUSH Command
GET CUMMAND STATUS Command
GET UNII STATUS Command
Online Command

ABORT

```
29
                                                                                                                                                                                                                         READ Command
REPLACE Command
SET CUNIROLLER CHARACTERISTICS Command
SET UNII CHARACTERISTICS Command
WHITE Command
END PACKET FLAG
SERIOUS EXCEPTION END PACKET
AVAILABLE Attention Message
DUPLICATE UNIT NUMBER Attention Message
ACCESS PAIH Attention Message
MSCP$K_UP_STCON = 4

MSCP$K_UP_STCON = 4

MSCP$K_UP_STUNT = 10

MSCP$K_UP_STUNT = 31

MSCP$K_UP_SPUNT = 31

MSCP$K_UP_SPUNT = 64

MSCP$K_UP_SPUNT = 64

MSCP$K_UP_AVAIN = 65

MSCP$K_UP_ACPIH = 66
                                                                                                                                   ; 1041, 1X21
; 1044, 1X14
; 1014, 1X04
; 1012, 1X22
; 10200, 1X80
; 10700, 1X40
; 10101, 1X41
; 10102, 1X42
  MSCPSM_UP_END
MSCPSV_UP_END
MSCPSM_UP_AITN
MSCPSV_UP_AITN
                                                                                        = 7/80
= 7/40
                                                                                                                                   # End Packet Wask
# End Packet wit Flag
# Attention Message Command Mask
# Attention Message Command Fit
                                                                                          = 6
                                                                                                                                    ! Read command bit flag
; Pata Transfer type ASCP Opcode bit
  MSCPSV_UP_READ = 0
MSCPSV_UP_XFER = 5
  ; End Packet Flags (mask values)
  MSCPSM_EF_BBLKR = "X80
MSCPSM_EF_BBLKU = "X40
MSCPSM_EF_FRLOG = "X70
MSCPSM_EF_SEREX = "X10
                                                                                                                                                                               ; Bad Block Reported
; Bad Block Unreported
; Error Log generated
; Serious exception
  ; End Packet Flags (vector values)
  MSCPSV_EF_BBLKP = 7
MSCPSV_EF_BBLKU = 6
                                                                                                                                                                               ; Bad Block Reported; Bad Block Unreported
  MSCPSV_EF_ERIUG = 5
MSCPSV_EF_SEREX = 4
                                                                                                                                                                               ; Error Lon denerated; Serious exception
  ; Controller Flags (mask values)
                                                                                                                                                                               : Enable Available Attention Messages
: Fnable miscellaneous Error Log Messages
: Enable other nost's Error Log Messages
: Enable this host's Error Log Messages
: Shajowing
: 576 Byte Sectors
 MSCPSM_CF_AVATN = 0X80
MSCPSM_CF_MISC = 0X40
MSCPSM_CF_GIHER = 0X20
MSCPSM_CF_THIS = 0X10
MSCPSM_CF_SHADW = 2
MSCPSM_CF_576 = 1
  // Controller Flags (mask values)
                                                                                                                                                                              ; Enable Available Attention Messages; Enable miscellaneous Error Log Messages; Enable other nost's Error Log Messages; Enable this host's Error Log Messages; Shagowing; 576 Byte Sectors
 MSCP$V_CF_AVATN = 7
MSCP$V_CF_MISC = 6
MSCP$V_CF_OTHEP = 5
MSCP$V_CF_THIS = 4
MSCP$V_CF_SHADW = 1
MSCP$V_CF_576 = 0
  ; Status and Event Codes
  MSCPSM_ST_MASK = *X1F
MSCPSV_ST_MASK = 0
MSCPSS_ST_MASK = 5
                                                                                                                                                                              1 Status / Event code mask
2 Status / Event code (start of field)
3 Status / Event code (field size)
MSCPSKISTIONTHE TO MSCPSKISTIONTHE TO MSCPSKISTION TO MSCPSKISTION TO MSCPSKISTION TO THE MSCPSKISTION TO THE MSCPSKISTION TO THE MSCPSKISTION TO THE MSCPSKISTION THE TO MSCPSKISTION THE
                                                                                                                                                                              Sub-code multiplier
Success
Invalid Command
Command Apprecia
Unit Uff-Line
Unit Available
Wedia Format Error
Write Protected
Compare Frror
Data Error
Host buffer access error
Controller Error
Drive Error
Message from an internal diagnostic
  ; Define uTu Parameters (AP) offsets
P1 = 0
P2 = 4
P3 = 6
P4 = 12
P5 = 16
P6 = 20
                                                                                                                                                                                                                          f First QIO Parameter
f Second QIO Parameter
f Third QIO Parameter
f Fourth QIO Parameter
f Fifth QIO Parameter
f Sixth QIO Parameter
                                            .SBITL Tables .PAGE
        Driver Proloque Table
                                                                                                                                                                                                                          ; Define Driver Prolog Table
; End of Driver
; Unious Adapter Type
                                           DETAB
                                                                                       END=UDA_FND,-
ADAPTER=UBA,-
                                           FLAGS=0,-

FLAGS=0,-

UCBSIZE=UCBSK_SIZE,-

UKUAD=UDA_UNLOAD,-

NAME=DUDRIVEP

PPT_SIORE INIT

PPT_SIORE DUP, DDASI_ACPU, L, <^A\Fil\>

; Onlous Adapter lype

; NC Size

; UCB Size

; Driver unload routine

; Driver Name

; Control Block Init Values

PPT_SIORE DUP, DDASI_ACPU, L, <^A\Fil\>
; Default ACP Name
```

```
DET_STOKE END
 Driver Dispatch Table
        DUTAR
                                        ; Device Name

: Start I/O routine

; No Secondary Level Interupt

: Function Decision Table

; Cancel I/O

; Firor Louging Poutine

; Diag Burr byte length

; Size of error buffer
                DUA_STARTIO,-
                UDA_FUNCTABLE,-
                Ö,-
MSCPSK_PRISIZE+12,-
; Internal data structures
HDASL_INTERNAL: .BLKR UDASK_SIZE
               UDA Function Decision Table
        .SBITL
.PAGE
 Driver Function Decision Table
       UDA_FULCTABLE:
```

```
Read Physical Block
Read virtual block
Read virtual block
Seek
Write Locical Block
Write Physical block
Write Virtual Block
Access file and/or directory entry
ACP Control Function
Create file and/or directory
Deaccess file
Delete file and/or directory
Modify file attributes
Mount Volume
Read head
Write Check
Write Head
Direct MSCP Packet
Fven byte count required functions
Read Logical block
                                                                                                                                                                                                     READPBLK,-
                                                                                                                                                                                                    READYBLE, -
SELK, -
WRITEDBLK, -
WRITEDBLK, -
WRITEVBLK, -
ACCESS, -
ACCESS,
                                                                                                 ACPCUNTRUL, -
CREATE, -
DEACCESS, -
DELETE, -
MODULFY, -
MOUNI, -
KEADHEAD, -
WRITECHECK, -
WRITECHEAD>
FUNCTAR UDA_FDT_MSCP_<NUP>
FUNCTAR UDA_FDT_RYTECHT, -
VBF4D_BK -
                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Fiven byte count required functions; Read Logical block; Read Physical Block; Read virtual block; Write Locical Block; Write Virtual Block; Write Virtual Block; Physical i/O request functions; Read Physical Block; Write onysical plock; No operation for current version; Read Head; Seek; Write Head; Write Head; Write Check; ACP Read Functions; Read Logical Block; Read Physical Block; Write Logical Block; Write Functions; Write Functions Block; Write Functions; Write Functions Block; ACP Access or create file/directory
                                                                    ADDPHL

ADDPHL

ADDPHL

APITEDBULKY

APITEDB
                                                                                                                                                                                             <RFADLALK,-
READPALK,-
READVALK,-</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Sense Characteristics
; Sense Mode
                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Set Mode
; Set Characteristics
                           Functional Description:
                                Refer to specific FDT routines.
                             Inputs: (common to all FDT routines)
                                                                                                 R3 = Address of IRP (I/O Request packet)
R4 = Address of PCB (Process Control block)
R5 = Address of UCB (Unit Control Block)
R6 = Address of CCB (Channel Control Block)
R7 = Bit Number of the I/O Function Code
R8 = Address of the FDT Table Entry for the specific FDT Routine
AP = Address of the first function ependent Q10 Parameter
#UDASV_UNLINE, =
#UDASV_UNLINE, =
#UDASW_FLAGS(R2), 5s
#UCUSM_BSI, UCUSW_STS(R5)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Reset controller online and Finish
                                                                                          PEQL
BBSC
                                                                                        RICW2
                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Clear unit busy to avoid a wait; Return to EXESOIO
  158:
                                                                                          . PAGE
                  UDA_FUT_BYTECHT
```

```
ULA_FUT_FYTECHT:
HEC #0,P2(AP),205
1055: MUVZHU #SSS_1VUHFLEN,P0
1105: JMP GTEXFSFINISHIU
                                                                                                                                                                 PRETURN if hyte count is even
Set out byte count status
Finish 1/0
                                 PAGE
 ; ++
; UUA_FU1_45CP
UDA_FUT_MSCP:
MUVU
MUVU
DSRINI
PSRA
                                                                                                                                                                   Get address of user's MSCP pkt
Load length of an MSCP pkt + neader
Synch access to system data hase
Allocate a system buffer
Return to previous IPL
Insufficient resources, abort I/O
Load MSCP Packet puffer address in 1-
Get address of user's MSCP pkt
Clear index
SCP packet into hold puffer
                                                                P1(AP),R0
#MSCPsK_PRTSTZF+12,R1
#1PLS_S1NCH
UUA_ALOWOWPAGED
                                FNPINI
BLRC
                                                               RO, 215$ ; Insufficient resources, abort T/O
R2,IRPSL_MEDIA(H3) ; Load wire packet puffer address in 1-
P1(AP), RO ; Get address of user's MSCP pkt
R1 ; Clear index
(RO, Iki], 12(P2)(R1) ; Clear index
(MSCPSK_PKTSIZEd=3, R1, 2008
#MSCPSV_NP_XER,=
MSCPSU_NP_XER,=
MSCPSU_NP_XER,=
MSCPSU_DPCODF(R2), 205s ; Process transfer 1/U functions
GFXFSQINDRYPKT ; Queue packet to driver
MSCPSU_HFEEP(R2), F1(AP) ; Load xfer address in 1/O parameter 1
MSCPSU_HYTE_CNT(R2), P2(AP) ; Load xfer byte count
2048
#MSCPSV_NP_KEAD;=
#MSCPSV_NP_KEAD;=
#MSCPSV_NP_KEAD;=
#MSCPSV_NP_KEAD;=
#MSCPSV_NP_KEAD;=
#MSCPSV_NP_KEAD;=
#MSCPSV_NP_KEAD;=
                                #0VHUS
#0VHUS
#0VHUS
#0VHUS
#0VHUS
#0VHUS
 2006:
                                JMP LL LUVO BES BES
 2045:
                                                                2045
*MSCPSV_NP_KEAD,=
MSCPSH_UPCODE(R2),210s
G^EXFSWRIIF
G^EXFSWDDIF1
G^FXFSABORTIO
                                                                                                                                                           ; Opcode is a read class c
; Process direct I/O write
; Process direct I/O read
; Abort I/O
                               JMP
9ML
9ML
209s:
210s:
215s:
                                PAGE
     ##
UUA_FUT_NGP
UDA_FUT_NGP:
MUVL
JMP
                                                               S^#SS$_NORMAL,R0 ; Set normal return status
G^EAF$FINISHTUC ; Finish 1/U
      UDA_FOT_PHYSTO
      This routine is called when a physical 1/0 request was received. The physical disk address in parameter 3 of the parameters list is converted to a logical block number, recognizable by the UDA. The algorithm for conversion is:
                                                             fcvlinder * (sectors per track * tracks per cylinder))
+ (track * sectors per track)
+ sector
UDA_FUT_PHYSIU:
                                                              UCHSP_StCTDRS(R5),RU ; Develop LbNs/cylinder value
UCRSP_TRACKS(R5),R1
R0,R1 ; R1 = LBNs/cylinder, R0 = Sectors/track
#16,#16,P3(AP),R2 ; Get physical cylinder value
P2,R1 ; Multiply cylinder by LBNs/cylinder
#5,RP,P3(AP),R2 ; Get physial track number
R0,R2 ; Multiply by sectors/track
R2,R1 ; Add sector/track to above
#0,#R,P3(AP),R2 ; Get physical sector number
R2,R1 ; result is the equivalent LBD
R1,IRPSU_MFDIA(R3); Stuff in LbN area of IRP
#1RPSV_FCODE,#IRPSS_FCODF, = ; Is this a read ?
IRPSW_FUNC(R3),#IDS_READPDLN
2103 ; Yes, goto EXES#RITE
                               MUVZAL
MUVZAL
                               MULL2
FATZV
MULL2
EATZV
                               MULL2
                                FATZV
AUDU2
                               BEQL
                                BKB
                                PAGE
       UDA_FUT_INII
       Functional Description:
       This routine is called when a hard initialize of the UuA is requested. It basically mimmics the functions of the SYSGEN process by loading the appropriate registers with the values that SYSGEN would normally load. It addition it disables all interupts and calls the primary level of initialization routine, upon return to this FDT routine, original FDI contextist restored, interupts are enabled back to ground 0, and the I/O request iterminated.
        is restored, terminated.
```

```
UDA_FUT_INIT:
DSRINT
PUSHR
MOVL
MOVL
MOVL
MOVL
BSRA
PUPK
FNRINT
                                                                               #^M<R3,R4,H5,R6,Rd> : Disable all interupts
'ICR$L_CKR(R5),Rd : Get address of CR6
UCR$L_DUB(R5),Rb ; Load K6 with addr of DD6
CRR$L_INTD+VEC$L_IDB(RA),K5; Get address of 1DB
(R5),R4
UDA_INTIAL1ZE : Go and init the UDA
**M<R3,R4,R5,R6,Rb> : Restore FDI context
'I Enable interupts

UDA_FDT_NUP : Finish the I/O
                                             NBINT
                                         .DISABLE LS&
                                                                           UDA_STARTIO - UDA Start I/O routine
         UDA_STARTIO - UDA driver start I/U routine
         Inputs:
                                        R3 = Address of I/O Request backet
R5 = Address of specified Unit Control Block
         Pegister assignments:
    P0 = Address of MSCP packet
    R1 = Address of internal data structures
    R2 = Address of Active MSCP packet list entry
    P3 = Address of Active MSCP packet list entry
    P3 = Address of Inp or Internal Packet being service;
    R4 = General work Register
    P5 = Address of input queue and fork block (clone) UCs
    P6 = General work Register
                                        R7 = Scratch
R8 = Scratch
                                         .ENABLE LISE
 UDA_SIAKTIO:
                                                                                                                                                                                                      r Get address of internal buffer
r Get address of IPP queue UCb
r Get address of queue listhead
r Save internals buffer address
r Insert IRP in input queue
r Retrieve Internals puffer address
                                                                                UDASL_INTERNAL,F1
UDASL_CLONEUCH(R1),H2
UCRSL_IUGFL(R2),R2
                                         MEVE
MUVAP
                                                                                RI
GOEXESINSERTTHP
                                         PUSHL
                                       JSA
PUPL
                                                                                                                                                                                                           Reference Lahel for internal MSCP backet queueing to UDA e fork TPL Save registers.
Get andress of clone UCG Get next empty Command packet Got one Rings are full, close out Get address of internal queue listhed Get next internal nacket for UDA None there, try outside I/O request Clear index (RO)[Ra]; Copy packet to ring buffer
 UDA_INTERNAL_IO:
                                                                               #^M<R6,K7,R8>
UDA$L_CLONFUCB(R1),K5
GET_CAP_PACKET
#VASV_SYSTEM,R0,6s
                                        PUSHR
                                        MUVL
JSR
 5$1
                                       JSR
RES
REVUL.
REMUUL
REVS
REVU
REVS
CLRU
ADBUS
MUV
                                                                               UDAST_INTPQUE(R1),R3
@(F3),R4
RS
 6$:
                                                                               P8
12(x4)[x9],MSCPSL_CMD_REF
#MSCPSK_PKTSIZEd=3,R8,7s
MSCPSL_CMD_REF(R0),=
CPKESL_CMD_REF(R2)
#UDA$M_PQUEU,UDA$M_FLAGS[
#(SP)
#(SP)
UDA_DEAMONPAGED
UCBSL_OPCNT(R5)
55
 75:
                                                                                                                                                                                                           Copy command resence number into Active packet list entry Ri); bet a packet was dueued flam Queue packet to UDA Get audress of temporary puffer Demailocate system buffer Account for queued 1/u in Clone UCH Start again.
                                        815w2
                                       JSB
MUVL
BSB a
INCL
                                       AHB
MUVAB
CMPL
BEQL
                                                                               5$
UCRSL_TOGFL(R5),R4
(R4),R4
315
(R4),R3
                                                                                                                                                                                                               Start again
Get address of IRP queue listnead
Is the queue empty ?
Yes, exit
Get address of IRP to process
 08:
                                        MUVL
                                       MOVIL
MOVIL
MOVIL
BNOVIL
MOUNT
MOORS
ARE
                                                                                IMPSL_UCB(R3),R6
IMPSW_FUNC(R3)
158
                                                                                                                                                                                                               Get andress of associated MCR Is this a direct ASCP packet 1/0 No
                                                                              IMPSL_MEDIA(R3), P7 : Get address of packets temp storage clear index 12(R7)[RR], MSCPSL_CMD_REF(RU)(RB] : Copy packet to ring buffer 12(R7)[RR], CPKFSL_USFRPEF(R2)[RB] : and into active pkt list #MSCPSK_PMTSIZER=3, RB, 108 #MSCPSV_OP_XFER, = MSCPSU_OP_XFER, = MSCPSU_OP_CDE(R0), iis : Process data transfer MSCP pkt CHECK_ABORT : ## ckeck for Abort or active pkt dust the control of the check in abort or active pkt dust the check in active pkt dust the check dust the check dust the c
 105:
                                       BSBW
BRB
TSTL
BREG
BRR
                                                                               4Us
MSCP$L_BYTE_CnT(Ru)
                                                                                                                                                                                                       : Is this a seek packet byte count = 0 : No
 115:
                                                                                25 s
40 s
                                                                                                                                                                                                       ; Yes, dueue packet as is
                                                                               #MSCPsK_OP_READ.R7 ; Assume a read function #IRPsv_FCODE.#IRPsS_FCODE. ; Is it really a read ? IRPsw_Func(R3).#IUS_READPoliK
15$:
                                       MOVE
CMPZV
                                                                              IRPSw_runc(ks),eius_
20s
20s
#MSCPsK_OP_WRITE,H7
R7,M5CPSR_OPCUDE(H0)
IKPSI_MEDIA(R3),-
MSCPSL_LAN(R0)
UCBSh_UNIT(R0)
MSCPSw_UNIT(R0)
                                       BEQL
MOVE
MOVE
MUVE
                                                                                                                                                                                                     : Yes
: Load a write or code
: Load or code in command packet
: Load Lobb
205:
                                       MUVw
                                                                                                                                                                                                      ; Load Unit Number of associated UCH
```

```
25$:
30s:
358:
405:
458:
508:
556:
                        PUPK
DSBINI
BBS5
                                                                 f Pestore registers
f Disable all interupts
f Link clone in with UCs list is
f this is the first I/O
             RSR<sub>B</sub>
BDSC
5681
             TSTL
             BNES
605:
             BIC#2
MOVL
MOVL
TST#
BBC
             ENBINI
RSB
6281
             #1542 #UDASH_INTEXPCT,UDASH_FLAGS(R1); Set interupt expected #FIRPCH UDA_TIMEOUT,#10

TOFORK ; Create a fork process
658:
UDA_FORK_PROC:
                                       ; Reference label for unsoliciated interupts
                                                                  f Copy address of internal buffers
f Clear fork dispatch address in UCp
f Save registers
f Close out end packets
f Try to queue new packets before exit
             MGVL
CLPL
PUSHR
RSBB
                          R4,R1
UCAJL_FPC(P5)
#** CR6,R7,R8>
UDA_FINISHIO
             .SRITL UDA_FINISHTO - Close out I/O routine .PAGF
  UDA_FINISHIO - UDA driver I/O closeout routine
  Inputs:

R1 = Address of internal data structures

P3 = Address of IDR

R5 = Address of CLone UCB

Register assignments:

R0 = Address of End packet being processed

R2 = Address of associated Command Packet List Entry

P3 = Address of associated IRP

R7 = Scratch and I/U Status argument register

R8 = Scratch and I/O sub status argument register
 UDA_FINISHIO:
RSB4
TSTL
                                                                  ; Get next end packet
; Did we get one ?
                           GET_END_PACKET
              BNES
                           1055
                                                                   ; Yes
; Return to caller
                           10581
              885
```

```
UCRSI_OPCHT(R5)

UDA_RESET_RINGS

UDA_FINISHIU

MSCPSL_CMD_REF(R0),R3

CPKESA_MAPREG(R2)

110s

12 Mere UBA resources acquired ?

110s

13 Mere UBA resources acquired ?

110s

14 Mere UBA resources acquired ?

15 Mo

16 Get address of CRb

17 Mo

18 Get address of CRb

19 Mo

10 Mo
 10851
                             DECL
BSR#
                             BSRW
BKBL
TSTL
BEOL
BUSHR
MOVL
MOVL
 10961
                              JSR
JSB
                                                        ĴŠB
                             MOVU
AUBLSS
MUVL
 1155:
 120s:
                             INSV
                             CMPZV
                              PNFG
                              MOVL
 12551
                              BSP.
                             BSBA
BKW
MUVW
CMPZV
 130s:
                                                        MSCPSW_STATUS(PO), 1255
#5SS_DEVOFFLINE, R7
MSCPSW_UNIT(RO)
1255
IRPSL_UCB(R3), R6
#UCH$M_UNLINE, -
HCRSW_STS(R6)
1253
                             BNEQ
MOV*
TST*
BLQL
                              MOVE
                              BIC#2
                              BER
                              .DISABLE LSB
 UDA_PROC_INTRNL:
                                                                                                                 ; Process internal packet
: Inputs:
: R0 = Address of End packet neing processed
: R1 = Address of internal data structures
: P2 = Address of associated Command Packet List Entry
                             MOVZBL
CMPH
                                                        MSCPsB_OPCODE(RO),R7; Get MSCP packet end code
R7,#<MSCPsK_OP_ONLIN!MSCPsK_OP_END>; Is it an UNLINE end code
$7,#<MSCPsK_OP_GTUNT!MSCPsK_OP_END>; Is it a get unit status?
B7,#<MSCPsK_OP_GTUNT!MSCPsK_OP_END>; Is it a get unit status?
                             BEGL
 ; Get address of UCB corresponding to Unit Number in MSCP End packet
                            MOVL
CMPA
PEQL
MOVL
                                                        UDASL_UCB_ZERO(R1),R3 ; Get address of UCB o
UCBSW_UNIT(R3),MSCPSW_UNIT(R9) ; Are unit numbers the same
 5s:
10s:
                                                                                                                                            ; Yes; net address of next UCR; Try this one, 0 = last UCR; Not a normal unit number, ignor it
                                                        UCASL_LINK(R3),R3
                             BNEG
                                                        R7.#<MSCPsK_DP_GTUNT!#SCPsK_DP_ENU>; Is it a get unit status?
30$
; Yes, process it down stairs
MSCPsw_UNIT(R0),R7
; Get unit number
20$
; It's Unit zero, do not mark offline
                            CMPB
BEOL
MOVZWL
158:
; Set other than unit zero of:-line until receipt of a success GF1 0.01T SIA102; and packet
                                                        #UCBSM_UNLINE,UCPSW_SIS(R3)
#*C<MSCPSM_ST_NASK>,= ; Is retarm status success ?
MSCPSW_STATUS(PU)
205:
                                                    PUSHP
                      BSB*
BLRC
MUV*
                           MOVE
MOVI
AUDIZ
INSGUE
PUPE
255:
; Process the GET UNIT STATUS MSCA End backet
                                                       #*C<MSCP$M_ST_MASk>,-
MSCP$h_STATUS(RU)
                                                                                                                                          : Is return status success ?
                           BIC#2
30s:
                                                      35s #UCHSM_GNLINE,UCBSW_SIS(P3) ; Set unit's UCh status to online
```

```
NUTE: The current disk geometry of sectors/tracks/cylinders is equal to the MSCP track/group/cylinder definitions. Future devices though may do to the four dimensional hyper-cube architecture defined in the Disk MSCP spec, which will invalidate the following code.
                                                                         MSCPSA_CYLINDERS(R0),-
UCHSW_CILINDERS(R3)
MSCPSW_GROUP(R0),-
UCPSR_TRACKS(R3)
MSCPSW_TRACK(R0),-
UCPSR_SECIORS(R3)
                                                                                                                                                                                   ; Load Cylinders value in UCF
                                      MUVK
                                                                                                                                                                                    ; Load tracks value in UCB
                                      MOVE
                                      MUVB
                                                                                                                                                                                    ; Load sectors value in UCH
                                                                                                                                                                                    : Return
   35s:
                                      RSB
                                                                          ; routine added 5/15/41 to handle reference numbers for abort and get command status test. hrs
   CHECK _ AMORT:
                                                                          MSCP$6_OPCODF(RO),=
#MSCP$K_OP_AHORI
                                                                                                                                                                                  ; Is this an AROR1 command
                                      CMPb
                                                                         MSCPsH_OPCODE(RO),-
#MSCPsK_OP_GTCMD
                                       BEQL
                                                                                                                                                                                    ; Yes ; Is this a get cmd status
                                       CMPB
                                      BNEU
NUVL
CLRL
BBC
                                                                                                                                                                                    : No, return
: Get address of command list
: Clear loop counter
: Internal packet or none at all
: Are MSCP reference numbers equal
                                                                          206
NDASL_CMD_LIST(k)), K7
    58:
                                                                          RUBERT SYSTEM, (R7), 155
CPKESL_USERREF(R7), -
MSCPSL_OUI_REF(R0)
   105:
                                        CMPL
                                                                          | No
| Solution | Solu
                                       PNEU
MOVL
PHB
ADDL2
    155:
                                        AUBLSS
    205:
                                        RSB
                                      .SATTL NDA_HOSI_FIMER - HOST to UDA Timeout Handler
                                        . PAGE
         "" "DA_HUSI_TIAFR - HOST to UDA Timeout handler
    ! Inputs:
! P1 = Address of Internal Data Structures
; Save address of internals
; Get address of UCB U tor nost timer
; Use IUCSAFIKPCH for eventual timeroit
; Exit if UBA is tlanged offiline
; Get address of Clone UCB
; Is STAFTIU queueing packets?
; Yes, leave
; Make a 1/U fork for syncronization
; Get an internal packet
; None around; too bad
; None around; too bad
; Make a No-Op (FLUSH) UDA commans
; Unit U
); Load a bogus byte count
; Save current UCB address
; Load an que packet to UDA
; Restore input UCB
; Return to fork dispatcher
                                         .SHITL HUA_TIMEOUT - UUA timeour handler .PAGE
       : Upa_TimeOut - Bun Command Timeout Handler
     : Inputs:
R4 = Address of NUALP
R5 = Address of Clone NCB
                                                                           UDASI_IHTERNAL, H1 ; Get address of internals
#UDASI_IHTERNAL, H1 ; Get address of internals
#UDASM_TIMEOUIT, UDASM_FLAGG(H1) ; Set timeout flag
#UDASM_TIMEOUIT, UDASM_INTEXPORT>, = ; Reset interupt expected
#UDASM_FLAGS(R1) ; and UDA Online flags
UDASM_FLAGS(R1) ; Get address of HOST timeout UCR
#CCUCRSM_ONLINE>, = ; Clear all status pits in UCB U
#CCCUCRSM_ONLINE>, = ; Clear all status pits in UCB U
#CRSW_SIS(R0) ; with the exception of Ok LINE
#CRSW_SIS(R5) ; Clear all status bits in Clone UCB
#UDASM_TIMERNAL, H1 ; Get address of internals
#CMCRSW_SIS(R5) ; Clear all status bits in Clone UCB
#CMCRD, R7, R8> ; Save work registers
#UDA_FINISHIO ; Close out end packets if any
     UDA_TIMEOUT:
                                         CLR.
MUVAR
BISA?
                                          BĪČĸŻ
                                         MUVL
PICW2
                                          JSA
                                          CLRW
MOVAR
PUSHR
       ; Flush Internal Packet Queue
                                                                                                                                                                                       ; Get address of internal backet que
; Get next internal wait packet
; Queue is empty
; Return buffer to system
                                                                         UDASL_INTPOUE(R1),R2
B(R2),R0
5s
UDA_DEAMONPAGED
                                           MOVL
REMOUL
PVS
       45:
                                           BSB+
```

```
r Loop until queue is empty
r Initialize loor counter
r Load primary I/U error status
                                                                   4s
R2
#SSs_TIMFDUT, k7
5s:
 ; Rundown all I/O's that were already queued to the UpA but were never ; terminated via an End Packet (i.e., those MSCP Packets in the active ; tist not closed out by the FINTSHIO routine). Internal packets are ignored.
                                                                 UDASL_CMD_LIST(R1),R4

#VASV_SYSTEM,=
CPKESL_CMD_HFF(R4),158
CPKESL_CMD_HFF(R4),158
CPKESW_MAPPEG(R4),R0

118
#AMKRZ R4>
UCRSL_CRR(R5),R3
#OUCRSL_CRR(R5),R3
#OUCRSL_CRR(R5),R3
#OUCRSL_INTD+VECSW_MAPREG(R3)
#OUCRSL_INTD+VECSW_MAPREG(R3)
#OUCRSL_INTD+VECSW_MAPREG(R3)
#OUCRSL_INTD+VECSW_MAPREG(R3)
#OUCRSUDATAP
#OUCRSREDDATAP
#OUCRSREDATAP
#OUC
                                  MUVL
105:
                                 MOVU
REGU
PUSHR
MOVU
MOVU
                                  JSE
JSE
                                  JSP
PUPH
MOVL
 116:
                                  MUVL
SUPL2
                                   BSBB
ADPL2
 158:
 ; Rundown all IRPs that are still in the UCs IRP wist. These were never \hat{r} initiated at all.
                                                                                                                                                                         ; Get address of imput lkP queue
; Remove next lkP from queue
; Queue is empty
; Get hackup packet it any
; Cancel the l/u
; Close out next lkP
; Return buffer to system
; Continue for all outstanding lkPs
; Clear I/N count field in Clone of a
; Restore work registers
                                                                    UCRSt_JOOFL(R5),R2
Q(R2),R3
30s
IRPSL_MEDIA(R3),Pu
UDA_TUCAN
#VASV_SYSTEM,R0,20s
UDA_DEANDNPAGED
20s
                                  MUVAR
REMULE
BVS
MUVL
 205:
                                   ASBE
BBC
                                   PSE *
                                                                     208
UCASI_OPCAT(R5)
#AMCRO,R7,R6>
                                    PUPH
LURL
  305:
                                    RSP
                                    . PAGE
         HDA_IUCAN - I/O canceller routine called by the Timeout Handler for internal I/O rundown of IRPs and MSCP End backets.
       Inputs:
Ry = Address of unfinished MSCP Packet
R3 = Address of IRP
R7 = $58_TIMEUUT status
 UUA_TOCAN:
                                                                                                                                                                          # Skip next if this was not a direct # MSCP packet I/O # Set end code iled in packet
                                                                    #IRP#V_DIAGBUF,-
IRP#W_SIS(R3),10#
#MSCP#W_OPCDDE(R0)
#MSCP#W_OPCDDE(R0)
#MSCP#W_STATUS(RU)
#IRP#L_DIAGBUF(R3),##
                                   B1582
                                                                                                                                                                           s Set controller error return status
                                    MOVA
                                                                     POVL
                                    ELRI
  511
                                    ACHLSS
RRB
CLPL
CLRL
SHW
  104:
                                                                     UDA_INITIALIZE - UDA Initialization
         UDA_INITEALIZE - Primary Level UDA Initialization Routine
       Functional Description:
/TRS/
IPL Level = Powertail IPL
Inputs:
R4 = Address of the CSR (UDATP)
R5 = Address of IDR (Interupt Data slock)
R6 = Address of DDR (Device Data Block)
R8 = Address of CRR (Channel Request block)
           Internal registers:

R5 = address of a UCB

R7 = Address of internal data structures

R9 = saved address of the IDB
   UDA_INITIALIZE:
JSB
PUSHR
MOVAR
                                                                     G^INISHHK

s^M<R>,R7,R9>
s Bave registers

UDASL_INTERNAL_R7
s Get address of internal structures
s<UDASH_ONLINE UDASH_TIMEUUX>,- f Clear timeout and
UDASH_FLAGS(R7)
controller on line slags
                                      BIC-2
```

```
PBC
                                BRW
 55:
                                MOVZB4
MOVZWL
                                BLUS
BLUS
BKW
                                                            1061
                                BIS.2
                                MUVAB
                                MUVAR
                                 MUVL
                                 MOVE
                                MUVAB .
                                MOVE
MOVE
                               MOAT
MOAT
                                MOVE
MOVAR
MOVAR
MUVA
                                MUVU
MUVU
MUVW
MUVW
MUVW
MUVW
                                                            ; Eliminate Clone UCP and Active MSCP Packet List from mapping
                                SURA2
                                                                                                                                                           g Get SVAPTE for buffer's virtual addity. Load buffer system virtual address that set mapping failure flag. Allocate UBA Mapping registers that Allocation Failure. Flag buffer mapped
                                JSP
MOVL
INC*
JSB
BLBC
                                BIS#2
                                MOVL
                               JANOVARA WARAN WANA WARAN WARA
158:
 255:
                                PhS
                                 AUPLSS
                                PRE
 308:
                                BIS#2
                                POPH
RSR
 358:
                                                             # TM < R5, k7, R9 X
UUA_UNLUAD
                                                                                                                                                           ; Restore registers; Release resources and return
 405:
                                PUPH
                                .SBITE COMPINELINES - ODA Controller instablization Continuation .PAGE
     CUNIINUE_INIT - Controller initialization sequence continuation
 Functional Description
//IBS/
FULL Level = Fork IPL
Inputs:
| FI = Pointer to UDA registers
| FI = Address of internal data structures
| FD = Address of clone UCR
                                .ENABLE LSB
CONTINUE_INIT:
JSP
MOVAP
                                                             GPFAFSFURK ; Create a fork process
CUMITHME_INIT,UCHSU_FPC(R5) ; Load interupt continuation adur
(R3),R3 ; Get WAIP address
R4,R1 ; Copy Internals purfer address
UDASW_INIT_ERR(R1) ; Flag possible step response error
 ; Process controller step initialization
                                                             UDASA(R3),R2 ; Get step word from UDA
R2,UDASw_STEP_ERR(R1) ; Load step response for possible err
```

```
#UDASV_S4EXPCI,= ; Process expected step 4
UDASW_FLAGS(R1),30s
#UDASV_S3EXPCI,= ; Process expected step 3
UDASW_FLAGS(R1),5s
#UDASW_FLAGS(R1),5s
#UDASW_S2EXPCI,UDASW_FLAGS(R1); Clear step 2 expected flad
#STEP_7_READ,R2 ; Is the response correct?
10s ; No terminate
UDASW_BUFF(R1),R0 ; Load byte offset
UDASW_BUFF(R1),R0 ; Set mapping register bits 0 = 6
#9,R0
#RESRSI_TUP,R0 ; Set address to top of rings
#9,R0
#RESRSI_TUP,R0 ; Set address for step 3
#1NIT_M_PURGE,R0 ; Set purje enable flag
#CUDASW_SJEXPCT!UDASM_INTEXPCID,= ; Set step 3 and interupt
UDASW_FLAGS(R1) ; expected
#CUDASW_FLAGS(R1) ; write step word 2
#0,UDASA(R3) ; Return to fork dispatcher
#STEP_3_READ,R2 ; Is the step 3 response correct ?
#15s
#UDAIP(R3) ; Reset UDA on detected error
#RECURREN SAEXPCT!UDASM_INTEXPCID = ; Return to fork dispatcher
#CUDARM_SAEXPCT!UDASM_INTEXPCID = ; Return to fork dispatcher
                                                  BbSC
                                                   Busc
                                                  BIC#2
CMP#
BNEG
MOVZWL
INSV
                                                  ADDL2
MUVL
BIS+2
BIS+2
                                                    MOVW
                                                  MOV*
BRB*
CMP*
BLP*
RSB
BIS*
                                                                                                    #INIT_V FEDO:
5s:
105:
155:
                                                   EXTZV
TZW
MOVCW
INSES
BBISCO
BBISCURL
BCLRL
CCL
205:
                                                                                                                                                                                                                                                                   Terminate init sed on fatal error Terminate if sten sequence error Set GU and quad word purst write Go flad to UDA Clear fork pc in clone UCa; Clear init error flads
                                                                                                       *INIT_V_ERROR,R2,10s

*INIT_V_STFP4,R2,10s

*5,UDASA(R3)

*INIT_M_GU,UDASA(R3)

UCRSL_FPC(P5)

UDASW_INIT_ERR(R1)
30s:
                                                                                                   ODASW_IN____

for UDA/Driver and inic___

UDASW_RUFF(R1),R3 ; Develop up..

UDASW_MAPREG(R1),#9,#9,R3

#<RESPSL_TOP+MSCPsk_PKT_HUR>,R3

UDASL_RUFTOP(R1),R0 ; Get address to top of system

PU,R2 ; Cony

Again

Too.R1 ; Create addr to top of RLS backets

Initialize Response queue listhead

Tacket wait
; Map data base for UDA/Driver and initialize queue listheads
                                                     MOVZWL
                                                     INSV
ADDL2
                                                   ADDUVLL2
MOVULL2
MOVULL2
MOVAL
TSTVAL
MOVAL
                                                                                                                                                                                                                                                                                                      address to top of system buffer
                                                                                                       PO,R2

#2,K1

#RFSPSL_TUP,R1

RESUSL_FLINK(R2),(RU)+

RESUSL_FLINK(R2),(RU)+

CMDUSL_FLINK(R2),(RU)+

CMDUSL_FLINK(R2),(RU)+

INTPSL_FLINK(R2),(RU)+

INTPSL_FLINK(R2),(RU)+

INTPSL_FLINK(R2),(RU)+
                                                                                             INTPSL_FLINK(R2);(RU)+
INTPSL_FLINK(R2),(RU)+
INTPSL_FLINK(R2),(RU)+
INTPSL_FLINK(R2),(RU)+
INTPSL_FLINK(R2),(RU)+
INTPSL_FLINK(R2),(RU)+
INTPSL_FLINK(R2),(RU)+
INTPSL_FLINK(R2),(RU)+
INTPSL_FLINK(R2),(RU)+
INTPSL_FLINK(R2),(RU)+
INTPSL_FLINK(R2)
INITIALIZE internal packet wait
INTPSL_FLINK(R2)
INITIALIZE internal packet wait
INTPSL_FLINK(R2)
INTERNAL PACKET to message ring entry
INTERNAL PACKET to message ring entry
INTPSL_FLING(RI)
INTPSL_FLING(RI)
INTPSL_FLING(RI)
INTPSL_FLING(RI)
INTPSL_FLING(RI)
INTPSL_FLING(RI)
INTERNAL PACKET TO MESSAGE RING ENTRY
INTERNAL PACKET TO MESSAGE RING ENTRY
INTERNAL PACKET TO MESSAGE RING ENTRY
INTERNAL PACKET IN DACK OF RESPONSE QUE
INTERNAL PACKET TO MESSAGE RING ENTRY
INTERNAL PACKET TO MESSAGE RING
INTERNAL PACKET TO MESSAGE RI
                                                   MOVAL
MOVAL
MOUVAL
CLOVAL
MOVAL
MOVAL
PISSON
358:
                                                     INSQUE
                                                    ADDL?
ADDL2
ADDL2
AUBLSS
MOVL
MOVZBL
 405:
                                                     MOVE
                                                     ADDL2
ADDL2
ADDL2
SOBGTR
             Clear Command Reference Number and UPA Resource Values Field in each entry of the Active MSCP Command packet List
                                                     AUDL2
CLRQ
ADDL2
AUBLSS
                                                                                                        *ACISL_CMD_LIST,R2 ; Point to top of com
(R2)
*CPKFSK_SIZE,R2 ; Point to next entry
*CPKFSK_LIST_LEN,R5,45*; Loop through list
                                                                                                                                                                                                                                                                    ; Point to top of command list
  458:
  ; Send UDA eight online packets for units 0 thru 7
                                                                                                                                                                                                                                                                     ; Reload addr of internal structures
; Get andress of internal pkt lished;
; Get backlink address
; Clear R4
                                                     MUVAB
MUVL
ADDL2
CLRL
                                                                                                        UDASL_INTEPHAL,R1
UDASL_INTPOUE(R1),R3
S~#1,R3
P4
                                                                                                                                                                                                                                                                     ; Get an internal MSCP packet bufter; Allocation Failure; Load online command in MSCP packet
                                                                                                        UDA_GET_INTPKT
R0,55s
#M5CP$K_GP_UNUIN,-
M5CP$H_UPCOUF(P2)
R4,M5CP$W_UNIT(R2)
R4,M5CP$W_SHDW_UNIT(K2)
(R2),@(R3)
#8,R4,50s
                                                     BSB*
BLBC
MUVE
508:
                                                                                                                                                                                                                                                                     ; Load unit number
                                                     May
                                                                                                                                                                                                                                                             : Load shadow unit number
: Insert packet in rear and or queue
: Loop for a unline Packets
                                                     MOVA
INSQUE
AUBLSS
```

```
Send upa the Set Controller Characteristics Command Packet to enable Attention Messages and a 60 second nost timeout value.
                                                      UDA_GET_INTPKT ; Get an internal MSCP packet buffer P0,55s : Allocation Failure #MSCPSK_GP_STCON; ; Load Set Controller Characteristics OF CODE (P2) ; op code #MSCPSM_GF_AVATN,MSCPS*_CNT_FLGS(K2) ; Set controller flags #60,MSCPS*_HST_TAU(K2) ; Set host timeout to 60 seconds #UDASM_UNLINE,UDASM_FLAGS(R1) ; Set controller on line flag
                           RSH«
BLRC
MUVb
                           P15+2
                            PISW2
LUAD_INTP_PKT: : Peference label for internal packet loading
                                                      UUASL_IRTPOUE(R1),R3
5^#4,R3
(R2),e(R3)
UUA_INTERNAL_IO
                                                                                                                                          : Get address of internal pkt lished: : Get backlink address : Insert packet in rear end of gueue : Oue packet to UuA : Error return
                            ADDL2
INSUDE
558:
                            RSE
                            DISABLE LSB
SBITL UDA Interupt Service Routine
PAGE
       UDA_INTERUPI - Interupt Service Routine
      Functional Description:
      Inputs:
    Inputs:

O(SP) = Pointer to IDB
R5 = Address of Clone UCB
R0 = R4 = Scratch
Outputs for routine called:
R3 = Pointer to UDAIP
R4 = Address of Internal Data Structures
R5 = Address of Clone UCB
UDA_INTERUPT:: MUVL MUVAR
                                                      #(SP)+,K3
UDASU_INTERHAL,K4
#UDASW_IIMEUHI,-
UDASW_FLAGS(P4),ZOS
IUPSL_OWNER(P3),PD
#UDASW_DNLINF,-
UDASW_FLAGS(R4),IUS
UDASW_FLAGS(R4),IUS
UDASW_FLAGS(R4),R2
CMDSP_PURGF(R2)
                                                                                                                                         ; Get address of IDs
; Get address of internal structures
; Ignor interupt if timeout is set. of
; is incoherent at this point anyway
; Load owner UCs for EXESPORF
; Skip purde check if UDA is offline
                            895
                            P BC
                                                      #UDASV_DNLINF, = ; Skip purde check if UDA is offline

UDASW_FLAGS(R4), ius

UDASK_BUFINP(R4), R2

CMDSR_PURGF(R2) ; Is a data bath purde requested?

INO, test for normal interunt

UCPSL_CRB(R5), R1 ; Get address of CRb

CRBSL_INTD+VECSb_DATAPATH(P1), = (SP) ; Save current UP in CPc

CMDSE_PURGE(R2), = ; Load data path number to be purge?

CKHSL_INTD+VECSb_DATAPATH(P1); into CRB

#^M<R1,R2,R3> ; Save registers from sys routine

G^IUCSPURGDATAP ; Purje the data path

#^M<R1,R2,R3> ; Save registers from sys routine

GFIUCSPURGDATAP ; Purje the data path

#^M<R1,P7,R3> ; Purje the data path

#^M<R1,P7,R3> ; Clear Data Path in interupt #orm

(SP)+,CRBSL_INTD+VECSd_DATAPATH(P1); Restore previous LP

CMDSB_PURGF(R2) ; Clear Data Path in interupt #orm

(LB3),R7 ; Let UDA know we're done

#UDASW_FLAGS(R4),ibs ; Go to abpropriate routines

#UDASW_FLAGS(R4),ibs ; Go to abpropriate routines

#UDASW_FLAGS(R4),20s ; Restore registers and ret from int

#UDASW_FLAGS(P4),20s ; UDA is off line

#VASV_SYSTEM, - ; If clone isn't already in fork quede

#UCFSI_FPC(R5),70s ; Restore registers

(SP)+,R4

(SP)+,R2

(SP)+,R4

(SP)+,R2

(SP)+,R4

(SP)+,R2
                            MUVL
                           TSTB
REQL
MUVL
MUVL
                             MOVE
                            PUSHR
                           Joh
PüPn
                           105:
                            JSB
BKA
PLRC
155:
                                                       #VASV_SYSTEM,-
UCFS1_FPC(R5),7US
3US
(SP)+,RU
(SP)+,R2
(SP)+,R4
                            Bes
                            FSRn
                            WO V G
                            FLI
                                                                                                                                          # Gracefully go to fork IPL
# Use the standard fork processor
# for unsolicited Attention Messages
                                                       GTEXESFURK
UDALFORK_PROC
305:
                            JSR
Brw
                            .SRITU HDA_HNLOAD - UDA Griver unload routine .PAGF
    UDA_UNLUAD - priver unload routine.
     Functional Description: /TBS/
Inputs: Unknown if here from SYBSSYSGEN
UDA_UNLUAD:
MUVAR
                                                       *^M<R1,R2,R3,R4,R5,R6>
UDASI-10TEPNAL,R6
*UDASV_BUFALOC,-
UDASW_FLAGS(R6),15S
*UDASV_CLINKED,-
UDASW_FLAGS(R6),5S
                                                                                                                                        ; Save registers
; Get address of internal structures
; Exit if no system buffer allocated
                            Bec
                                                                                                                                          ; Skip clone unlinking if hever linked
                            BBC
```

```
53
                                                                                                                                                                                                                                                                                                                                                              54
                                                                                            ## SJ

                                                                                                                                                                                                                                        r get address of Clone UCs
r Get audress of back linked UCs
r Set this UCs to last
r Exit if buffer not mapped to UPA
                                               MUVU
MUVU
CLRU
RBC
  55:
                                               MOVU
MOVU
MUVU
                                                                                                                                                                                                                                        release mapping registers
; Get address of system buffer
; Deallocate system buffer
; Set normal for caller if keloading
; Reset all flags for internal init
; Restore registers
; Return to caller
                                               JSB
MOVL
BSB*
  105:
  155:
                                               CLRW
PGPR
                                                 RSP
                                                 *SPITL Driver Support Routines *PAGE
            DDA_RESET_RINGS = Routine to set the Response rings own that to conduct and clear the first quadword in the active command list entry pointed to by R2.
          Inputs:
RU = Address of response packet
R2 = Address of command packet list entry
 UDA_RESET_RINGS:
BISL?
                                                                                              #UDA_M_UHH,=
@CPKFSL_HINGP(RO)
                                                                                                                                                                                                                                        : Set response ring to did be.
                                                CLRU
                                                                                               (H2)
                                                                                                                                                                                                                                                                                  MSCP Command Reference Surber 
på Resources fields in List entr
                                                RSB
   # GET_END_PACKET - Routine to get the next available response packet from BuA
          Functional Description: /TBS/
        Inputs: R1 = Address of internal data structure>
        Outputs:

R0 = Address of End packet or 0 if next nacket pelonged to UDA or no command packet match was found.

R2 = Address of Active Command Packet with same reference number, or undefined if no match was found.
  ļ
GET_END_PACKET:

MUV0

MOV1

UDASL_RUFTOP(R1), R4

RESUBL_FUINK(R4), R0

RESUBL_FUINK(R4), R0

RESUBL_FUINK(R4), R0

RESUBL_FUINK(R4), R0

RESUBL_FUINK(R4), R0

RESUBL_FUINK(R4), R0

#UV1

RESUBL_FUINK(R4), R0

#UV2

#UV2

#UV3

#UV4

RESUBL_FUINK(R4), R0

#UV4

#UV4

RESUBL_FUINK(R4), R0

#UV4

#UV4

#UV4

RESUBL_FUINK(R4), R0

#UV4

                                              BSAB
BKR
REMOUE
INSQUE
CLPL
                                                                                                                                                                                                                                    Process attention message
FTV it again
Pemove packet from front of gueue
Insert in back of gueue
Clear loop index
                                                                                            R3
 105:
                                                                                           ACTSL_CHD_LIST(R4),R2 ; Get address of first command packer CPKESL_CMD_REF(R2),= ; Compare reference numbers between MSCPSL_CMD_REF(R0) ; Tesponse and command packets ? Found the match ? Point to next entry *CPKFSK_LIST_LEH,R3,15$ ; Lonp through #11 command packets *UDA_M_DWN,@CPKESL_RIGP(M0) ; Set ring entry to UDA own R0 (SP)+,R3 ; Restore registers ; Restore registers ; Return to caller
                                              MOVAR
CMPL
155:
                                             REOL
AUDL2
AURLSS
RISL2
CLRU
MOVU
205:
         ATTENTION_MSG - Attention Message Processing koutine
        Functional Description:
If the message received is an Available Attention Message, then an Un-Line internal MSCP packet is generated for the unit declared. The other forms of attention messages are currently ignored.
       Inputs:
R0 = Address of Message Packet
R1 = Address of Internal Data Structures
ATTENTION_MSG:
BLAC
CMPH
BNEU
MCVU
                                                                                           BDAsh_FLAGS(RI),2us ; Ignor message if uDA went offline eMSCPsK_OP_AVATN,MSCPsH_OPCODE(RO)
2us ; Ignor non-available attn message RO,-(SP) ; Save input context ; Get a system puffer for internal RU,15s ; Allocation failure, ignor request
                                              BSR.
BLHC
```

```
55
                              MUV
                MUVA
                мауь
               MOVL
ADDL2
108:
                INSQUE
               INSQUE
RKR
MUVO
REMUUE
INSULE
BISL2
RSR
15$:
                PAGE
  GET_CMD_PACKET - Houtine to get the next commans packet for caller
  Functional Description: /TBS/
  Input:
Ri = Address of internal data structures
  Outputs:

RV = Success = Address of empty command backet.

RV = Failure = 0 if:

1) Uwn bit set indicating HuA owns packet

2) Uwn bit reset but flar bit set indicating packet is still active.

R2 = Address of empty Active MSCP Command packet entry
GET_CMD_PACKEL:
PUSHE
MUVL
MUVL
                               R1
UDASL_CMD_LIST(R1),R2
UDASL_RUFTOP(R1),R1
CMDUSL_FLINK(R1),R0
                MOVL
               BUS
CLPL
TSTL
BEOL
ADPL2
AURLSS
PRP
55:
                CLRU
CLRU
AUBLSS
PUPL
                               ZUS
R1
R1
MSCPSL_CMU_KEF(K0)[R1];
#MSCPSK_PKTSTZEG-3,K1,155
R1
R(SP)+
;
                                                                              f Restore R1
f Execute co-routine call to caller
                JSP
; Return here if command packet can be queued to the UDA
                                                                              : Save R1
; Get address of system bufrer
; Potate packet from front of queue to
; back of queue
; Clear flag bit in ring entry
                PUSHL
                               R1
UDASL_BUFTOP(R1),R1
@CMDOSL_FLINK(R1),PU
(R0),ECMDOSL_BLINK(R1)
#UDA_M_FLAG___
               NUVE
REMUITE
INSUTE
                               BUDA_M_FLAG,=
BCPKESL_RINGP(RO)
BUPA_M_UNN,=
BCPKESL_RINGP(RO)
                BICLZ
                                                                            ; Set packet to BDA own
                PISL?
               CLPL
PUPL
RSP
.PAGF
205:
                                                                              ; Set failure flay if here from above ; Restore Ri ; Return to caller
   UDA_GET_INTPK: - Allocate a system buffer for an internal MSCP packet
   Functional Description:
Calls UDA_ALONONPAGED for the buffer. Clears the 48 bytes of packet
to zeroes for caller, and loads next higher internal MSCP Packet
command reference number.
  Inputs: none
  Outputs:

RU = Success or failure as received from EXESALUNUNPAGED

R1 = Address of internals if allocation succeeded else trass

R2 = Address of buffer
UDA_GET_INTPKI:

MUVL
RSAB
BLAC
CLRL
CLRL
AUBLSS
MUVAB
108:
INCH
BEGL
MGVW
                               #<PSCPSK_PKTSIZE+12>,R1; Define size or system buffer needed UDA_ALONONPAGED; Get system buffer Ru,15s; Allocation failure, ignor request R1; Init loop index SCPSL_CMD_REF(R2)[R11]; Clear Packet
                               RU,155
R1
MSCPSL_CMD_REF(R2)[R1]
#MSCPSK_PKTSIZE@-3,k1,5s
UDASL_INTEPNAL,R1
UDASW_REF_NUM(R1)
                                                                              ; Get internal's address
; Make a new command reference number
; But not a zero
; Noad packet's command reference no
                               10s
UDASW_REF_NUM(R1),
MSCPSL_CMD_REF(R2)
               PSB
.PAGE
15$:
    UDA_ALONDNPAGED - Allocate a buffer from system space for caller
```

```
Functional Description: Calls FAFSALONDWPAGED and inserts buffer size and type in block if success. Saves R3 for caller. R3 usually contains the address of an 1PP.
   Inputs:
R1 = Size of block
  Outputs:

R0 = low bit clear indicates failure
R0 = low bit set indicates success
R1 = Size of buffer
R2 = Address of buffer
UDA_ALDNONPAGED:
PUSHR #^M<P1, k3>
USA G^EAESALUHONPAGED
PGPK #^M<R1, k3>
ALBC RU,55
                                         ##M<Pl, H3> : Save H3 and requested buffer size G^EAESALUHONPAGED : Request a system buffer ##M<R1, H3> : Restore registers RU, 55 : None available, return P1, IRPSw_SIZF(H2) : Load size descriptor in buffer #DYHSC_bUFIU, IRFSb_TYPF(R2) : Define type
                     MOVW
MUVZRA
5s:
   UpA_DEANONPAGED - Deallocate a buffer from system space for caller.
functional Description:
Calls FxEsDEANONPAGED and saves R1+R3 for caller
f Inputs:
f R0 = Address of bufrer to be deallocated
RO = Ada; Outputs: None
UDA_DEANGRPAGED:
PUSHP **M<R1, K2, P3>
JSB G*EXESDEANGRPAGED
POPH **M<P1, R2, R3>
                                                                                                       r Save registers
: De-allocate system ouffer
: Restore registers
                     . PAGE
   UDA_IUPOSI - 1/O post processing routine
   Functional Description: /IBS/
  R3 = Address of IRP to post process
R5 = Address of the ubiquitous Clone uCn
R7 = I/O Status long word i
R6 = I/O status long word 2
Outputs: None
UDA_IOPOST: MOVL
                                         Ru,-(SP)
                                                                                                       ; bave RO;
; Load final status in IRP;
; Account for I/O in Clone BCs;
; Get address of real BCR;
; Account for I/O in real BCR;
; Get address of idpost owent listhead;
; Insert IRP in post process green;
; Hranch if not first entry;
; Initiate Soit*are Interurt;
; Pestore Ru
                                                                                                       ; Save RO
                    MUVU R7, (RP$L_MEDIA(R3)
DECL WCBSL_DPCNT(R5)
MUVL IRPSL_WCG(R3), R0
INCL UCRSL_DPCHT(R0)
MUVAR G^IUCSGL_PSBL, R0
INSUME (R3), &(R5)
PNFU 108
SUFIINT #IPLS_IDPUSI
MUVL (SP)+, R0
RSQ
                    UF OF WORD
105:
                     MOVL
   LINK_CLONE - Routine to link the Clone with at the end of the wist for access by the timeout handler.
   R5 = Address of clone UCR
 Registers Usea: RJ,R2
LINK_CLUNE:
MOVE
MOVE
MOVE
MOVE
55:
                                        UCRSI_CKB(Pb),R0

CKBSL_INTD+VFCSL_IDd(K0),K0: Get address or IDB

IUPSL_UCHLSI(K0),k0: Get address or IDB

UCBSL_LINK(K0),k2: Get address or IDB

UCBSL_LINK(K0),k2: Get address or IDB

IUPSL_UCHLSI(K0),k2: Get address or IDB

IUPSL_INK(K0),k2: Get address or IDB

I Get address or IDB

I Get address or IDB

I Continue search for last uCB

I Load address of next uCB

I Continue search for last in list

I Load back pointer in Clone

I Load back pointer in Clone

I Clear fork PC field

I Feturn to caller
5$:
                    BEGL
                    MOVAL
MOVAL
MOVAL
CLS
108:
                                                                                                        ; All good things must come to an end
UDA_END:
                     . LND
```

# What is claimed is:

1. In a data processing system which includes first and second processors (70 and 31), a memory (80) to which information can be written by each of said processors and from which information can be read by each of said processors, such memory having a plurality of locations for storing said information, and bus means (60) for interconnecting the first and second processors and said memory, to enable communications therebetween, said bus means being of the type which has no hardware interlock capability which is usable by the other of said processors to selectively prevent the other of said processors from accessing said memory locations, the improvement comprising:

communications control means for controlling communications between said processors and permitting the first processor to send a plurality of commands in sequence to the second processor via the bus means, and for permitting the second processor to send responses to those commands to the first

processor via the bus means;

the communications control means including a plurality of locations in said memory, termed interface memory locations, adapted to serve as a communications interface between the first and second processors, all commands and responses being transmitted through such interface memory locations;

the interface memory locations comprising a pair of

ring buffers;

a first one of said ring buffers being adapted to buffer the transmission of messages issued by the first processor and a second one of said ring buffers being adapted to buffer the reception of messages transmitted by the second processor;

each of said ring buffers including a plurality of memory locations adapted to receive from an associated one of said processors a descriptor signifying an-

other location in said memory;

for said first ring buffer, the location signified by such descriptor being a location containing a message for transmission to the second processor;

for said second ring buffer, the location signified by such descriptor being a location for holding a mes-

sage from the second processor; and

- the communications control means permitting each of said processors to operate at its own rate, independent of the other of said processors, and to access a ring buffer for writing thereto only when the buffer does not contain information previously written to such buffer but not yet read from it and for reading to such buffer only when the buffer contains information written to it but not yet read therefrom, thus preventing race conditions from developing across said bus means in relation to accessing the interface memory locations.
- 2. The apparatus of claim 1 wherein there is associated with each ring buffer entry a bit whose state indicates the status of that entry;
  - for each entry of the first ring buffer, the first processor being adapted to place such entry's ownership bit in a predetermined first state when a descriptor is written into said entry, and the second processor being adapted to cause the state of the ownership bit to change when such descriptor is read from said entry:
  - for each entry of the second ring buffer, the second processor being adapted to place such entry's ownership bit in a predetermined first state when a descriptor is written into said entry, and the first

processor being adapted to cause the state of the ownership bit to change when such descriptor is read from said entry;

the first and second processors being adapted to read ring buffer entries in sequence and to read each ring buffer entry only when the ownership bit of said entry is in said predetermined first state, whereby an entry may not be read twice and an entry may not be read before a descriptor is written thereto.

The data processing system of claim 1 wherein the communications control means is further adapted to provide such communications while each of the processors is permitted to operate at its own rate, independent of the other processor, and while avoiding processor interruption for a multiplicity of read and write operations.

4. In a data processing system which includes first and second processors (70 and 31), a memory (80) adapted to be used by said processors for containing information to be shared by the processors, and bus means (60) for interconnecting the first and second processors and the memory, the bus means (60) being of the type which has no hardware interlock capability which is usable by each of said processors to selectively prevent the other of said processors from accessing at least a portion of said memory, the improvement comprising:

the first and second processors (70 and 31) being adapted to employ a portion (80A) of said memory as a communications region accessible by both of said processors, so that all commands and responses can be transmitted from one of said processors to the other of said processors through such

portion of memory;

the communications region of memory including a

pair of ring buffers (80D and 80E);

a first one of said ring buffers (80D) buffering the transmission of messages issued by the first processor (70) and a second one of said ring buffers (80E) buffering the reception of messages transmitted by the second processor (31);

each of said ring buffers including a plurality of memory locations (e.g., 132, 134, 136 and 138) adapted to receive from the associated transmitting one of said processors a descriptor signifying another

location in said memory,

for said first ring buffer, the location signified by such descriptor being a location containing a message for transmission to the second processor;

- for said second ring buffer, the location signified by such descriptor being a location for storing, at least temporarily, a message from the second processor; and
- the first and second processors (70 and 31) further being adapted to control access to said communications region (80A) such that information written therein by one of said processors may not be read twice by the other processor and a location where information is to be written by one of the processors may not be read by the other processor before said information has been written,
- so that race conditions are prevented from developing across said bus means in the course of interprocessor communications, and messages are transmitted from said ring buffers in the same sequence as that in which they are issued by the processors, while each of the processors is permitted to operate at its own rate, with substantial independence from the other processor.

- 5. The apparatus of claim 4 wherein said ring buffers are adapted to permit the first processor to send a plurality of commands in sequence to the second processor via the bus means, and to permit the second processor to send responses to those commands to the first processor via the bus means.
- 6. The apparatus of claim 5 wherein the first processor (70) is a host computer's (1) central processor, the second processor (31) is a processor in a controller (2, 30) for a secondary storage device (40), and the bus 10 means includes an input/output bus (60) for interconnecting said host computer with said secondary storage device.
- 7. The apparatus of claim 5 wherein there is associated with each ring buffer entry a byte of at least one bit, termed the ownership byte (FIG. 3B-133, 135, 137, 139; FIG. 8-278), whose state indicates the status of that entry;

for each entry of the first ring buffer (80D), the first processor (70) being adapted to place such entry's ownership byte in a predetermined first state when a descriptor is written into said entry, and the second processor (31) being adapted to cause the state of the ownership byte to change when such descriptor is read from said entry;

for each entry of the second ring buffer (80E), the second processor (31) being adapted to a place such entry's ownership byte in a predetermined first state when a descriptor is written into said entry, and the first processor (70) being adapted to cause the state of the ownership byte to change when such descriptor is read from said entry;

the first and second processors being adapted to read ring buffer entries in sequence and to read each ring buffer entry only when the ownership byte of said entry is in said predetermined first state, whereby an entry may not be read twice and an entry may not be read before a descriptor is written thereto.

8. The apparatus of claim 7 wherein said ownership 40 byte (278) is the most significant bit in each descriptor (260, 264).

9. The apparatus of claim 5 wherein the controller (2, 30) further includes pointer means (32, 34) for keeping track of the current first and second ring buffer entries. 45

10. The apparatus of claim 5 further including means for limiting the generation of processor interrupt requests to the first processor in connection with the sending of commands and receipt of responses by said processor, such that interrupt requests to said processor are generated substantially only when an empty ring buffer becomes not-empty and when a full ring buffer becomes not-full.

11. The apparatus of claim 10 wherein the size of each ring buffer is communicated by said first processor to 55 the second processor at the time of initializing a communications path betweem them.

12. The apparatus of claim 11 wherein the processors (70, 31) communicate by sending message packets to each other, and further including:

the first ring buffer (80D) being adapted to hold up to M commands to be executed;

an input/output device class driver (3) associated with the first processor (70) for sending commands to and receiving responses from an input/output 65 device (40);

the second processor (31) being adapted to provide to the class driver (3) in its first response packet the number M of commands of a predetermined length which said buffer can hold; the class driver being adapted to maintain a credit account having a credit account balance indicative of the number of commands the buffer can accept at any instant;

the credit account balance initially being set to equal M and being decremented by one each time the class driver issues a command and being incremented by the value;

the second processor further being adapted to provide to the class driver, with each response packet, a credit value (FIG. 9, 288) representing the number of commands executed to evoke the response; the class driver incrementing the credit account bal-

ance by said credit value; and

the first processor and class driver being adapted so as not to issue any commands when the credit account balance is zero and further being adapted to issue only commands which are immediately executed when the credit account balance is one.

13. In a data processing system which includes first and second processors, (70 and 31) a memory (80) adapted to be used by said processors, and bus means (60, 110, 90) for interconnecting the first and second processors and memory to enable communications therebetween, said bus means being of the type which has no hardware interlock capability which is usable by each of said processors to selectively prevent the other of said processors from accessing at least a portion of said memory, the improvement comprising:

at least a portion (80A) of said memory (80) being adapted to serve as a communications region accessible by both of said processors all commands and responses being transmitted from one processor to the other through such portion of memory;

means (278) for controlling access to information in said communications region whereby information written therein by one of said processors may not be read twice by the other processor and wherein a location where information is to be written by one of the processors may not be read by the other processor before said information has been written;

the communications region of memory including a pair of ring buffers (80D, 80E);

a first one of said ring buffers (80D) being adapted to buffer the transmission of messages issued by the first processor and a second one of said ring buffers (80E) being adapted to buffer the reception of messages transmitted by the second processor;

each of said ring buffers including a plurality of memory locations (e.g., FIG. 3B-132, 134, 136, 138) adapted to receive from an associated one of said processors a descriptor (260, 264) signifying another location in said memory;

for said first ring buffer, the location signified by such descriptor being a location containing a message for transmission to the second processor; and

for said second ring buffer, the location signified by such descriptor being a location for holding a message from the second processor,

so that race conditions are prevented from developing across said bus means and messages are transmitted from said ring buffers in the same sequence as that in which they are issued by the processors, while each of the processors is permitted to operate at its own rate, independent of the other processor.

14. The apparatus of claim 13 wherein said ring buffers are adapted to permit the first processor to send a plurality of commands in sequence to the second processor via the bus means, and to permit the second

processor to send responses to those commands to the first processor via the bus means.

15. The apparatus of claim 14 wherein the first processor is a host computer's (1) central processor (70), the second processor is a processor (31) in a controller (2, 30) for a secondary storage device (40), and the bus means includes an input/output bus (60) for interconnecting said host computer with said secondary storage device.

16. The apparatus of claim 15 wherein there is associated with each ring buffer entry a byte of at least one bit, termed the ownership byte (FIG. 3B-133, 135, 137, 139; FIG. 8, 278), whose state indicates the status of that entry;

for each entry of the first ring buffer (80D), the first processor (70) being adapted to place such entry's ownership byte in a predetermined first state when a descriptor (260, 264) is written into said entry, and the second processor (31) being adapted to cause the state of the ownership byte to change when such descriptor is read from said entry;

for each entry of the second ring buffer (80E), the second processor (31) being adapted to place such entry's ownership byte in a predetermined first state when a descriptor is written into said entry, and the first processor (70) being adapted to cause the state of the ownership byte to change when such descriptor is read from said entry;

the first and second processors being adapted to read ring buffer entries in sequence and to read each ring buffer entry only when the ownership byte of said entry is in said predetermined first state, whereby an entry may not be read twice and an entry may not be read before a descriptor is written 35 thereto.

17. The apparatus of claim 15 wherein the controller further includes pointer means (32, 34) for keeping track of the current first and second ring buffer entries.

18. The apparatus of claim 15 further including means 40 for reducing the generation of processor interrupt requests to the first processor in the sending of commands thereby and responses thereto, such that interrupt re-

quests to said processor are generated substantially only when an empty ring buffer becomes non-empty and when a full ring buffer becomes not full.

19. The apparatus of claim 18 wherein the size of each ring buffer is communicated by said first processor to the other of said processors at the time of initializing the communications path between them.

20. The apparatus of claim 19 wherein the processors communicate by sending message packets to each other, and further including:

a buffer associated with the second processor for holding up to M commands to be executed;

an input/output device class driver associated with the first processor for sending commands to and receiving responses from an input/output device;

the second processor being adapted to provide to the class driver in its first response packet the number M of commands of a predetermined length which said buffer can hold;

the class driver being adapted to maintain a credit account having a credit account balance indicative of the number of commands the buffer can accept at any instant;

the credit account balance initially being set to equal M and being decremented by one each time the class driver issues a command and being incremented by the value;

the second processor further being adapted to provide to the class driver, with each response packet, a credit value representing the number of commands executed to evoke the response;

the class driver incrementing the credit account balance by said credit value; and

the first processor and class driver being adapted so as not to issue any commands when the credit account balance is zero and further being adapted to issue only commands which are immediately executed when the credit account balance is one.

21. The apparatus of claim 16 wherein said ownership byte is the most significant bit in each descriptor.

45

50

55