

EK-MG10-MM-001

MG10 MAINTENANCE MANUAL

digital equipment corporation • maynard. massachusetts

CHAPTER 1

INTRODUCTION

This chapter contains a general functional description of the MG10 Core Memory. It includes a system level description of the logic, a physical description, and general design specifications.

1.1 GENERAL DESCRIPTION

The MG10 (Figure 1-1) is a coincident current, ferrite core, 3-D, 3-wire memory, storing up to 131,072 37-bit words (36 data bits plus 1 parity bit), with a cycle time of 1 μ s. The MG10-A is the basic system and is capable of storing 32K word locations (32,768 actual locations). The MG10-E option is a 32K expansion unit, which, when installed in a basic MG10-A, yields a 64K MG10-G. Two MG10-E options installed in an MG10-G yield a 128K MG10-H. As many as 16 memory units may be physically connected to the memory bus.

1.2 SYSTEM LEVEL DESCRIPTION


The operation of the MG10 within the DECsystem-10 is asynchronous; that is, access to memory units is governed by a "request/response" system, wherein the processor makes a memory cycle request and waits for a response from a memory unit. Communication between processor and memory unit takes place over the memory bus. Each processor in the system has an associated memory bus which is connected to an active port in each memory unit.

A memory unit may contain up to a maximum of eight access ports; each port is associated with one particular processor, data channel, multiplexor, etc.

(Figure 1-2). If an MX10 Memory Data Multiplexor is included in the system, as many as eight DF10 Data Channels may be associated with one memory port. The MG10-G Additional Access Port option provides two additional access ports to MG10 memories that do not utilize all available access ports. Priority logic contained in each memory unit designates the sequence in which the processors are granted access in the event of simultaneous requests.

MG10s are compatible with all DECsystem-10 memories and processors. Two-way interleaving is provided within a single MG10 cabinet, and four-way interleaving is performed between two MG10 cabinets. Each unit, however, must contain equal amounts of storage. Interleaving rotates successive memory cycles between the interleaved memory units if the addressing is sequential. Operation in this mode effectively decreases cycle time, which, in turn, reduces processor idle time.

The MG10 incorporates additional features that allow for smooth degradation of memory performance and ease in checking malfunctions. A select switch is provided for each 32K bank of memory. A deselected bank is logically placed into the highest core in the cabinet, while other previously higher banks are automatically pushed down, so that no hole appears in the address base within a cabinet. Thus, a core stack malfunction results in less core being available, rather than immediately having to power down the cabinet to replace the malfunctioning stack; the latter can be replaced at the next scheduled maintenance time.



7370-11

Figure 1-1 MG10 Core Memory

The MG10 contains data parity checking logic for checking data being read out of memory and being written into memory. If a parity error is detected, the address, data, ACTIVE, RD RQ and WR RQ indicator lights are frozen without affecting regular MG10 operation. If the STOP switch is ON, the particular control with which the error is associated is halted.

1.3 PHYSICAL DESCRIPTION

The MG10 is housed in a standard PDP-10 cabinet (Figures 1-1 and 1-4). The major physical differences in the MG10 and earlier DECsystem-10 memories are:


1. Higher storage capacity
2. Up to eight access ports available

The use of Quick Latch bus connectors provides low maintenance and fast, easy attachment of the bus cable to the eight access ports (P0—P7) located at the lower rear of the logic frame (Figure 1-3). Two physical connectors (in/out) are associated with each port. They are wired in parallel, allowing P_n of one unit to be daisy-chained to the respective P_n of the next unit. These ports are the electrical inputs from the memory bus to the MG10.

The MG10 is divided into two major logic sections: the Core Memory and Control (CMC) section, and the Port Control and Core Interface (PCCI) section. The CMC section is further subdivided into two separate controllers (C0 and C1), selected by address bits 21 (0) and 21 (1), respectively. The CMC and PCCI sections are connected by four BC20-D cables, as shown in Figure 1-5.

1.4 SPECIFICATIONS

The MG10 Core Memory general specifications are listed in Table 1-1.



10-1743

Figure 1-2 Typical System Diagram




Figure 1-3 MG10 Rear View (Access Ports)

7370-2





Figure 1-4 MG10 Core Memory, Front View (Door Open)

7370-4



*RIGHT/LEFT LOOKING AT FRONT OF CABINET

Figure 1-5 MG10 Core Memory, Rear View (Logic Section)

7370-8

**Table 1-1
Specifications**

Characteristics	Specification
Power Requirements	208Y/120 Vac +6%, -12%, 60 Hz \pm 1 Hz 380Y/220 Vac +6%, -12%, 50 Hz \pm 1 Hz 416Y/240 Vac +6%, -12%, 50 Hz \pm 1 Hz
Line Current, 60 Hz	18 A; 160 A inrush for one cycle
Line Current, 50 Hz	9 A; 80 A inrush for one cycle
Power Dissipation	2070 W
Internal Logic Potentials	
Positive Logic	0 V to +3 V
Negative Logic	-3 V to 0 V
Stack Voltage	+20 V and -5 V
Power Interrupt	Up to 20 ms with no effect on operation. No loss of stored data at power ON/OFF.
Cycle Time	1000 ns
Read Access Time	670 ns maximum, excluding cable delay
Address Acknowledge Time	230 ns maximum, excluding cable delay
Word Length	36 bits plus parity bit
Memory Size	
MG10-A	32,768 words
MG10-G	65,536 words
MG10-H	131,072 words
MG10-E	32,768 words, expansion from MG10-A to MG10-G. A minimum of two MG10-E options is required to expand an MG10-G to an MG10-H.
Access Ports	8 maximum; simultaneous access by any two ports to each memory half. The MG10-G Additional Access Port option provides two additional access ports to MG10-G memories that do not utilize all available access ports.
Interleaving	2-way within one cabinet 4-way between two cabinets
Dimensions	
Height	72 in. (1.83 m)
Width	33 in. (0.84 m)
Depth	30 in. (0.76 m)
Weight	900 lb (409 kg)

**Table 1-1 (Cont)
Specifications**

Characteristic	Specification
Operating Temperature	60° to 95° F 15° to 35° C
Storage Temperature	40° to 110° F 5° to 45° C
Relative Humidity	20% to 80%
Heat Dissipation	7100 Btu/hr (1800 kg-cal/hr)

CHAPTER 2 INSTALLATION

2.1 SCOPE


This chapter, used with the PDP-10 Site Preparation Guide and the Engineering Drawings provided with each unit, contains the information required for MG10 installation.

2.2 SITE PREPARATION

No special site requirements exist, other than those dictated by environmental conditions (Table 1-1) and service clearances (Figure 2-1). Subflooring is not normally required. The units are free standing; up to four units may be bolted together. The memory unit installed closest to the CPU should not be separated from it by more than 3 feet* (0.914 m) less than 1/4 inch (0.635 cm).

2.3 INSTALLATION PROCEDURE

After removing the equipment packing material, visually inspect the exterior and interior of the equipment: inspect external surfaces for surface, bezel, switch, and light damage, caved-in doors or other signs of the equipment being damaged. Internally inspect the cabinet for any obvious cable damage, loose or broken modules, fan damage, and loose nuts, bolts or screws: inspect external surfaces for surface, bezel, switch, and light damage, caved-in doors or other signs of the equipment being damaged. Internally inspect the cabinet for any obvious cable damage, loose or broken modules, fan damage, and loose nuts, bolts or screws. Ensure that all modules are properly seated.



DIMENSIONS	A	B	C	D	E	F	G	H
METERS	0.09	0.19	0.61	0.76	0.79	0.8	0.91	2.6
INCHES	3.7	7.5	24	30	31	31.5	36	102

10-0869

Figure 2-1 MG10 Core Memory
Service Clearance

*Speedy, the processor timing program, is written for the standard 10-foot memory bus cable connection between the CPU and the first memory unit. If lengths in excess of 10 feet are used, Speedy timing printouts will not agree with the timing specification.

2.3.1 Cabling

All cables enter or leave the memory unit through an access cutout at the bottom of the cabinet. Figure 2-2 illustrates a system configuration with cabling data.

2.3.1.1 Memory Bus — One memory bus cable is required to connect the unit to a processor or to another memory unit if more than one unit is included in the system. Two memory bus cables are included for each MG10-G Access Port option (all access ports are optional), with a maximum of eight ports per unit. The maximum allowable physical length of the memory bus is 100 feet, including wire-runs through each memory unit. The memory bus must be terminated in the last memory unit in the system using one H866 type terminator per access port.

CAUTION

Do not force connection when installing memory bus cable with Quick Latch cable connector.

2.3.1.2 AC Power — Each 60 Hz MG10 unit is furnished with a 3-wire ac power cable with the Hubbell 2611 Twist-Lok™ plug to be mated with a Hubbell 2610 receptacle. For 50 Hz users, a Hubbell 2321 Twist-Lok plug is mated with a Hubbell 2320 receptacle. Ensure that the power supplies are jumpered for the appropriate line voltage (115 or 230 Vac). Appropriate jumper configurations are shown on the power supply label.

2.3.1.3 Power Control — The 857 Power Controls in all cabinets must be interconnected to enable central control of power ON/OFF from the PDP-10 console power switch. Three Mate-N-Lok connectors on each 857 Power Control are used for interconnection via a 3-wire bus (Figure 2-3). One 3-wire bus cable is supplied with each cabinet to connect the 857 Power Control to the 857 Power Control in the next cabinet. Because each power control must connect to the power controls in the preceding and following cabinets, two Mate-N-Lok connectors are reserved for the intercabinet bus. A third connector is provided for connection to the cabinet-mounted thermal switches and to the PDP-10 console power switch.


If remote control is desired, ensure that the REMOTE/LOCAL toggle switch on the 857 Power Control is in the REMOTE position before operating the MG10 on-line with the processor. Also ensure that the ac line voltage select switch on the 857 Power Control selects the proper ac line voltage level (115 Vac or 240 Vac position).

2.3.1.4 Ground Mesh Cable — Connect a No. 4 gauge wire from the copper bolt on the bottom of the MG10 cabinet to the adjacent cabinet(s).

2.3.2 Memory Address Switch Settings

The MG10 port address must be established prior to memory operation. The port address is established via the Lower Boundary Address toggle switches located on the memory maintenance panel.


™ Twist-Lok is a trademark of Harvey Hubbell, Inc.



10-1757

Figure 2-2 MG10 Cabling

DEC PART NO.7008288 FOR
CONNECTIONS BETWEEN 857
POWER CONTROLS IN ADJACENT
CABINETS



10-1037

Figure 2-3 Remote Power Control Cable

Table 2-1 lists the address switch settings for a typical system having eight 32K MG10-A memories connected to one KA10, KI10 or the KL10 processor memory buses.

NOTE

If the KA10 processor is used, only eight 32K MG10-A memories can be connected to the memory bus.

Note that KA10 based memory systems are limited in size. If a KA10 processor is used, the number of 32K MG10 memories connected to its bus must not exceed eight. This limitation is dictated by the memory addressing capability of the KA10 (256K word locations). The three-position port selection switch, relative to the KA10 in the system, is placed in the "KA" position. This causes the KA10 to ignore memory address bits 14—17.

When 128K MG10-H memories are connected to the memory bus, a maximum of two memories can be connected to a KA10 processor memory bus due to the KA10 memory size limitation. Table 2-2 lists the address switch settings for a switch having eight 128K MG10-H memories connected to a KI10 memory bus.

MG10 memories connected to a KA10 memory bus must have consecutive addresses. For example, if only five 32K MG10-A memories are connected to a KA10 memory bus, they must be addressed 0 through 4. If this addressing is not followed, holes are created in the memory address space and the KA10 attempts to address memory that does not exist.

When 64K MG10-G memories are connected to the memory bus, the Lower Bound Address toggle switches are set differently. Only four MG10-G memories can be connected to the KA10 processor memory bus due to the KA10 memory size limitation. Only switches 14 through 19 (instead of 14 through 20) are used. Again, the port switch relative to the KA10 processor is placed in the center (KA) of three positions, which, in effect, results in ignoring bits 14—17. Table 2-3 lists the address switch settings for a typical system having four 64K MG10-G memories connected to one KA10 memory bus or eight MG10-G memories connected to KI10 or KL10 memory buses.

NOTE

If the KA10 processor is used, only eight 32K MG10-A memories can be connected to the memory bus.

Table 2-1
MG10 (32K) Memory Address (Lower Bound) Switch Settings

Memory Addresses	MG10-A No.	Memory Address (Lower Bound) Switch Settings						
		14	15	16	17	18	19	20
000000—077777	0	0	0	0	0	0	0	0
100000—177777	1	0	0	0	0	0	0	1
200000—277777	2	0	0	0	0	0	1	0
300000—377777	3	0	0	0	0	0	1	1
400000—477777	4	0	0	0	0	1	0	0
500000—577777	5	0	0	0	0	1	0	1
600000—677777	6	0	0	0	0	1	1	0
700000—777777	7	0	0	0	0	1	1	1

Table 2-2
MG10-H (128K) Memory Address
(Lower Bound) Switch Settings

Memory Address	MG10-H No.	Memory Address (Lower Bound) Switch Settings				
		14	15	16	17	18
000000-377777	0	0	0	0	0	0
400000-777777	1	0	0	0	0	1
1000000-1377777	2	0	0	0	1	0
1400000-1777777	3	0	0	0	1	1
2000000-2377777	4	0	0	1	0	0
2400000-2777777	5	0	0	1	0	1
3000000-3377777	6	0	0	1	1	0
3400000-3777777	7	0	0	1	1	1

Table 2-3
MG10-G (64K) Memory Address
(Lower Bound) Switch Settings

Memory Addresses	MG10-G No.	Memory Address (Lower Bound) Switch Settings					
		14	15	16	17	18	19
000000-177777	0	0	0	0	0	0	0
200000-377777	1	0	0	0	0	0	1
400000-577777	2	0	0	0	0	1	0
600000-777777	3	0	0	0	0	1	1
1000000-1177777	4	0	0	0	1	0	0
1200000-1377777	5	0	0	0	1	0	1
1400000-1577777	6	0	0	0	1	1	0
1600000-1777777	7	0	0	0	1	1	1

2.3.3 Interleave Switch Settings

Interleaving MG10 memories is controlled by two toggle switches located on the memory maintenance panel. These switches are used to select normal (non-interleaved) operation, 2-way interleaved operation, and 4-way interleaved operation. Table 2-4 lists switch settings for the various interleaved situations.

NOTE

Only memory units with the same number of memory locations can be interleaved; i.e., a 32K memory cannot be interleaved with a 64K memory (Paragraph 4.3.3).

In 2-way interleaving, address bit MADR 35 is swapped with address bit MADR 21. The result is that all even addresses are accessed through Control 0 (C0) and all odd addresses are accessed through Control 1 (C1).

In 4-way interleaving, in addition to swapping MADR 35 for 21, MADR 34 is swapped with either MADR 20, 19, or 18 depending on the memory size in each cabinet. The result is that four consecutive words are obtainable from the four controls in the two cabinets.

**Table 2-4
Interleave Switch Settings**

Mode	Interleave Switches	
	34	35
Normal	NORM	NORM
2-way	NORM	INTL
4-way	INTL	INTL

2.3.4 Port Selection Switch Settings and Priority

Eight three-position selection switches (P0—P7) are located on the maintenance panel. In the down position of a given switch, access to the memory by the port associated with that switch is denied. The middle position is used for accessing the MG10 from KA type processors only (address bits 14—17 are ignored). The up position is used for accessing the MG10 from KI or KL type processors.

In case of multiple simultaneous requests from all eight ports, the following priority scheme is used:

Port	Priority	Associated Devices
0 1	Highest; alternates between P0 and P1	Disks, drums, and other high-speed devices
2 3	Second; alternates between P2 and P3	
4 5 6 7	Lowest; rotates among P4, P5, P6, and P7	CPUs; e.g., KI or KL

If two or more requests are received simultaneously by the MG10, the priority network enables the port that has the highest priority. For example, second priority is shared between ports P2 and P3, such that if P2 were serviced last in the previous memory cycles, then P3 would be given priority over P2, should simultaneous requests occur on those ports. Likewise, the highest priority is shared between ports P0 and P1.

The rotating scheme works differently. Priority goes downward from P4 to P7. For example, if P5 was the last serviced port, for subsequent simultaneous requests to those ports, priority would pass to P6, etc. After P7, the priority “rotates” back to P4.

2.3.5 Memory Bank Switch Settings

Automatic selection and deselection of memory banks is provided by the four Memory Bank switches located on the maintenance panel; each BANK switch controls 32K of memory. A detailed description of the Memory Bank Selection logic is given in Paragraph 4.4.4.4.1. Table 2-5 lists the Memory Bank sizing.

**Table 2-5
Memory Bank Selection Decoding**

Memory Bank Switches*				Memory Size
M0	M1	M2	M3	
1	0	0	0	32K
1	1	0	0	64K
1	1	1	1	128K

*1 – Indicates switch in ON-LINE position.
0 – Indicates switch in OFF-LINE position.

CHAPTER 3 OPERATION

3.1 INTRODUCTION

The MG10 controls and indicators are grouped on three separate panels: the maintenance panel, the indicator panel, and the 857 Power Control panel. The following paragraphs state the purpose of each panel and describe each control and indicator. Figure 3-1 shows the MG10 Maintenance Switch Panel. The 857 Power Control (Figure 3-2) is mounted on the rear cabinet door.

3.2 PANEL OPERATION


Generally, the panels can be described as follows:

1. The 857 Power Control panel controls input power to the MG10.
2. The maintenance panel controls port addressing, port selection, sizing, and troubleshooting hardware.
3. The indicator panel provides fault detection and status indicators.

3.2.1 857 Power Control Panel


The 857 Power Control Panel (Figure 3-2) performs the following functions:

1. Adapts the MG10 to different ac line voltage inputs.
2. Enables central control of power turn ON/OFF from the PDP-10 console power switch.
3. Initiates power shut-down if any of the memory logic door interlocks or the air flow sense switches are activated (Paragraph 4.4.5.1.4).
4. Enables memory logic door interlocks and air flow sense switch to be overridden for maintenance purposes.
5. Provides circuit breaker protection against overloading.



7370-13

Figure 3-1 MG10 Maintenance Switch Panel



6619-1

Figure 3-2 857 Power Control Panel

Tables 3-1 and 3-2 describe the 857 Power Control panel switches and indicators.

3.2.2 Memory Address Switches

The memory address switches are located in the top section of the maintenance panel (Figure 3-3) and are labeled LOWER BOUND ADDRESS. These lower bound address switches establish the lowest address in the cabinet.

Also located on the memory address switch panel are the two interleave switches. Refer to Paragraph 2.3.3 for a complete explanation of their operation.

Table 3-3 summarizes the memory address switch panel switches.

3.2.3 Maintenance Panel

The entire maintenance panel was shown in Figure 3-1. The sections of the panel previously discussed (i.e., memory address, port selection, and memory banks) comprise the three uppermost sections of the panel. The lowest section (Figure 3-4) contains the switches related strictly to maintenance. The top two rows of switches on this section are identical, except each row relates to a different controller (0 and 1).

Table 3-4 lists the maintenance panel section switch definitions. Definitions for the top two rows of switches are not duplicated, as the functions are identical except for the control section referenced.

**Table 3-1
Power Control Switches**

Switch	Function
LOCAL/OFF/REMOTE	Allows power turn ON/OFF from the CPU (REMOTE) or from the MG10 unit (LOCAL).
OVERRIDE	Overrides the temperature sense switches and door interlock switches.
AC SELECT LINE VOLTAGE	This switch is set for the ac line voltage that is supplied.
POWER ON/OFF	This is the ac input line voltage circuit breaker.

**Table 3-2
Power Control Indicators**

Indicator	Function
PWR SW ON	Lights when ac power is applied to all power supplies in the memory unit. A flashing light means that the OVERRIDE switch is on.
DOORS OPEN	Lights when either or both of the logic cabinet doors are open.
CKT BRK TRP'D	Not used.
OVERTEMP	Lights when an over-temperature condition exists.
AC LINE LAMP	Lights when ac line voltage is present.

**Table 3-3
Memory Address Switch Panel**

Switch	Function	Engineering Drawing No.
MADR 14-20*	Two-position toggle switches which are set to establish the lower bound address of the memory unit, allowing memory address bits 14-20 to select a particular unit (Paragraph 2.3.2).	M8592-0-PAD0 -PAD1
INTL/NORM* (34, 35)	Two-position toggle switches which select 2- or 4-way interleave, or normal mode operation. (See Table 2-4 for interleave switch settings).	M8592-0-PAD0 -PAD1

*All ports reflect this address.

**Table 3-4
Maintenance Panel Switches**

Switch	Position	Function
STRB	MAR	Varies the internal strobe timing pulse ± 7 ns, to check for marginal memory bank conditions reflected in marginal core switching speeds.
	NORM	Normal operation.
THRESH	MAR	Varies the sense amplifier threshold amplitude to check for marginal memory bank conditions reflected in marginal core noise or amplitude condition.
	NORM	Normal operation.
CUR	MAR	Varies the X/Y core selection currents by $\pm 7.5\%$ to check for marginal CMC conditions.
	NORM	Normal operation.
DIR	HIGH	Permits the STRB, THRESH, or CUR switches to apply their respective margin values in the high (+) direction.
	LOW	Permits the STRB, THRESH, or CUR switches to apply their respective margin values in the low (-) direction.
DISPLAY	CONT 0	Data and memory address for Control 0 are displayed.
	CONT 1	Data and memory address for Control 1 are displayed.
	OVERRIDE	Data, address, ACTIVE, RD RQ, and WR RQ lights continue displaying MG10 status even if parity error exists.
	CHECK	Data, address, ACTIVE, RD RQ, and WR RQ lights stop (MG10 logic does not stop) at a parity error.
SINGLE STEP*	ON	Prevents the completion of the memory cycle, but allows the completion of one memory cycle each time the RESET switch is activated. (The request and acknowledge portion of the cycle is allowed, but the read/write portion is inhibited.)
ERROR STOP	ON	Causes the STOP indicator to light and prevents further memory cycles when a memory control logic error or data parity error is detected. The STOP condition is cleared with the RESET switch.
RESET	ON	Spring-loaded momentary switch which, when pressed, clears and initializes the memory.


*All 0s are written into memory when SINGLE STEP is used on clear/write cycle.

3.2.4 Indicator Panel

The MG10 indicator panel (Figure 3-5) provides memory operation status indicators to aid in the maintenance of the MG10. Visual displays indicate memory operation and the contents of the Address and Buffer Registers. When an operation indicator lights, the function identified is active or true; when a register indicator lights, the particular bit position identified contains a binary 1. The register in-


dicators (Table 3-5) are grouped in octal format to facilitate translation of the binary word segments.

The bottom two rows of indicators are identical, except for a single power supply (PSOK) light. Each row is relative to a particular controller, as indicated. Because the functions of both controllers are identical, only one set of indicators is listed in Table 3-5.




7370-13

Figure 3-3 Memory Address Switches



7370-13

Figure 3-4 Maintenance Panel
(Maintenance Section)



7370-9

Figure 3-5 Indicator Panel

**Table 3-5
Indicator Panel Lamp Functions**

Indicator	Function (When Lighted)
BANK 0-3	Indicates which of the four memory banks is being used.
MEMORY ADDRESS 21-35	Indicates the current Memory Address.
MEMORY BUFFER 0-35 and PAR (parity)	Indicates the contents of the Memory Buffer Register.
PSOK	Power is applied to the unit and regulated voltages are within tolerances.
REQUESTS	
AW	The memory control is free and awaiting a processor request for access.
RD	A read request is being processed or was the last memory cycle processed.
WR	A write request is being processed or was the last memory cycle processed.
P0-P7	Indicates which processor port(s) is requesting access.
ACTIVE P0-P7	Indicates which port in a given priority level is presently being accessed.
LAST P0-P7	Indicates which port in a given priority level was last granted access.
ENABLES	
MB SEL	The active port memory bus transceivers are enabled to send or receive data to or from the processor.
DATA IN	The data transfer from the PCCI data register to the CMC data latches is enabled.
DATA OUT	The CMC data bus drivers (on the G114 module) are enabled to transmit the data from the CMC data latches to the PCCI bus transmitters.
INC RQ	Indicates failure of a cycle completion 20 μ s from the start of the memory cycle.
RUN	The memory unit is performing a memory cycle.
STOP	An error was detected while in the error stop mode.
WR RS	The Write Restart signal was received from the processor.
PAR ERR	A parity error was detected during the memory cycle.

CHAPTER 4 PRINCIPLES OF OPERATION

4.1 INTRODUCTION

This chapter contains detailed information on the logical operations of the MG10 Core Memory. To aid the reader, a discussion of drawing conventions and notations introduces the detailed theory.

Two levels of detailed theory are included in this chapter: interface and unit. The interface level of theory discusses all MG10 interfacing in a DECsystem-10 installation. The level of discussion is supported by a block diagram and additional related drawings. The text does not go beyond the level of the diagrams used and mainly describes interfacing logic.

The unit level theory discusses the MG10 logic at a detailed level, referencing block schematics, flow diagrams, and the MG10 print set logic schematics. This section defines how the various memory operations function.

Emphasis here should be placed on referencing the main MG10 flow diagram (located in the print set), which provides the reader with an overall view of the various memory operations. Included in some of the operation descriptions are additional, simplified flows, that reflect just the immediate subject.

4.2 CONVENTIONS AND NOTATIONS

Accompanying every MG10 Core Memory is a set of drawings that defines the memory physically, electrically, and functionally. Both the logic drawing and flow diagram conventions and notations are discussed in the following paragraphs.

4.2.1 Logic Drawings

Various drawings (block schematics) show the function and location of every logic element used in the MG10.

Just below the title in the lower right corner of each drawing is the drawing identification written in four boxes. In the left box is a letter indicating the size of the original drawing; a two-letter code indicating the type of drawing is in the next box. The third box contains the drawing number in three parts: the left part is the identification number of the module, the center digit names the drawing variation number, and the right digit identifies the individual drawing or a mnemonic code appears that identifies both the individual drawing and the material presented on it. For a drawing with several sheets, this mnemonic code runs consecutively (e.g., AR0, AR1). If a drawing is revised after being signed by the project engineer, the revision letter is written in the right box.

Almost all drawings are D size, but are reduced to B size for convenience. Some typical codes for drawing types are block schematic BS, flow diagram FD, circuit schematic CS, and module utilization MU. The modules are described in terms of the drawings that represent the standard production equipment at the time the manual was printed; the print set, however, reflects any later revisions and any special features unique to a given installation. The drawings associated with the text are all block schematics and flow diagrams that are often referred to as logic drawings and flow charts respectively (Table 4-1).

Standard logic symbols are used throughout the MG10 drawing set. Some of the newer chips used, however, are not familiar to everyone. Therefore, Appendix A is provided to list those unique chips, truth tables, and other pertinent information. Appendix A is a very beneficial supplement to this manual; refer to it when you are unsure of the operation of a particular chip.

Table 4-1
Signal/Drawing Identification

Signal Prefix*	Title	Module	Drawing
CHK(N)	Parity Check	M8588	CHK0-1
CYT(N)	Cycle Timing	M8589	CYT0-2
PRC(N)	Priority Control	M8590	PRC0-2
ADR(N)	Address Receivers	M8591	ADR0-2
PAD(N)	Port Address Interface	M8592	PAD0-2
DR(N)	MG10 Data Register	M8593	DR0-1
AR(N)	MG10 Address Register	M8593YA	AR0-1
DAT(N)	MG10 Data Transceivers	M8594	DAT0-1
MAT(N)	Memory Timing	M8562	MAT0-2

*(N) refers to the relative sheet number of that particular module drawing.

Every element on the logic drawings is identified by the reference designation type number. The location of every element on that particular module is listed just below the reference number. Inputs or outputs shown as a plain line represent a high level; a line with a circle at its end represents a low level. For those familiar with traditional Digital logic symbology, the circle is equivalent to a solid diamond or arrowhead; the plain line is equivalent to an open diamond or arrowhead.

Simple gates are combined in a variety of ways to provide the OR and AND functions. The symbol for an exclusive OR gate (XOR) is the OR symbol with an extra line at the back of the arrowhead, as shown (for example) at the upper left in CHK1. Most of the remaining logic elements are represented by boxes that are labeled for the logic function, such as an adder, a comparator, or a mixer. It is recommended that you go through the MG10 drawings (and Appendix A) and familiarize yourself with all of these logic element symbols.

Flip-flops are all D-type and (for example) are represented by rectangular symbols as shown on DR0. A single module may have a number of independent flip-flops, or a group that has a common clock, clear, and set inputs. The flip-flops may be drawn horizontally or vertically, but the outputs are always on the top or right side, and the clock and data inputs are below or to the left of the figure.

When drawn horizontally, the clock input and clocked data input are always directly below the "0" and "1" outputs, respectively. When drawn vertically, the same inputs are directly to the left of the corresponding outputs. The unclocked clear and set inputs are always on the 0 and 1 sides, respectively. Note that the output terminals are drawn twice, showing the polarities associated with either state of the flip-flop. The polarities of the output terminals for the 0 state are shown over the 0; for the 1 state, the terminals have the polarities shown over the 1. This agrees with the convention that neither voltage level categorically represents 1 or 0, true or false. A given logic function may have different assertion levels in different places, depending upon gate input requirements. A signal is always regarded as true when it has the polarity shown for the input or output associated with it. In other words, if the signal X appears at an input with a circle, then X is true when low. The very same physical line may appear elsewhere without the circle but with the signal designation -X; this is equivalent, for now a high level on the line indicates that -X is true, i.e., X is false.

4.2.1.1 Signal Notation — All signal names are mnemonics that indicate both the function of the signal and its source. In almost all cases, signal names are meaningful phrases, although they are sometimes lengthy. Typical mnemonic terms used are IND indicator, PAR parity, CLK clock, STRB strobe, SEL select, CLR clear, EN enable, etc.

The source of any signal can be determined from its first term or its first letters. Each register with associated logic and each control section, whether it occupies several drawings or only part of a drawing, has a mnemonic designation that appears in the drawing number and at the beginning of the name of any signal originating in that part of the logic. This source code may appear naturally as part of the signal name; if not, it is merely prefixed to the name. For example, all signals originated in the parity checking logic have names that begin with CHK.


4.2.2 Flow Charts

The flow charts show the major MG10 events and the flow of operations in a manner consistent with the actual gating and timing in the hardware, based on a sequence of level changes and timing pulses. In general, flow is downward. Upward flow occurs only upon returning to an earlier part of a sequence (as in a loop) or when going from one flow line to the next when several are on the same drawing; in

any case, no conditions or events are ever shown along a rising line. Time pulses are indicated by ellipses. Events are shown in boxes that are at one side of a line, unless an event actually is responsible for further movement along the line. If an event occurs only on some conditions, those conditions are written at the left of a colon and the resulting event is written at the right.

Essentially, there is no passage of time along a continuous line. A break in a line indicates that movement along the line cannot continue beyond that point unless the condition written in the break is satisfied. This does not indicate any passage of time and the condition must be satisfied then; movement cannot restart should the condition later become true. Actual passage of time is indicated by horizontal lines breaking the flow line. A pair of single horizontal lines indicates a fixed delay, with the delay time written between the lines. Variable delay times have an arrow through the horizontal lines with a nominal time indicated.

FLOW CHART CONVENTIONS



4.3 INTERFACE LEVEL DESCRIPTION

This section defines the MG10 Core Memory on an interface level. Through the use of a block diagram, figures and text, an overview of all memory cycles is given and the major logic sections are defined.

4.3.1 Operation Overview

To begin operation, a processor requests access to a memory unit by placing the memory address on the memory bus along with the type of cycle requested (Figure 4-1). The cycle type is established by the Read Request ((Pn) RD RQ) and Write Request ((Pn) WR RQ) signals as follows:

1. Read/Restore Cycle = Pn RD RQ is true AND Pn WR RQ is false
2. Clear/Write Cycle = Pn RD RQ is false AND Pn WR RQ is true
3. Read/Modify/Write Cycle = Pn RD RQ is true AND Pn WR RQ is true


Memory address bits 14—21, 34, and 35 are inputs to the port address interface logic. In the event of simultaneous requests, the memory port priority logic determines the highest priority port request; then, the ADR ACK (Address Acknowledge) pulse is sent to the corresponding processor, signifying acceptance of the request.

4.3.1.1 Read/Restore Cycle — The Read/Restore cycle transfers data from a selected memory location to a requesting processor. During the read portion of this cycle, the memory reads data from the addressed memory location and loads it into the

memory data latches (registers). From there, the data is placed on the bus to the requesting processor. If the parity bit is to be ignored (for KA processors only), the IGN PAR (Ignore Parity) pulse is sent to the processor. At the same time as the data is sent, the RD RS (Read Restart) pulse is sent to the processor, indicating that the data requested has been sent. During the restore portion of the cycle, the memory disconnects from the bus and writes the data in the memory data latches back into the addressed memory location. This last step is necessary because the MG10 is a destructive readout memory.

4.3.1.2 Clear/Write Cycle — The Clear/Write cycle transfers data from a processor to a selected memory location. During the clear portion of the cycle, the memory reads data from the addressed memory location, discards it, and loads the data from the processor into the memory data latches by means of the WR RS (Write Restart) pulse sent by the processor. During the write portion of the cycle, the memory disconnects from the bus and the new data and parity bit contained in the memory data latches are written into the addressed memory location.

4.3.1.3 Read/Modify/Write Cycle — The Read/Modify/Write cycle transfers data from a selected memory location to a processor for modification and then transfers the modified data back to the selected memory location. During the read portion of the cycle, the memory reads the data from the addressed memory location, loads it into the memory data latches, places the data on the bus to the processor, clears the memory data latches, and



10-1758

Figure 4-1 Memory Processor Interface

pauses. While the memory pauses, the processor modifies the data (modify portion) and initiates the write portion of the cycle by placing the modified data on the bus and sending the WR RS pulse. The memory then loads the modified data into the memory data latches and writes it into the same selected memory location.

4.3.2 Major Logic Sections

A brief description of the two major logic sections is presented in the following paragraphs. The PCCI section comprises the Request-Acknowledge and Priority Control logic, as well as logic that initiates and controls the interfacing of the two sections. The CMC section comprises the core memory stacks and the addressing and timing control logic for reading and writing the data words. Figure 4-2 shows major control signals and data flow, along with the logic subsection interconnections.

4.3.2.1 Port Control and Core Interface (PCCI) —

The PCCI consists of two almost identical control sections: C0 and C1, of which both may be accessed by all eight ports (Figure 4-3). Of the total 128K 37-bit words, C0 controls the left 64K words and C1 controls the right 64K words. In the non-interleave mode, address bit MADR 21 determines which storage section is being accessed. The left 64K is being accessed if MADR 21 is a zero; the right 64K is being accessed if MADR 21 is a one. This means that one port may gain access through C0, while another port may simultaneously gain access through C1, resulting in a doubling of the data transfer rate as compared to earlier models.

Each control consists of the following logic sections:


1. Port Address Interface (PAD) — Consists of the memory address bits and logic for selecting the proper MG10 cabinet (unit).
2. Priority Control (PRC) — Consists of the logic that:
 - a. Performs port priority selection in the event of simultaneous requests
 - b. Generates strobe to load the Memory Address Register
 - c. Generates the Upper Bound Address bits

3. Cycle Timing (CYT) — Consists of status logic (e.g., run, stop, etc.), the conditioning logic (e.g., restart, error stop, cycle start, single step, reset, etc.), and control timing pulses.
4. Address Receivers (ADR) — Contains the Memory Address receivers and generates the ADR ACK and DATA WARNING pulses.
5. Data Register (DR) — Contains the memory data bits.
6. Address Register (AR) — Contains the memory address bits.
7. Data Transceivers (DAT) — Contains the data receivers which direct the data pulses to one of the two data registers. It also contains the drivers for strobing READ data out onto the correct memory bus. All eight ports can access both controls.
8. Parity Check (CHK) — Contains the control logic and registers for storing READ or WRITE data from which parity is checked. It also contains multiplexors for displaying inverted or non-inverted inputs (e.g., data input is true LOW, address input is true HIGH).

4.3.2.2 Core Memory and Control Section (CMC)




(Figure 4-3) — This storage section is divided into a left half and a right half, with each half capable of storing up to 64K × 37-bit words. The left half is controlled by PCCI Control 0 and the right half is controlled by PCCI Control 1. Each half consists mainly of eight stack sets. The four leftmost stack sets store the low order bits (00—17), and the four rightmost stack sets store the high order bits (18—35, PAR). Each corresponding pair of stack sets is referred to as a memory bank. The four memory banks of each storage half are numbered M0, M1, M2, and M3.

The minimum memory size is 32K, 37-bit words, consisting of 16K, 37-bit word bank M0 in the left half section and 16K, 37-bit word bank M0 in the right half section. For ease of reference, each half section is prefixed by the mnemonic for its respective control, i.e., C0 and C1. The three different memory sizes offered are 32K, 64K, and 128K, 37-bit words.



10-1753

Figure 4-2 MG10 Block Diagram



10-1759

Figure 4-3 CMC/PCCI Format

Each 16K, 19-bit stack set consists of three modules: G114 Sense Inhibit (Data Loops), H217 Stack, and G235 Memory Driver.

A bank, therefore, comprises two of each of these three modules. Additionally, for each half section, one M8562 is provided to manage the timing requirements of all the memory banks.

1. **M8562 Timing** — This module generates the timing pulses for the READ and WRITE currents.
2. **G114 Sense Inhibit** — This module contains the sense amplifiers, inhibit drivers, and data latches.
3. **H217D Stack** — This module contains the ferrite core array, X-Y diode matrices, sense/inhibit terminations, stack charge circuit, and a thermistor to provide temperature compensation for the bias circuit.
4. **G235 Memory Driver** — This module contains the decoders, X and Y drivers and switches, sense strobe control, bias source generator, and current sources.

4.3.3 Interleaving

Interleaving logic allows 32K, 64K, or 128K MG10 Core Memory units to be addressed in a manner that allows consecutive memory addresses to alternate between the two controls in one MG10, or rotate through the four controls in two MG10s.

Only memories of the same size and having consecutive port addresses with an even port address first may be 4-way interleaved. For example, 4-way interleaving can exist between memories 0 and 1, but not between 1 and 2. Interleaving is accomplished by swapping port address bits with word address bits. Functionally, the memory address can be divided into three segments:

Memory Size	Port Address Bits	Segments Bank Select Bits	Word Address Bits
32K	14—20	21	22—35
64K	14—19	20, 21	22—35
128K	14—18	19—21	22—35

When 2-way interleaving is selected, bit 21 is swapped with the least significant word address bit, bit 35. In this configuration, should the processor generate consecutive addresses starting at address 0 or MG10 number 0, the subsequent memory cycles would alternate between MG10 Control 0 and Control 1, with all even addresses located through Control 0 and all odd addresses located through Control 1.

In 4-way interleaving, bit 21 is again swapped with bit 35 and bit 34 is swapped with bit 20, 19, or 18, depending on the storage size in each MG10. Thus, memory words would be addressed in the following sequence:

MG10-0 Control 0 0, 4, 10 etc.
 MG10-0 Control 1 1, 5, 11 etc.
 MG10-1 Control 0 2, 6, 12 etc.
 MG10-1 Control 1 3, 7, 13 etc.

4.4 UNIT LEVEL DESCRIPTION

A block diagram of the MG10 is shown in Figure 4-2, and circuit diagrams and flows are interspersed throughout this section. Engineering drawings are also referenced where applicable. Note again that the mnemonic prefix portion of signal names shown on the illustrations indicate the signal source. For example, the CYT1 C(N) CYC START H signal is generated on the Cycle Timing 1 logic drawing, D-CS-M8589-0-CYT1.

4.4.1 Initial Conditions

Applying power to the MG10 initializes the memory system and places the MG10 in an idle state ready to respond to access requests from a processor. Refer to Figure 4-4, the MG10 Power Up Flow Diagram, while reading this section.

When power is initially turned on, CAB C(N) CROBAR INPUT (from DC LO of the H742 power supplies) is temporarily shorted to ground causing CYT2 C(N) CROBAR L to be true. This disables the data and address transceivers and prevents spurious pulses from being sent out on the memory bus. At the same time, CYT2 C(N) CLR AW RQ L clears the CYT0 C(N) AW RQ flip-flops, preventing access to both controls (C0 and C1). Signal CYT2 C(N) CLR AW RQ L is also wired to the PS OK indicator so that the indicator is temporarily not turned on. When DC LO (from the H742




Figure 4-4 MG10 Power-Up Flow Diagram

power supplies) is released to +3 V, the PS OK indicator light is turned on and a CYT2 C(N) PWR RESTART L pulse is generated which, in turn, generates CYT1 C(N) RESET PLSE L and CYT1 C(N) STATE CLR. Thus both controls (C0 and C1) are initialized. Approximately 300 ns later, PRC0 C(N) SET AW RQ L is generated to set the CYT0 C(N) AW RQ flip-flops, indicating that both controls are free to accept memory requests.

4.4.2 Request/Acknowledge

Basic request/acknowledge circuitry must be capable of recognizing an access request from a processor or other device and acknowledging that request when the memory is free to service it. However, the MG10 request/acknowledge circuitry is required to perform tasks in addition to the basic request/acknowledge tasks. Because the MG10 is required to service up to eight separate devices, the priority network allows access to the processor (or device) having highest priority. The priority control logic is shown on the PRC drawings. The following paragraphs explain the request/acknowledge sequence with reference to the PRC and CYT drawings.

4.4.2.1 Single Access Request — Two Priority Control modules (M8590) are used in each MG10: one for Controller 0 (C0), the other for Controller 1 (C1). Each controller can be accessed by all eight ports. This discussion continues the use of C(N) to represent either controller, as the logic for both is identical.

Assuming the memory is in the idle state, as explained in Paragraph 4.4.1, the sequence is initiated when a processor generates a Pn RQ signal and a memory address that is within the address boundaries of the specific MG10. The address boundaries are determined by the setting of the LOWER ADDRESS BOUNDARY switches and the storage size of the MG10 as determined by the four MEMORY BANK switches.

When this happens, one of the port request (e.g., PAD1 C(N) P0 RQ L) signals asserts and generates signal PRC0 C(N) RQ H. This resets the CYT0 AW RQ flip-flop and generates the CYT0 C(N)

MA CLR CLK L and CYT0 C(N) MB CLR CLK L pulses. As long as the CYT0 AW RQ flip-flop is reset, subsequent processor requests are ignored. The CYT0 C(N) MA CLR CLK L clears the Memory Address Register, while the CYT0 C(N) MB CLR CLK L clears the Memory Buffer Register and the WR RS DISPLAY flip-flop. The registers are now ready to receive the current memory address and data. The same port request (PAD1 C(N) Pn RQ L) that generated the main PRC0 C(N) RQ H signal also inverts and becomes PRC0 C(N) Pn RQ H, notifying the priority control logic that port Pn is requesting access.

After a delay of approximately 60 ns, the PRC0 RQ H signal generates two types of pulses: the 27 ns wide PRC0 C(N) MA STRB 0—3 H pulses are generated, which load the address into the Memory Address Register; the second pulse generator outputs the PRC0 C(N) MA STRBW (wide) pulse, which is approximately 107 ns wide. This signal is used to generate the ADR ACK (Address Acknowledge) signal. Signal PRC0 C(N) MA STRBW H (wide) is also used to generate CYT1 C(N) CAB CYC START H after a delay of approximately 65 ns. The latter signal starts the core read cycle.

4.4.2.2 Simultaneous Access Requests — Simultaneous access requests dictate the need for additional priority control. If two or more requests are received simultaneously by the MG10, the priority network enables the port having the highest priority. The priority scheme is as defined in Paragraph 2.3.4.

Priority	Port
First	P0 and P1 (Alternating)
Second	P2 and P3 (Alternating)
Third	P4 — P7 (Rotating)

Second priority (for example) is alternated between ports P2 and P3 such that if P2 were serviced last in the previous memory cycles, then P3 would be given priority over P2 should simultaneous requests occur on those ports. The rotating priority goes downward from port 4 through 7, then back to 4 again. Priority logic for each control is located on the two M8590 Priority Control modules.

4.4.3 Memory Cycle Timing

As previously stated (Paragraph 4.3.1), data may be read from memory and sent to a processor (Read/Restore cycle); data may be transferred from a processor and written into memory (Clear/Write cycle); or data may be read from memory, sent to a processor, returned to the memory, and written into the memory at the same location from which it was originally read (Read/Modify/Write cycle).

The basic operations of memory cycle timing, the read operation, and the write operation, are common to the three memory cycles. Figure 4-5 illustrates the data path of information written into and read from memory.

The following paragraphs describe the various memory cycle operations. The times stated are all approximate. Because the two memory controller sections can overlap their operations, timing diagrams are not used. However, flow diagrams readily lend themselves to describe the memory operations. The main MG10 flow diagram should be referenced as an overall guide through each discussion. Where necessary, sectional flows are also provided.

The power-up conditions prepare the memory for receiving requests. The memory may also become initialized (again) after completing an operation. Either way, the memory is idle, waiting for a request.

Assuming a single step request is not being made, the MA STRBW pulse (described in Single Access Request, Paragraph 4.4.2.1), is delayed approximately 65 ns. It causes signal CYT1 C(N) CYC START to be generated. Once a request has been received and acknowledged, this signal commences all memory operations. The following memory cycle operations all begin at this time.

4.4.3.1 Clear/Write Cycle — Refer to Figure 4-6, the Clear/Write Cycle Flow Diagram, while reading this section. The discussion assumes that the MG10 is initialized, CYT0 AW RQ is set, and CYT1 CYC START has been produced.

During a Clear/Write cycle, a read operation is performed first; however, the data is lost because the sense strobe lines are disabled and the data is not strobed from the sense amplifiers. In effect, this is a destructive read operation that clears memory prior to writing new data into memory.

At the beginning of this cycle, the CYT1 C(N) CYC START signal asserts and the CYT1 C(N) RUN flip-flop is set. Signals MAT1 A EARLY, MAT1 INITIATE, and MAT1 READ EARLY begin the destructive read operation. Additionally, setting CYT1 C(N) CYC START asserts CYT1 C(N) SET DIN EN L, which sets the CYT1 C(N) MB SEL and CYT1 C(N) DATA IN EN flip-flops.

The active controller (C0 or C1) signal (C(N) Pn ACT) is ANDed with its respective controller MB SEL signal to produce the PAD0 C(N) Pn SEL H signals. They are then inverted and become the DAT0 C(N) Pn SEL L and DAT0 C(N) Pn+1 SEL L signals, which enable the Memory Buffer receiver multiplexors for the proper ports to receive the data from the processor.

While the core read portion of the Clear/Write cycle is being performed, the processor, after receiving the ADR ACK pulse from the MG10, sends back a Pn WR RS pulse along with the data and parity bits. The data is received from the processor (along with Pn WR RS) and loaded into the Memory Buffer. The selected CYT1 C(N) DATA IN EN level allows the data to be transferred from the Memory Buffer through the BC20D Core Interface Cables to the data latches in the CMC section.

When MAT1 READ EARLY is negated, while the MAT1 WR EN flip-flop is set, the WRITE EARLY signal is asserted. This turns on the X and Y write current generators and the X and Y switches on the G235 module. The MAT1 WRITE LATE and MAT1 INH TIME signals are asserted 25 ns later; signal MAT1 WRITE LATE is actually MAT1 WRITE EARLY delayed 25 ns. At the time of its assertion, it turns on the X and Y write drivers. Accordingly, the MAT1 INH TIME signal provides the timing required for turning on the inhibit drivers.

Another 25 ns delay is encountered; its trailing edge triggers another delay (75 ns) and also asserts MAT1 MG10 WR EARLY (N) L. This signal is sent to the controller as CAB C(N) ST OF WR. It is used to set the PRC1 C(N) Pn LAST flip-flop, stating which port is presently being accessed. Additionally, it asserts CYT1 STATE CLEAR, which resets the PAD1 C(N) Pn RQ, CYT1 C(N) MB SEL, DATA IN EN, DATA OUT EN, and RUN flip-flops; this disconnects the memory from the memory bus.





Figure 4-5 Data Path Diagram



10-1763

Figure 4-6 Clearrite Timing Flow Diagram

At the conclusion of the 75 ns delay, the MAT1 WR EN flip-flop is cleared. Another 225 ns delay times out and negates the MAT1 INH TIME signal, disabling the inhibit drivers. Signal MAT1 WRITE EARLY is negated 25 ns later. This turns off the same current generators (X and Y write) and switches (X and Y) that it had previously turned on. Then, the MAT1 WRITE LATE signal is negated, turning off the X and Y write drivers and signaling the end of the write sequence.

After approximately 300 ns, the PRC0 SET AW RQ signal asserts and sets the CYT0 C(N) AW RQ flip-flop, notifying the processor of the memory's availability for another access request. The CYT1 C(N) DATA IN EN flip-flop is also set at this time to gate out the contents of the data and address registers to the indicators.

The Pn WR RS signal, used to initiate the sending of the data and parity bits to the MG10, also triggers the CYT2 C(N) WR RS DLY. When it times out (after approximately 100 ns) it clocks the data into the CHK data register, where parity is checked. Parity is checked by comparing parity of the 36 data bits with the parity bit. If they are different, a parity error has occurred. Odd parity is used, meaning that if the number of ones in the data bits is even, the PARITY bit should be a one.

4.4.3.2 Read/Restore Cycle Timing — Refer to Figure 4-7, the Read/Restore Cycle Flow Timing Diagram, while reading this section. The Read/Restore cycle begins with the assertion of the CYT1 C(N) CYC START signal, which generates CYT1 C(N) RUN H and MAT1 A EARLY (N) L. The MAT1 A EARLY (N) L signal is advance timing to the G235 Driver Module to turn on the Y read current generator, Y read driver, Y read switch, X read current generator, and X read switch. The X read driver is not turned on at this time, but waits for MAT1 READ LATE (N) L.

Because this is a Read/Restore cycle, signals MAT1 CLEAR 0 (N) L and CLEAR 1 (N) L are produced to clear the G114 Data Register prior to the generation of the SENSE STROBE pulses. Approximately 75 ns after the CLEAR pulses reset the Data Register, the MAT1 INITIATE L signal is negated and the MAT1 READ LATE (N) L signal is


asserted. This turns on the read X drivers, which cause the read X current to start flowing. Approximately 75 ns later, the MAT1 END STROBE (N) L signal goes high. The SENSE STROBE signals DRVA SS0 L and SS1 L are generated by the output of a one-shot gated with MAT1 END STROBE being high. The leading edge of the SENSE STROBE signals can be varied (marginally) by placing the appropriate STRB margin switch on the maintenance panel into the MARG position. This moves the leading edge of the SENSE STROBE signals, but does not affect the trailing edge. The sense strobe signals in the memory stacks are wide to allow additional time for the core outputs to be propagated along the long sense lines and to propagate through the associated signal path delays.

At the end of a 150 ns delay, the MAT1 END STROBE signal negates and turns off the strobe signal applied to the sense amplifiers. Then MAT1 READ EARLY (N) L negates, which turns off the X and Y current generators and the X and Y read drivers. When the MAT1 READ LATE (N) L signal negates approximately 25 ns later, the X and Y read switches are turned off.

The CYT1 C(N) CYC START pulse at the top of the flow diagram (Figure 4-7) was asserted after the MA STRB pulses had loaded the correct memory address and desired type of request. Signal CYT1 C(N) CYC START also sets the CYT1 C(N) RUN flip-flop. Approximately 225 ns later, the CYT1 C(N) CONTINUE pulse is asserted. This is ANDed with the Read cycle to set CYT1 C(N) DATA OUT EN and CYT1 C(N) MB SEL flip-flops. The CYT1 C(N) DO STRB 0—4 pulses are generated 90 ns later.

Signal CYT1 C(N) CBL DO EN H is sent to the G114 to gate out the strobed data residing in the G114 data latches. The gated out data is sent to the data bus transceivers.

Signal CYT1 C(N) MB SEL is gated with the active port signal PRC1 C(N) P(N) ACT H to generate the port selected signal PAD0 C(N) P(N) SEL H. This, in turn, is ANDed with CYT1 C(N) DO STRB to strobe the gated out data from the data bus transceivers out onto the bus of the selected port.



10-1762

Figure 4-7 Read Restore Timing Flow Diagram

The CYT1 C(N) DO STRB pulse is also used to clock gated out data from the G114 into the CHK data register, where parity is checked 200 ns later. Parity is checked by comparing the parity of the 36 data bits with the parity bit. If they are different, a parity error has occurred. Odd parity is used in the MG10, meaning that if the number of ones in the data bits is even, the PARITY bit should be a one.

The data read in the read portion of the Read/Restore cycle is sensed from the cores and strobed into the data latches. It is then gated by signal CYT0 C(N) DO STRB 0—4 H to the memory bus transmitters. This data, retained in the data latches, is then rewritten into the same memory locations it was read from.

The restore portion of the Read/Restore cycle is similar to the write portion of the Clear/Write cycle. Refer to Paragraph 4.4.3.1 (Clear/Write Timing) for a detailed description of the write portion of the Clear/Write cycle.

4.4.3.3 Read/Modify/Write Timing — During a Read/Modify/Write cycle, the read operation is performed first. The data read is then sent to the processor for modification and the Memory Buffer is cleared. The memory then pauses (20 μ s maximum) to await the return of the modified data.

During the read operation, CYT1 C(N) DOUT EN sets the CYT1 C(N) MB SEL flip-flop, which remains set until CYT1 STATE CLR asserts. In addition, the AND of CYT0 C(N) WR RQ and CYT2 C(N) DOUT EN CLR (the DO STRB pulse delayed) sets the CYT1 C(N) DATA IN EN flip-flop, which also remains set until the assertion of CYT1 C(N) STATE CLR. When the modified data is sent from the processor along with Pn WR RS, a write operation is performed as in the Clear/Write cycle.

4.4.4 Detailed Memory Description

This section of the manual provides the user with a detailed theory of operation and the diagrams necessary to understand the MG10 Core Memory and Control (CMC) logic.

4.4.4.1 3-D 3-Wire Memory Fundamentals — Data is stored in ferrite cores by magnetizing the iron compound in those cores. A core that has been magnetized so that the iron molecules align, as shown in Figure 4-8a, can be said (for example) to store a logic 1. Magnetization in the opposite direction (Figure 4-8b) would, then, represent a logic 0.




Figure 4-8 Magnetic States of Ferrite Cores

The magnetic state of the core can be switched from a logic 1 to a logic 0, and vice versa by a magnetic field induced by current flowing in a wire threaded through the core (Figure 4-9). Due to the hysteresis effect inherent in all ferro-magnetic materials, the current must be large enough to produce sufficient magnetic field intensity to switch the core. Once switched, the core remains in its new state.

In a 3-D, 3-wire memory configuration, three wires are threaded through each core. The combined magnetic field induced by currents flowing through two of these wires (X- and Y-windings) is used to change the magnetic state of the core. Figure 4-10 shows the 3-D, 3-wire core states. In this configuration, the sense winding also performs the inhibit function. The sense/inhibit lines are wound in parallel with the Y lines. When 0s are to be written in a location, half-select current flows in the inhibit lines in the direction opposite to write current in the Y lines. Those cores where 0s are written are, therefore, subjected to only half-select current in the write direction and do not switch to the 1 state. In a read cycle, the sense inhibit lines perform the normal sense function.





Figure 4-9 Switching Magnetic State of Ferrite Cores



10-0633

Figure 4-10 3-D, 3-Wire Core States

Note that the directions of current flow must be such that the magnetic fields tend to combine, rather than cancel. This means that X and Y currents required to change a core from state 1 to state 0 must be opposite in direction from the currents required to change the core from state 0 to state 1 (if the direction of only one of the currents is reversed, the magnetic fields tend to cancel).


It is worth re-emphasizing that the X- and Y-windings enable the selection of cores function, while the sense/inhibit winding implements the reading and writing function.

4.4.4.2 Core Array — The 16K, ferrite core, memory module consists of 19 memory mats arranged in a planar, or stack, configuration. The MG10 operates with stacks organized into 16,384 19-bit half-words; thus each stack contains $16,384 \times 19 = 311,296$ ferrite cores. The stack is constructed as a planar array of cores organized into 19 mats, with each mat containing 16,384 cores. All the cores in a mat store data corresponding to the same bit position of 16K words.

The 16,384 cores in each mat are arranged in a 128×128 array, with 128 X-current windings (X00—X127) and 128 Y-current windings (Y00—Y127) threaded through the cores. These windings form an X-Y coordinate matrix, as illustrated in Figure 4-11. The X- and Y-current windings on all the mats are connected in series, which means, for example, that if current is flowing in winding X35 in mat 0, then the same current is also flowing in winding X35 on the other 18 mats.

As has been described earlier, both X- and Y-current is required to read or write data in a core. As a result of address decoding, current is switched through one of the X-windings and one of the Y-windings. One core in each mat will, therefore, lie at the intersection of these two current windings; this is the selected core within the mat. The set of 19 cores (one in each mat) that is selected by coincidence of X- and Y-current corresponds to the 19-bit word being addressed in the stack.

4.4.4.3 Memory Operation — The H217B Memory Stack is a standard 3-D, 3-wire, coincident current



10-1740



Figure 4-11 Core Configuration in a 128 × 128 Mat

core array. The current passing through any one line (X or Y) is one-half that required to change the magnetic state of the core. The X and Y currents intersect once on each of the 19 mats, thereby producing full current at 19 cores. If the cores are being read, the current direction is such that the 19 cores are forced to the 0 state (destructive read); the other 16,383 cores on each mat are not affected. When an addressed core containing a 1 is switched to the 0 magnetic state, the resultant flux change is detected by the sense/inhibit line and a logical 1 is generated at the output of the sense amplifier on the G114 module.

The memory is accessed in a similar fashion during a write operation except that the current through the X and Y lines is in the opposite direction. All 19 cores are switched to the 1 magnetic state except on those cores having current applied to their sense/inhibit line. This current cancels the affect of the half-current in the Y line (inhibit current is in the opposite direction of Y write current) and the addressed core remains in the 0 state. For example,


when a write operation is performed to complete a Read/Restore cycle, only those cores containing 1s originally are forced to the 1 state. All cores containing 0s originally have current applied to their sense/inhibit line during the Restore portion of the cycle. Figure 4-12 shows a 16-word by 4-bit planar memory. The 16K H217B Memory Stack is configured in the same manner, except that it has 128 X lines, 128 Y lines, and 19 core mats. The core stringing is identical, and each of the 19 sense lines is laced through 16,384 cores with the interchange between X₁₂₇ and X₁₂₈ instead of between X₁ and X₂.

4.4.4.4 Memory Addressing — The MG10 memory locations are addressed by bits 19—35 of the memory address (Figure 4-13) generated by the processor. These bits are capable of addressing 128K (131,072) locations. One H217B Memory Stack module contains 16K (16,384) half-word locations (19 bits). For each 16K full words, two H217B modules are used to store 36 data bits plus one parity bit.



15-0699

Figure 4-12 3-Wire, 3-D, 16-Word by 4-Bit Memory



10-1761

Figure 4-13 Memory Address

4.4.4.4.1 Memory Bank Selection — The CMC logic section is divided into two controllers and subdivided into four banks per controller (Figure 4-3). The four left stacks (looking at the MG10 from the front) store bits 00—17, and the four right stacks store bits 18—35 plus the parity bit. Each pair of stacks forms a bank. Thus, a bank pair (one for each controller) contains 32K, 37-bit words. The selection of up to 128K addressable word locations is permitted using up to four bank pairs. Although the left and right banks are selected simultaneously by the same memory address bits (19—21) for each memory cycle, they operate independently to determine the data word location, both using the same memory address bits (22—35). Memory address bits 19—21 are decoded in the Core Interface logic to select the proper 16K data word bank (M0—M3) and controller (C0, C1). Memory bank decoding is shown in Table 4-2.

4.4.4.4.2 Data Word Selection — Some mechanism is required to perform word selection. As described previously, the 16K stacks used in this memory require that 1 of 128 X-windings and 1 of 128 Y-windings are energized to select a word. In a 3-D memory organization, this is accomplished by decoding and matricing (see Figure 4-14).

Fifteen bits of the incoming address are decoded as follows:

- 3 bits select one of 8 X drivers
- 4 bits select one of 16 X switches
- 3 bits select one of 8 Y drivers
- 4 bits select one of 16 Y switches


The outputs of the X drivers and switches are input to an X diode matrix. The outputs of the Y drivers and switches are input to a Y diode matrix. When timing and control signals from the CMC logic energize the selected drivers and switches, the X diode matrix energizes one of the 128 X-current windings; similarly, the Y diode matrix energizes one of the 128 Y-current windings.

In the MG10, memory address bits 23—35 are placed in the Memory Address latches A13—A01, respectively. The outputs from the latches go directly to a group of type 7442 and 74143 decoder inputs. The outputs from the decoders select the proper X and Y read/write switches and drivers.

4.4.4.4.3 X and Y Line Decoding — The basic decoding units are type 7442 and 74154 4-line to 10-line, and 4-line to 16-line decoders. The inputs are D0, D1, D2, and D3; they are weighted 1, 2, 4, and 8, with D0 as the least significant bit. An output is selected according to the sum of the weighted inputs. The selected output is low and all others are high. Refer to Appendix A for truth tables of 7442 and 74154 decoders. Each 7442 controls eight read/write driver pairs and each 74154 controls sixteen read/write switch pairs. This switch matrix is combined with the stack X-Y diode matrix to allow selection of any location out of the total 16,384 locations (see stack drawing D-CS-H217-0-1 for interconnections).

Table 4-2
Memory Bank Selection Decoding

Decimal Address	Bank Pair	Control No.	Address Contained (octal)	MA Bits		
				19	20	21
0-16K	M0	0	000000 - 037777	0	0	0
16-32K	M0	1	040000 - 077777	0	0	1
32-48K	M1	0	100000 - 137777	0	1	0
48-64K	M1	1	140000 - 177777	0	1	1
64-80K	M2	0	200000 - 237777	1	0	0
80-96K	M2	1	240000 - 277777	1	0	1
96-112K	M3	0	300000 - 337777	1	1	0
112-128K	M3	1	340000 - 377777	1	1	1



10-1739

Figure 4-14 Word Selection Using 3-D Organization

The X and Y line transistors are differentiated first as switches and drivers. The drivers are those transistors that are connected to the diode end of the stack. Drivers and switches are further differentiated by function: either read or write. Another differentiation is made by polarity: negative or positive, depending on the physical connection. Read switches and write drivers are connected to the current generator outputs and are considered positive; write switches and read drivers are connected to ground and are considered negative.

4.4.4.4 Drivers and Switches — Drivers and switches direct the current through the X and Y lines in the proper direction as selected by the read and write operations. Each switch or driver is addressed by one decoder output. A low decoder output selects the associated read and write switch or driver. The 74154 decoders are connected to switches and the 7442 decoders are connected to drivers.

Figure 4-15 illustrates a portion of a Y selection matrix and shows the interconnection of the diodes and the lines from the switches and drivers. It illustrates how four pairs of switches and drivers are connected to select one of 16 lines. Refer to drawing H217-0-1 for an extension of this method which uses 16 pairs of switches and 8 pairs of drivers to select one of 128 lines.

Polarities are shown for convenience. The diodes are identified to assist in associating them with the drivers and switches. Each line from a twin diode interconnection to a read/write switch pair passes through 128 cores and represents one line on each bit mat.

Assume that a read operation is to be performed and the word address decoders have selected read switch RYS00 and read driver YNRD1. The Y current generator sends current through read switch RYS00 (conventional flow) which places a positive voltage on the anodes of diodes 03R, 02R, 01R, and 00R. The anodes of the unselected switch lines are at ground because the stack charge voltage on the unselected switch lines are close to 0 V during

the read portion of the core cycle. Read driver YNRD1, which has been selected, turns on and makes the cathode of diode 01R negative with respect to the anode which forward biases it. The diode conducts and allows current to flow to write driver YNRD1. A half-select current now flows through this line that links 128 cores per bit mat (2432 total for 19 mats).

Figure 4-16 is a simplified schematic of two pairs of switches and drivers in the MG10 interconnected with the core stack and current generator. Read/write switches YS07 and read/write drivers YD7 are used as examples. These switches and drivers are chosen for convenience. For a read or write operation, 128 switch/driver combinations on the Y axis and 128 on the X axis are used. For a write operation, decoder E19 selects positive write driver E25 and decoder E28 selects negative write switch E14. Both E25 and E14 are turned on when they are selected and write timing occurs. E25 conducts, which allows current from the Y write current generator to flow through YPWD7, the associated matrix diode, and the cores on the selected line. After passing through the cores, the current flows through D43 and E14 to ground. For a read operation, decoder E28 selects positive read switch E17 and decoder E19 selects negative write driver E22. Both E17 and E22 are turned on by read timing. E17 conducts, which allows current from the Y read current generator to flow through E17, D47 and the cores in the opposite direction. After passing through the cores, the current flows through the associated matrix diode E22 to ground. Read current flow is shown as a broken line; a solid line shows write current flow.

4.4.4.5 Read/Write Current Generation and Sensing — Four functional units are involved in generating current to switch the cores and detect their states. The X and Y line current generators supply the drive current (by switches and drivers); the inhibit drivers allow 0s to be stored during a write operation; the sense amplifiers detect 1s during a read operation; and the memory data latches (MDL) temporarily store data being transferred to and from memory.

NOTE:

A matrix this size would be used in a system having 16 Y drive lines. One MG10 mat contains 128 Y drive lines on an 8 x 16 matrix.





Figure 4-15 Simplified Y Line Selection Stack Diode Matrix

During a read operation (Figure 4-17), half-select currents flow in the X and Y lines for the selected core in each bit mat. These currents flow opposite to the write currents. Therefore, cores in the 1 state are switched to the 0 state and cores in the 0 state remain unchanged. Assuming bit 7 is a 1 in core, switching the core from the 1 state to the 0 state induces a voltage pulse in the sense winding. This pulse is detected by sense amplifier E401 as a differential voltage on input pins 6 and 7 that exceeds the threshold reference voltage. This pulse is amplified, and when SENSE STROBE 0 H is generated at pin 11, the output of sense amplifier E401 goes high. At the beginning of every cycle, the control generates CLEAR MDR 0 H, which clears flip-flop E404. The sense amplifier output is inverted by E403 and sent to the set input (pin 10) of MDL flip-flop E404. A low on the set input sets the flip-flop; its 1 output (pin 9) is high and its 0 output

(pin 8) is low. The high from pin 9 of the flip-flop is sent to the input (pin 12) of bus driver E407. The other input to this gate is the OUTPUT ENABLE signal. When the control logic generates OUTPUT ENABLE H, the output of E407 is low, a logical 1. Timing diagrams for the sense operation are shown in Figure 4-18.

The read operation is destructive; i.e., all cores at a specified location are switched to 0. The 1 bit that was read during the read operation must be restored by a write operation immediately following the read operation. Flip-flop E404 is still in the set state; therefore, its 0 output (pin 8), which is low, is sent to input pin 5 of NAND gate E405. The gate is not asserted (pin 6 is high) and the inhibit driver is not turned on. With no inhibit current in the inhibit line to oppose the half-select Y line current, a 1 is written back into the appropriate core.

4-24



10-1748

Figure 4-16 Typical Y Line Read Write Switches and Drivers




Figure 4-17 Read and Write Data Path




Figure 4-18 Timing Diagram for the Sense Portion of a Read Operation

If, however, bit D07 is 0 in core, it does not switch during the read operation and the output of sense amplifier E401 does not go high. Flip-flop E404 remains cleared; its 1 output (pin 9) is low and its 0 output (pin 8) is high. When the control logic generates OUTPUT ENABLE H, the output of bus driver E407 is high, a logical 0. The 0 output of the flip-flop E404, which is high, is sent to NAND gate E405. During the subsequent write operation, INH TIME 2 H is generated, which produces a low output signal at E405, pin 6. This activates the inhibit driver which produces a current that opposes the Y line current and prevents a 1 from being written into the appropriate core.

The memory operation just described is actually a Read/Restore operation. The requesting device wants to read a word from memory and, as an internal requirement, the memory must restore the word by writing it back in core. During a Read/Restore operation, the MDL flip-flops are set by the sense amplifier outputs when 1s are read from core. The flip-flop outputs are then used in the subsequent restore operation to control the inhibit drivers.


If the requesting device wants to write a word into memory (Clear/Write operation), it must load the data into the MDL flip-flops through receiver E402. The bit is inverted by receiver E402 and sent to the D input (pin 12) of flip-flop E404. During the write operation, the control logic generates CLK MDR 0 H, which clocks the flip-flop. If the D input is high, E404 is set, its 0 output goes low, control gate E405 is not asserted by INH TIME 2 H, the inhibit driver is not turned on, and a 1 is written into the selected core. If the D input is low, E404 is not set, its 0 output is high, control gate E405 is asserted by INH TIME 2 H, the inhibit driver is turned on, and the selected core remains in the 0 state.

4.4.4.5.1 X and Y Current Generators — A read and write current generator is provided for both the X and Y drive lines. The current generators and associated bias current supply are shown in drawing G235-0-1, sheet 6.

Optimum core switching requires current pulses of precise amplitude, duration, and shape. The current amplitude is controlled by the dc bias current supply, which is temperature compensated. Pulse shaping is achieved by resistor, diode, zener diode, and anti-overshoot circuits; duration is controlled by the timing pulses from delay lines.

Figure 4-19 shows the bias current supply and read X current generator. The heart of the current generators on both the G235 (X-Y current generators) and the G114 (inhibit current generators) modules are special saturating transformers. The saturating transformer for the read X current generator is T2. It is normally saturated very hard by bias current in the winding designated with pins 3 and 12. In order for the magnetic core of T2 to start to switch its magnetic flux in the opposite direction, the ampere turns applied by the bias current must be exceeded by an equal, *but opposite*, current in another winding. As long as T2 remains saturated, it is a low impedance to changes in current in any of its windings; however, once T2 starts to switch magnetic flux, large voltages may be induced across its windings in response to any additional changes in net current. That is, T2 acts like an ideal current source: low impedance with less than a specified current in winding 2-13, and a high impedance to additional current changes once the specified current amplitude is reached. This specified current is primarily determined by the bias current amplitude and the turns ratio of T2. The third winding of T2 (1-14) conducts current only after the drive current pulse has ended, and restores some current to the +20 V supply during that period. Although some losses occur in T2, most of the energy absorbed by T2 during the current pulse is restored to the power supply at the end of the pulse.

The bias current supply provides the dc bias current required for all the saturating transformers on the G235 and G114 modules (in series). LRC filter networks are provided at intervals to ensure that the bias current does not acquire ac components and that large voltages do not build up along the series path; L1, C43, and R17 comprise such a filter network protecting Q12 and Q13 from transients.



NOTE:
Refer to logic schematic DRVA

Figure 4-19 Bias Current Supply and Read X Current Generator

The resistor network, consisting of the stack thermistor, R10, R9, R11, R12, R8, R7, R13, R14, R15, and Zener diode D1, provides a temperature compensated reference voltage to pin 3 of E1. R2 feeds back the emitter voltage of Q12 to pin 2 of E1. The 741 operational amplifier uses its gain to adjust its output (pin 6) so that the voltage on pin 2 is nearly equal to the voltage on pin 3. In this way, the amplifier circuit causes a current to flow through R4 and R5 which is precisely controlled by the reference voltage on pin 3 of E1. By measuring the voltage on AK2 with respect to +5 V, an accurate measurement of the bias current can be made because most of the current through R4 and R5 finds its way through the collectors of Q12 and Q13 (Q13 bias current is small) and becomes bias current.

Module pins AN2 and AU1 provide a means of changing the amplitude of the bias current. Grounding AU1 through a 470K resistor causes the bias current to be reduced, and grounding AN2 through a 470K resistor increases the bias current. This capability becomes important for margining the memory.

CAUTION

Jumpers W5, W6, and W7 are factory cut to adjust the bias current to its optimum value and they should not be changed.

In Figure 4-19, the operation of the read X current generator is as follows: the output of E7 (pin 8) goes low when the current generator turns on. Current is coupled through T1 to saturate transistor Q1. At this point, current may flow through T2 windings (pins 13 and 2, and 14 and 1), through Q1, and to the read X switches. Diodes D17 and D16 limit the voltage applied to the read X switches and thus make the read X current rise time less dependent on the accuracy of the 20 V power supply. This is the only current generator in the memory with such a control. It is needed here because the core output signal is more dependent on the read X current rise time than any other generator; (read Y current flows before the read X, hence the read X current does the actual core switching).

D130, D131, and R89 form an anti-overshoot circuit which conducts current only during the rise time of the current. Its function is to "steal" some of the read current during the rise time so that when the current overshoot occurs, the overshoot only brings the current quickly up to its proper value and not beyond it.

R61 and C47 primarily serve as a dc current limit and as a rise time aid, respectively.

When Q1 is turned off by E7 (coupling through T1), current flows through D30 until the core of T2 has been completely resaturated by the bias current. This places energy back in the power supply.

4.4.4.5.2 Inhibit Driver — A detailed schematic of the inhibit driver for bit D07 is shown in Figure 4-20. It is typical of all 19 inhibit drivers (drawing G114-0-1).

When the inhibit driver is off, none of the pulsed currents shown in the schematic is flowing; transistor Q401 is off. The output of NAND gate E405 goes low (ground) when this inhibit driver is selected. Current i_1 flows into the output circuit of E405 from the +5 V supply via resistor R404 and the primary winding (terminals 9 and 10) of transformer T402. An equal current is induced in the base-emitter circuit of Q401, which is connected to the transformer secondary winding (terminals 8 and 7). This base current turns on Q401. Current i_1 , and therefore induced current i_2 , are determined by resistor R404 and the reflected base-emitter voltage, V_{BE} , of Q401. When Q401 is turned on, current flows from +20 V through the saturating transformer T403, transistor Q401, fuse F401, isolation diodes, and the sense/inhibit winding to the isolation diodes D403 and D404 to ground. The value for the inhibit current is primarily determined by the bias current to T403 (winding 7-8).

Each leg of the sense/inhibit sees half the inhibit current; approximate 370 mA. Capacitor C407 and D405 help reduce the power dissipated in Q401 during turn-off.




Figure 4-20 Sense Amplifier and Inhibit Driver

The inhibit driver is turned off when the output (pin 6) of gate E405 goes from low to high. At turn-off time, the back emf caused by the stack inductive reactance tries to drive the emitter of Q401 highly negative; however, diode D407 and resistor R409 help to clamp this voltage to ground. When the output of E405 goes high (approximately +3.2 V), its output pull-up transistor (an integral part of the gate circuit) tries to drive the turn-off current i_4 in the opposite direction through the transformer primary winding. An equal current induced in the secondary winding removes the forward bias from the base of Q401 and turns it off. With Q401 off, all dynamic current flow ceases in the circuit.

Capacitor C410 allows the gate to pump reverse current i_4 into the transformer primary; it also helps to decrease the turn-on time of Q401. Diode D405 prevents reverse breakdown of the base-emitter junction of Q401.


4.4.4.5.3 Sense Amplifier — A detailed schematic of the sense amplifier circuit for bit D07 is shown in Figure 4-20; it is typical of all 19 sense amplifier circuits (drawing G114-0-1). It consists of the sense amplifier, terminating capacitor for the sense/inhibit winding, and threshold voltage network.

The sense amplifier input (E401 pins 6 and 7) is across the sense/inhibit winding (STKA SA7 and

STKA SB7). Practically speaking, during the sense operation the inhibit driver connection is an open circuit through the driver transistor Q401. The effect of the inhibit driver circuit and isolation diodes D403 and D404 can be ignored during the sense operation because the diodes are reverse biased.

Sense amplifier E401 is one-half of a dual IC package (type 7528). A simplified block diagram of the package is shown in Figure 4-21. The two identical circuits are marked 1 and 2. Each circuit consists of a preamplifier and sense amplifier. The output of the preamplifier is available as a test point to observe the amplified core signal and to facilitate accurate strobe timing. Both circuits share a reference voltage (or threshold voltage) amplifier (pins 4 and 5). In this application, pin 4 is grounded and a positive threshold voltage of approximately 17 mV is supplied to pin 5. This voltage is obtained from the +5 V supply through resistor voltage dividers.

4.4.4.5.4 Memory Data Latches — The memory data latches (MDL) in one G114 form a 19-bit flip-flop register that is used to store a word after it is read out of the memory, or to store a word prior to its being written into memory from the bus. It is composed of ten 74H74 dual high-speed D-type flip-flops. At the start of a memory read operation, the MDL register is cleared directly via the CLEAR input (pin 1 or pin 13) of each flip-flop. The basic register operations are discussed in Paragraph 4.4.4.5.



11-1103

Figure 4-21 Type 7528 Dual Sense Amplifier with Preamplifier Test Points

4.4.4.6 Stack Charge Circuit — The stack charge circuit assists the stack capacitance in recovering and shortens the rise time of the stack current. It also reduces unwanted currents in the seven unselected lines associated with the selected driver. It is located on the H217B module.


Figure 4-22 shows the stack charge circuit. Its output is taken from the emitter of transistor Q1 and goes to the junction of each X and Y read/write switch pair via a resistor. This common interconnection is labeled V_o . It is desired that $V_o \approx 0$ V (ground) during a read operation; and $V_o \approx +20$ V during a write operation. The effective stack capacitance associated with each line is shown as C_{STACK} .

During a read operation, STACK CHG H is low, making the output of E29 (pin 8) high, thus saturating Q2 and turning on Q3. The output voltage, V_o , of the circuit is also held low by the parallel combination of L1 and D63 (connecting to the collector of Q2). In the low state, $V_o = V_{BE}(Q3) + V_{CE SAT}(Q2)$. Thus, a current flows from +5 V, through D62 and R33, through L1, and through Q2 and Q3 to ground. Q1 is off because its base-emitter junction is not forward biased.

During a write operation, the STACK CHG H signal goes high, making the output of E29 (pin 8) go low, thus turning off Q2 and Q3. Current that was flowing through L1 is forced to continue to flow by the inductance of L1 and now must flow into the base of Q1. Hence, with Q1 turned on (saturated) and Q2 and Q3 off, the output V_o is equal to 20 V less $V_{CE SAT}(Q1)$.

Current spiking from Q1 through Q2 and Q3 on the transitions is prevented by D63. When Q2 and Q3 turn on again, Q1 must be fully off before current can flow through D63, because if D63 is forward biased, the base-emitter junction of Q1 is reverse biased.

4.4.4.7 DC LO Circuit — The 20–30 Vac secondary tap on each of the three H742 MG10 memory power supplies is continuously monitored to detect any decrease in line voltage. If the line voltage to any of the supplies drops to about 80–86 Vac, signal DC LO L is asserted by the supplies. The DC LO L signals from the top two H742 power supplies are wired together to pin BJI of the M8562 timing board (as signal CROBAR L) and reset the timing. Signal CROBAR L (now as signal C0 DC



10-1745

Figure 4-22 Stack Charge Circuit

LO) goes through the BC20D cables to the M8589 Cycle Timing Module, where it becomes CAB C0 CROBAR INPUT, clearing the cycle timing. The bottom H742 DC LO signal is applied to the M8562 and M8589 for the right half (C1) of the stack logic as CAB C1 CROBAR INPUT. This signal, then, when distributed, terminates any operation underway, thereby preserving the integrity of the core memory and inhibiting any further memory accessing.

The MAT2 CROBAR L signal, developed on the M8562 Timing Board, goes to the G235 as MAT J IZ L (Figure 4-23). The signal is applied to Q11 on the G235, causing it to conduct and Q10 to go into saturation. This drives PWR OK H low and inhibits the X-Y current generators (Q1 through Q4). Transistor Q9 is turned off so that DRVA PWR OK L is no longer asserted. On the G114 sense inhibit module, this drives Q1 (G114-0-1, sheet 3) into saturation and asserts SINA POWER FAIL L, which prevents the inhibit drivers (G114-0-1, sheets 4 through 8) from turning on.

NOTE

With DC LO L asserted, the generation occurs as described even though the +5 V and -5 V power supplies are turned off. The memory protection circuits operate even if the +20 V power supply is just above +5 V. If the +20 V supply produces less than +5 V, the circuits may not operate properly; this makes no difference, however, as no substantial driver currents are generated.

4.4.4.8 Loss of Bias Current — If bias current is lost, the current generators (G235-0-1, sheet 6) must be inhibited from turning on. If the current generators are turned on without bias current, it is possible that the saturating transformers may not sufficiently limit the inhibit current. The bias current source is applied to the inhibit drivers on the G114 sense inhibit driver module and is returned to the G235 driver module as the SINA I BIAS RETURN signal (Figure 4-23). The bias current is returned to ground through R19, generating a slight




Figure 4-23 DC LO and Bias Current Detection Circuit

voltage across R19 which is detected by the differential amplifier. If the voltage across R19 is not sufficient, the amplifier output goes high and turns on transistor Q10. This action causes transistor Q9 to turn off and also causes the X-Y current generators to turn off in a manner similar to that described in Paragraph 4.4.4.7.

NOTE

If the G235 Drive Module is removed from the system unit, DRVA PWR OK L remains unasserted and transistor Q1 on the G114 sense inhibit module prevents the inhibit drivers from being turned on.

4.4.5 Power System

The MG10 power system includes the following major components:

1. One 857 Power Control
2. Three H742A Power Supplies that include:
 - a. Seven H744 5 V regulators
 - b. Four H754 +20 V, -5 V regulators, and
 - c. One H770 +15 V regulator

These components are interconnected as shown on drawing D-IC-MG10-0-PW, AC-DC Power Wiring.

4.4.5.1 857 Power Control — The complete circuit schematic of the 857 Power Control is shown on three separate drawings:

1. D-CS-857-0-ACL shows ac line connection and control circuits.
2. D-CS-857-0-TMP shows temperature sensor and control circuits.
3. D-CS-857-0-RC shows remote control logic.

These drawings are referenced as ACL, RC, and TMP in the following descriptions.

4.4.5.1.1 System Power On — The MG10 power system is remote-controlled by the DEC power control bus which interconnects all cabinets in the system. The 3-wire DEC power control bus cable connects to J5 on the 857 Power Control. Connectors J6 and J7 are parallel with J5 to allow bus interconnection to adjacent cabinets. The DEC power control bus is defined as follows:

Pin	Signal
J5-1	SYSTEM POWER ON L
J5-2	EMERGENCY SHUTDOWN L
J5-3	GROUND

The DEC power control bus operations are summarized as follows:

1. Any connection between lines 3 and 1 energizes all cabinets on the bus.
2. Any connection of a ground to line 2 causes all cabinet power systems on the bus to shut down.
3. If no connection exists between lines 3 and 1, and no ground is connected to line 2, all components on the bus remain in the power OFF state.

The following paragraphs describe the operating sequence of the 857 Power Control functions. The timing for these functions is shown on the 857 Power Control flow diagrams and listed in the following chart:

Drawing	Operating Sequence or Case
D-FD-858-0-FL1	Normal power on, Case 1 Normal power off, Case 2
D-FD-858-0-FL2	Solid power failure, Case 3 Solid power return, Case 4 Short power on-Off-On cycle, Case 5
D-FD-858-0-FL3	Long power dip, Case 6 Short power dip, Case 7 Short pulse in power, Case 8 Longer pulse in power, Case 9

4.4.5.1.2 Normal Power On — Connector pins J1-1 and -2 are jumpered to provide POWER SW ON, as shown on drawing TMP. POWER SW ON (1) causes the PWR SWD ON indicator lamp to light after 220 ms. Another jumper is connected between connector pins J3-5 and -12 so that when the SYSTEM POWER ON line on the DEC power control bus is switched to GROUND, BUS POWER REQUEST and POWER SW ON assert POWER REQUEST, as shown on drawing RC. Because no LOW VOLTAGE input connection is made to the MG10 857 connector pin J3-4, POWER REQUEST asserts POWER ALLOW as long as EMERGENCY SHUTDOWN is not grounded. Refer to drawing ACL. POWER DOWN LATCH (1) and POWER ALLOW produce POWER ON COMMAND. As -POWER ALLOW goes high, the POWER DOWN LATCH flip-flop latches in the 0 state.

With normal ac input voltage applied to the 857 Power Control, the +5 V POWER OK signal is available, as shown on drawing ACL, and POWER ON COMMAND asserts POWER ON DRIVE. POWER OK and POWER ON DRIVE are applied to separate sections of the K614 ac switch module. When these signals are applied, the K614 ac switch module completes the ac circuit to the coil of contactor relay K1. When K1 energizes, SWITCHED POWER is applied to the MG10 power supplies.

4.4.5.1.3 Normal Power Off — The MG10 power system is normally turned off remotely by removing the ground signal applied to DEC POWER CONTROL BUS pin 1. When pin 1 goes high, POWER ALLOW goes low, as shown on drawing RC. Approximately 400 ms after POWER ALLOW goes low, POWER ON DRIVE goes low to de-energize contactor relay K1, as shown on drawing ACL.

The crobar control logic provided by the W519 module in the 857 is not used for MG10 power system control applications. The RECYCLE DELAY logic prevents the MG10 normal power ON sequence from occurring less than four seconds after power OFF has been initiated.

4.4.5.1.4 Air-Flow Power Control — Four air-flow sense switches are located in the MG10 cabinet. If the flow of cooling air is interrupted at any of the four locations, an air-flow sense line is grounded.

The air-flow sense line from all switches is connected to the 857 Power Control REG STACKS OK H line, as shown on drawing TMP. Any air-flow malfunction causes the OVERTEMP LATCH flip-flop to set, as shown on drawing ACL.

When OVERTEMP LATCH sets, it causes POWER ALLOW to go low and initiate the same power OFF sequence described for normal shutdown.

NOTE

When OVERRIDE switch S2 is ON, the Power OFF sequence will not be initiated by OVERTEMP LATCH; however, the OVERTEMP indicator lamp will light.

4.4.5.1.5 Door-Panel Power Control — The door panels enclosing the stack and control logic are equipped with interlock switches. If either of the door panels is opened while power is applied, the power OFF sequence is initiated to prevent the equipment from operating under abnormal cooling air flow conditions. This protection circuit can be overridden, for maintenance purposes, by setting the 857 OVERRIDE switch S2 to ON.

NOTE

If the OVERRIDE switch is ON, the PWR SWD ON indicator lamp on the 857 flashes intermittently, as a warning to the technician servicing the equipment.

4.4.5.2 AC Power Distribution — Single-phase 115 or 220 Vac power is connected to TB1 on the 857 Power Control. A screwdriver-adjustable rotary switch, S1 (located on the 857 Power Control panel), is used to adjust the 857 for five ac input voltages: 100, 115, 200, 220, and 240.

When the 857 Power Control is sequenced through the normal power ON function, the ac input is switched to the H742A power supplies.

Cooling fans at the top of the MG10 cabinet receive ac input voltage directly from the 857 Power Control and are jumper-connected for 115 Vac or 230 Vac operation. Other fans in the cabinet receive ac input voltage from the H742A Power Supply, which is prewired at the factory to provide 115 Vac outputs for cooling fans.

The 857 unswitched ac power outputs are not used for MG10 applications, but are available as convenience outlets to provide test equipment power.

4.4.5.3 H742A Power Supply — The H742A Power Supply is a multi-purpose power supply which can be implemented with several voltage regulator configurations, depending upon system requirements. For MG10 applications, it is used with seven H744 5 V regulators, four H754 +20 V, -5 V regulators, and one H770 +15 V regulator.

Interconnections among the H742A, the voltage regulators, and the cabinet cooling fans are shown on drawing D-IC-MG10-0-PW. Because the H742A is designed for multi-purpose use, it provides several outputs that are used for other applications. Only those circuits that provide outputs used in the MG10 power system are described in the following paragraphs. The H742A circuit schematic is D-CS-H742-0-1. Jumper connections for 115 Vac or 230 Vac operation are shown on the schematic. Input voltage across the primary of transformer, T1, is also applied to the power supply cooling fan. The secondary windings provide 20—30 Vac to each of the voltage regulator inputs.


4.4.5.3.1 DC LO Sensing — The MG10 DC LO sensing circuit is located on the power control board of the H742A Power Supply. The power control board circuit schematic is C-CS-5409730-0-1. The H742A secondary provides 20—30 Vac to the DC LO sensing circuit. The 20—30 Vac input is rectified and stored by capacitor C3, which charges and discharges at a known rate whenever the ac power is switched on and off. Thus, the voltage applied to the emitters of differential amplifier Q6/Q7, across R17, is a rising or falling waveform of known value. For example, when ac input power drops, through shutdown or failure, the dc voltage decays at a known rate, as determined by the RC time constant. If the voltage decreases to the point where the base of Q6 becomes negative with respect to the base of Q7, the increased forward bias on Q6 causes it to conduct more current, and the resultant decrease in Q7 causes it to cut off. This removal of voltage across R16 causes Darlingtons Q16/Q17 to conduct. This, in effect, connects the DC LO output at J4-12 to the DC LO RET at J4-7. As a result, DC LO goes low when the ac power input

voltage drops below a minimum level required for MG10 operation. DC LO is a natural result of the normal power OFF sequence, as well as an indication of primary power failure. The DC LO signal is used to inhibit memory timing and prevent further memory requests from being accepted. When ac input power is restored, the DC LO goes high, and the RESET signal is generated by the cycle initiate logic.

4.4.5.3.2 +15 V Output — The power control board of the H742A Power Supply also contains a +15 V/+8 Vdc supply which receives 15—24 Vac from the secondary of transformer T1. This ac input is full-wave rectified by diode bridge D1. The resultant dc is applied to Darlington power amplifier Q1, through fuse F1. The bias on Q1 is controlled to provide +15 Vdc at output pins 2 and 3 with respect to output pins 4,5, and 6 (ground). If the Q1 collector voltage starts to increase, the bias at the base of Q2 conducts slightly more current to maintain a constant output voltage. Zener diode D7 provides approximately +8 V at output pin 1; the +9 V output is not used in the MG10. When DC LO is grounded at output pin 9, Q2 conducts hard to cut off Q1 completely, thus removing the +15 V output.

4.4.5.4 H744 5 V Regulators — Seven H744 5 V regulators are used in the MG10 power system. Drawing D-IC-MG10-0-PW shows where the H744s are used in the power system; the H744 circuit schematic is D-CS-H744-0-1.

4.4.5.4.1 Regulator Circuit — The 20—30 Vac input is full-wave rectified by bridge D1 to provide a dc voltage (24—40 Vdc, depending on line voltage) across filter capacitor C1 and bleeder resistor R1. Operation centers on voltage regulator E1, which is configured as a positive switching regulator. A simplified schematic of E1 is shown in Figure 4-24. E1 is a monolithic integrated circuit that is used as a voltage regulator. It consists of a temperature-compensated reference amplifier, error amplifier, series pass power transistor, and the output circuit required to drive the external transistors. In addition to E1, the regulator circuit includes pass transistor Q2, predrivers Q3 and Q4, and level shifter Q5. Zener diode D2 is used with Q5 and R2 to provide +15 V for E1. Q5 is used as a level shifter; most of



11-0965

Figure 4-24 Voltage Regulator E1, Simplified Diagram

the input voltage is absorbed across the collector-emitter of Q5. This is necessary because the raw input voltage is well above that required for E1 operation. This +15 V input is supplied while still retaining the ability to switch pass transistor Q2 on or off by drawing current down through the emitter of Q5.

The output circuit is standard for most switching regulators and consists of diode D5, choke coil L1, and output capacitors C8 and C9. These components make up the regulator output filter. Diode D5 is used to clamp the emitter of Q2 to ground when Q2 shuts off, providing a discharge path for L1.

In operation, Q2 is turned on and off generating a square wave of voltage that is applied across D5 at the input of the LC filter (L1, C8, and C9). Basically, this filter is only an averaging device, and the square wave of voltage appears as an average voltage at the output terminal. By varying the period of conduction of Q2, the output (average) voltage may be varied or controlled, supplying

regulation. The output voltage is sensed and fed back to E1, where it is compared with a fixed reference voltage. E1 turns pass transistor Q2 on or off, according to whether the output level decreases or increases. Defined upper and lower limits for the output are approximately +5.05 V and +4.95 V.

During one full cycle of operation, the regulator operates as follows: Q2 is turned on and a high voltage (approximately +30 V) is applied across L1. If the output is already at a +5 V level, a constant +25 V would be present across L1. This constant dc voltage causes a linear ramp of current to build up through L1. At the same time, output capacitors C8 and C9 absorb this changing current, causing the output level (+5 V at this point) to increase. When the output, which is monitored by E1, reaches approximately +5.05 V, E1 shuts off, turning Q2 off; the emitter of Q2 is then clamped to ground. L1 discharges into capacitors C8, C9, and the load. Predrivers Q3 and Q4 are used to increase the effective gain of Q2, ensuring that Q2 can be turned on and off in a relatively short period of time.

Conversely, once Q2 is turned off and the output voltage begins to decrease, a predetermined value of approximately +4.95 V is reached, causing E1 to turn on. E1, in turn, causes Q2 to conduct, beginning another cycle of operation. Thus, a ripple voltage is superimposed on the output and is detected as predetermined maximum (+5.05 V) and minimum (+4.95 V) values by E1. When +5.05 V is reached, E1 turns Q2 off; when +4.95 V is reached, E1 turns Q2 on. This type of circuit action is called a "ripple regulator".

4.4.5.4.2 +5 V Overcurrent Sensing Circuit — The overcurrent sensing circuit consists of: Q1, R3 through R6, R25, R26, Q7, and C4. Transistor Q1 is normally not conducting; however, if the output exceeds 30 A, the forward voltage across R4 is sufficient to turn Q1 on, causing C4 to begin charging. When C4 reaches a value equal to the voltage on the anode gate of Q7, Q7 turns on and E1 is biased off, turning the pass transistor off. Thus, the output voltage is decreased as required, to ensure that the output current is maintained below 35 A (approximately) and that the regulator is short-circuit protected. The regulator continues to oscillate in this new mode until the overload condition is removed. Capacitor C4 then discharges until E1 is allowed, again, to turn on and the cycle repeats.

4.4.5.4.3 +5 V Overvoltage Crobar Circuit — The following components comprise the overvoltage crobar circuit: Zener diode D3, silicon-controlled rectifier (SCR) D7, D8, R22, R23, C7, and Q6. Under normal output voltage conditions, the trigger input to SCR D7 is at ground because the voltage across Zener diode D3 is less than 5.1 V. If the output voltage becomes dangerously high (above 6.0 V), diode D8 conducts and the voltage drop across R23 draws gate current and triggers the SCR. It fires and short-circuits the +5 V output to ground. The SCR remains on until the capacitors discharge.

4.4.5.5 H754 +20, -5 V Regulators — Four H754 +20 V, -5 V regulators are included in the MG10 power system. The H754 circuit schematic is D-CS-H754-0-1; it is referenced in the following paragraphs.

4.4.5.5.1 Regulator Circuit — The regulator circuit has a voltage doubler input, and an output that consists of two shunt regulator circuits: one for the

+20 V, the other for the -5 V. The +20 V shunt regulator consists of transistors Q4, Q10, and Q11; the -5 V shunt regulator consists of Q6 and Q9. Both Q10 and Q9 are pass transistors.

The output of the basic regulator is 25 V (-5 V to +20 V). The shunt regulators are connected across this output with a tap to ground between pass transistors Q9 and Q10. The voltage at the bases of Q6 and Q4 varies with respect to ground, depending on the relative amount of current drawn from the +20 V and -5 V outputs of the regulator. If the +20 V current increases while the -5 V current remains constant, the output voltage at the +20 V output tends to go more negative with respect to ground. This causes the -5 V output to go more negative also, because the output of the basic regulator is a fixed 25 V. This change is sensed at the bases of Q6 and Q4; Q6 conducts, causing Q9 to conduct, thus increasing the current between -5 V and ground, until the balance between the +20 V and the -5 V is restored. At this time, neither Q6 nor Q4 is conducting. If the -5 V current increases, Q4 and Q10 conduct to balance the outputs.

4.4.5.5.2 Overvoltage Crobar Circuits — Two crobar circuits are used in the H754: Q7 and its associated circuitry for the +20 V, and Q12 and its associated circuitry for the -5 V. Either circuit can trigger SCR D9.

4.4.5.5.3 Overcurrent Sensing Circuit — The overcurrent circuit is composed mainly of Q1, Q8, Q13, and Q14. The total peak current is sampled by R4. When the peak current reaches approximately 14 A, Q1 turns on sufficiently to establish a voltage across R7 and R38, thus firing Q8. This pulls the voltage on pin 4 of E1 up above the reference voltage on pin 5, thereby shutting off Q2. D6 now conducts, and the current through R37 turns on Q14, which turns on Q13. This keeps Q8 on for a time determined by the output voltage and L1. This action, in turn, allows the off-time of Q2 to be greater than the on-time; the off-time increases as the overload current increases, thereby changing the duty cycle in proportion to the load. The output current is thus limited to approximately 10 A.

4.4.5.5.4 Voltage Adjustment — The +20 V adjustment (R17) is located on the side of the H754; the -5 V potentiometer (R21) is on the top, next to the connector. To set the output voltages, power down,

disconnect the load, power up, and adjust for a 25 V reading between the +20 V and -5 V outputs with the 20 V potentiometer. Then set the -5 V between its output and ground. Power down, reconnect the load, and power up; then check and adjust the outputs again. This procedure is necessary because the +20 V potentiometer (R17) actually sets the overall output of the regulator (25 V from +20 V to -5 V), while the -5 V adjustment (R21) controls the -5 V to ground output.

4.4.5.6 H770 +15 V Regulator — One H770 +15 V regulator is included in the MG10 power system. The H770 circuit schematic is D-CS-H770-0-1; it is referenced in the following paragraphs.

4.4.5.6.1 Regulator Circuit — The basic H770 circuit design is the same as the H744 (+15 V regulator), with the following differences:

1. The addition of transistors Q2 and Q8, and

2. The addition of Zener diodes D9 and D11.

Switching transistor Q2 is used to control the application of +15 Vdc to E1. The +15 Vdc is applied to E1 only after the MG10 has been energized (via the 857 Power Control) for approximately five seconds so that the cooling fans are up to speed.


Transistor Q8 provides remote turn on/off for the crobar circuit. A ground on J1-1 turns Q8 off, which, in turn, turns off Q2 and Q6. With Q6 off, Q3 is off, and no +15 Vdc output appears at J1-3 and J1-5. When the crobar is removed (i.e., when J1-1 is open), Q8 is turned on causing Q3 to be turned on and +15 Vdc to be applied to output pins J1-3 and J1-5.

Zener diodes D9 and D11 establish the voltage at the junction of R23 and R25 to a value of approximately +3.6 Vdc. R23 is a start-up resistor for D9 and D11.


APPENDIX A IC DESCRIPTIONS

A.1 7442 4 LINE TO 1 LINE DECODER

These BCD-to-decimal decoders consist of eight inverters and ten 4-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates.



11-0733





11-0734

TRUTH TABLES

BCD Input				Decimal Output									
D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1	1	1
0	1	0	1	1	1	1	1	1	0	1	1	1	1
0	1	1	0	1	1	1	1	1	1	0	1	1	1
0	1	1	1	1	1	1	1	1	1	1	0	1	1
1	0	0	0	1	1	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0
1	0	1	0	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1

A.2 7483A 4-BIT BINARY FULL ADDER

These full adders perform the addition of two 4-bit binary numbers. The sum outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. The adders are designed so that logic levels of the input and output, including the carry, are in their true form; thus, the end-around carry is accomplished without the need for level inversion.



FUNCTION TABLE


INPUT				OUTPUT					
				WHEN C0 = L			WHEN C0 = H		
A1	B1	A2	B2	Σ1	Σ2	C2	Σ1	Σ2	C2
L	L	L	L	L	L	L	H	L	L
H	L	L	L	H	L	L	L	H	L
L	H	L	L	H	L	L	L	H	L
H	H	L	L	L	H	L	H	H	L
L	L	H	L	L	H	L	L	H	L
H	L	H	L	H	L	L	L	L	H
L	H	H	L	H	H	L	L	L	H
H	H	H	L	L	L	H	H	L	H
L	L	L	H	L	H	L	H	H	L
H	L	L	H	H	H	L	L	L	H
L	H	L	H	L	L	H	H	L	H
H	H	L	H	L	L	H	H	L	H
L	L	H	H	L	L	H	H	L	H
H	L	H	H	H	L	H	L	H	H
L	H	H	H	H	L	H	L	H	H
H	H	H	H	L	H	H	H	H	H

H = high level, L = low level

NOTE: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ1 and Σ2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ3, Σ4, and C4.

A.3 8234 2-INPUT, 4-BIT DIGITAL MULTIPLEXOR


The 8234 2-Input, 4-Bit Digital Multiplexor is designed for general purpose data selection applications. It has open collector outputs which permit direct wiring to other open collector outputs to yield "free" four-bit words. The inhibit state $S_0 = S_1 = 1$ can be used to facilitate transfer operations in an arithmetic section.



FUNCTION TABLE

S_0	S_1	F_n
0	0	\bar{B}
1	0	\bar{A}
0	1	\bar{B}
1	1	1



$V_{CC} = (16)$
 $GND = (8)$
 () = Denote Pin Numbers



IC-0150

A.4 74S85 4-BIT MAGNITUDE COMPARATOR

These 4-bit magnitude comparators perform comparison of straight binary and straight BCD (8-4-2-1) codes. Three fully decoded decisions about two 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade.




FUNCTION TABLES

COMPARING INPUTS				CASCADING INPUTS			OUTPUTS		
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 = B3	X	X	X	X	X	X	H	L	L
A3 < B3	X	X	X	X	X	X	L	H	L
A3 = B3	A2 > B2	X	X	X	X	X	H	L	L
A3 = B3	A2 < B2	X	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	L	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	L	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	H	L	L	H

IC-0151

A.5 74S153 DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXORS


Each of these data selectors/multiplexors contains inverters and drivers to supply fully complementary binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs are provided for each of the two four-line sections.



FUNCTION TABLE

SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	-	L	L
H	H	X	X	X	H	L	H



Select inputs A and B are common to both sections.
H = high level, L = low level, X = irrelevant



IC-0152

A.6 74S158 QUAD 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXORS

These data selectors/multiplexors contain inverters and drivers to supply full data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs.



INPUTS				OUTPUT
STROBE	SELECT	A	B	Y
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

H= high level, L= low level, X= irrelevant

1C-0183