# digital interoffice Memorandum

TO: Win Hindle John Leng Ulf Fagerquist DATE: August 29, 1972

FROM: Fred Wilhelm

DECsystem-10 Engineering DEPT:

KL10 PROJECT TECHNOLOGY GOALS SUBJ/

PROJECT GOALS

CONFIDENTIAL

On the 27th of October, 1971, the DECsystem-10 Product Line proposed a Phase I study to determine an Engineering Specification, Software Specification, Marketing and business plan for the KL10. At that time the KL10 performance was that of the KA10 and the factory cost estimate of the following configuration was estimated at \$36.5K.

> Processor PDP11/Ø5 VTØ5 32K of Memory (2) 1600 bpi, 45 ips mag tapes 300 1pm line printer 300 cpm card reader 10 mega word discs

The cost of an equivalent KA10 was \$135K, therefore the KL10 was proposed to have a cost/performance factor normalized to KA10 of 3.69. As the study progressed and more detailed estimates were made, we discovered a number of cost items had been left out such as \$5.0K worth of assembly, processor checkout and system integration. We also watched the size of the present monitor grow and realized that a system with 32K of memory was not viable. We therefore placed 64K on the system. With the

advent of 8K and 16K sense memories, the addition did not escalate the cost of the system very much. Finally the cost of 16 asynchronous lines was added in so that the basic KL10 would be capable of timesharing. The price of the system was then estimated at \$51.2K.

In addition, the cost of an equivalent KA1Ø system was reduced to \$100K with the advent of the MF1Ø memory. The combination of the increase of the KL1Ø cost and reduction of the KA1Ø equivalent system cost reduced the cost performance ratio to 1.95 from 3.69. To bring that ratio back up to our goal, the performance goals of the KL1Ø had to be raised to 1.89 that of the KA1Ø. In order to hedge against further erosion of this cost/performance ratio over the development period, we increased the ratio from 3.69 to 5.

#### PERFORMANCE

In order to really get a handle on exactly which technology to use in order to accomplish our goals, we investigated three circuit families: 7400 T<sup>2</sup>L, T<sup>2</sup>LS and ECL. We did not have the set of scripts or a simulator to run them on, so up to this point we have based our permormance on a Gibson mix. This does not measure true system performance, but is the best we have available at this point. The results for T<sup>2</sup>LS and ECL are summarized in Table I.

TABLE I

INST	INST%	KL10	T <sup>2</sup> LS	KL <u>1</u> Ø	ECL
		EXEC TIME	PRODUCT	EXEL TIME	PRODUCT
ADD/SUB	33	1.90	62.7	1.90	62.7
MUL	Ø.6	4.34	2.6	2.51	1.5
DIV	Ø.2	8.28	1.7	<b>4.</b> 6Ø	.9
JRST	6.5	. 95	6.2	.95	6.2
CAML	4.0	1.99	8.Ø	1.90	7.6
MOVE	17.5	5.7	99.8	5.7Ø	99.8
LSH	4.6	1.39	6.4	.95	4.4
AND	1.7	1.90	3.2	1.90	3.2
INDEXING	19.0	<b>.</b> ø6	1.1	Ø.3	.6
FAD	7.3	3.17	23.1	1.90	13.9
FMP	4.0	3.90	15.6	2.27	9.1
FDV	1.6	6.94	11.1	3.90	6.2
AVER INST X	1ØØ <b>.</b> Ø		241.5		216.1

Although not shown in the table, the KA10 had an average instruction time of 4.38  $\mu$  sec, and the KL10 with 7400 T<sup>2</sup>L was 2.82  $\mu$  sec. A summary of performance ratios normalized to KA10 would then be as follows:

	AVER. INST. TIME (µ sec)	PERF. RATIO
KA1Ø	4.38	1
KL1Ø 74ØØ	2.82	1.55
KL1Ø S	2.41	1.82
KL1Ø E	2.16	2.03
	(TABLE 2)	

Assuming that any of the KL10 machines could be built for the \$51.2K cost estimate so that a 2 to 1 cost improvement over the KA10 with MF10 memory could be realized, the 5 to 1 performance/cost ratio could not be obtained. ECL came closest with 4.06 to 1, followed by T<sup>2</sup>LS with 3.64 to 1.

We then went back over the Gibson mix figures and recognized that the short instructions were memory limited. By using an IC memory buffer to reduce access time to 30 ns 95% of the time, we came up with a new set of average instruction times and performance ratios.

TABLE 3

	AVER. INST: TIME (µ sec)	PERF. RATIO
KA1Ø	4.38	1
KL1Ø 74ØØ	2.12	2.07
KL1ØS	1.25	3.50
KL1ØE	Ø.69	6.39

The conclusion of this study was that with cache memory, either  $T^2LS$  or ECL would meet our requirements. The almost 2 to 1 performance of ECL over  $T^2LS$  intrigued us though, so we investigated the cost of both types of machines.

#### COST

The first thing we did was to interview all IC vendors at length in order to determine component costs for the future. The results are summarized in TABLE 4.

		TABLE 4	(Component	Cost)
SIMPLE GATES	<u>1972</u>	1973	1974	1975
T <sup>2</sup> L	.43	.42	.29	.24
ECL	.56		.33	.28
T <sup>2</sup> L	1.Ø1	.87	.57	.43
ECL	1.77	1.15	.89	.72
MSI (ALU)				
T <sup>2</sup> L	10.00	5.75	4.68	3.73
ECL	6.15	4.7Ø	3.84	3.16

ECL competes reasonably well in the simple gates, has an edge in MSI but loses big on FF's, because only a dual version is available.

Motorola has promised a hex or quint version if we desire it.

costing figures assume its availability. A later section on risks states the implication of being wrong in this area.

The next level of cost we studied was the hex board which is summarized in table 5.

TABLE 5
HEX BOARD COST

	T <sup>2</sup> LS	ECL
Multilayer Board	61.00	76.86
Filter capacitor	7.84	7.84
Terminators	4.80	6.60
IC's	59.12	61.44
Rework	8.00	8.00
Test	4.00	4.00
TOTAL	144.76	164.74
COST PER IC	1.81	2.05
		+13.2%

The cost of ECL is 13.2% higher than T<sup>2</sup>LS at the board level because of an additional board layer for the -2 volt termination requirement, resistor terminators and higher IC cost.

We then investigated total processor and system cost. This is summerized in Table 6.

#### TABLE 6

·		KL10S	KL10E	• • • • • • • • • • • • • • • • • •
15	Processor boards	<b>21</b> 6Ø	<b>24</b> 6Ø	
1	Paging boards	3Ø6	346	
2	RAM boards	768	96Ø	
	Packaging, cooling & wir	ning 2345	2345	
	CPU power	675	776	
	I/O power	5øø	5 <b>ø</b> ø	
	11/Ø5 -12K of memory	2000	2ØØØ	
	VTØ5	700	7ØØ	
	Checkout	2000	2000	
	TOTAL BASIC PROCESSOR	11,454	12,087	+5.5%
2	Channels	975	975	
2	Mag tapes (1600 bpi,45	ips) 7000	- <b>7</b> ØØØ	
er er er er er. Granne	Card reader (300 cpm)	1200	1200	
	Line printer (300 lpm)	7ØØØ	7ØØØ	
	Disc (10 mega words)	5 <b>ø</b> øø	5 <b>ø</b> øø	
	TTY MUX (16 lines)	3100	31ØØ	
	Memory(64K) + cache	11071	11438	
	System integration	3000	3000	
	TOTAL BASIC SYSTEM	49,800	50,800	+2%

The ECL machine was more expensive at the processor level by 5.5% and at the system level by 2%.

#### COST/PERFORMANCE

A summary of basic system cost figures for KA10 and KL10 is as follows:

#### TABLE 7

	<u>C</u> 2	ACHE (\$K)	NO CACHE (\$K)
KA1Ø			100.0
KL1ØS		49.8	46.6
KL1ØE		5ø.8	47.3

A summary of cost/performance ratios normalized to KA10 and based on Table 2, Table 3 and Table 7 is as follows:

#### TABLE 8

	CACHE	NO	CACHE
KA1Ø		1	
KL1ØS	7.02	3.	.9Ø
KL1ØE	12.5	4.	29

It is clear that a T<sup>2</sup>LS KL1Ø will meet the goals set down one year ago by some margin, but it is also clear that an ECL KL1Ø is a bigger winner. We also feel though that ECL exhibits a moderate risk and increase in startup cost as outlined in appendices 1 & 2.

The performance margin between the machines is so great that I feel it to be a bigger risk with respect to the present competion or competition to be if we don't go for the ECL machine. Another consideration is that no matter what we decide for the KL10, ECL is apparently closing quickly with  $\mathbf{T}^2$ L and warrents watching closely.

### APPENDIX I

TRAINING		TTL	ECL
	mming Inspection ople (2 days at 3 locations)	Ø	Ø.5K
2. Mođu	le test		
and	l labor cost including training debugging of initial les on XOR.	<b>25.</b> 9K	<b>27.</b> 5к
3. Prod	uction checkout		
	eople for 2 weeks on KL10 cessor course.	28.8K	28.8K
4. Fiel	đ Service		
	eople for 5 weeks on KL10 em course	18 <b>0.</b> 0K	18 <b>ø.</b> øk
	follow on labor failure ysis etc. for one year.	19.ØK	19.ØK
	SUB TOTAL	253.7K	255.8K
DEVELOPM	ENT		
	ming Inspection dyne-development labor.	Ø	5.ØK
2. XOR	development	Ø	1 <b>ø.</b> 6K
3. 5 la	yer board and backpanel		
	ouse development cost if ere to use 5 layers.	ø	100.0K
	SUB TOTAL	Ø	115.6K

B. Walton8.29/72

216.ØK

### APPENDIX I (Contd.)

#### CAPITAL EQUIPMENT

DIFFERENCE

		TTL	ECL
1.	Incomming Inspection (3 locations)		
	All hardware and programs needed to test 25 new devices on Teredyne tester.	Ø	95.3K
2.	Module Test		
	2 XOR testers, 2 KL10's and 2 bus simulators	91.9K	95.6K
3.	Basic checkout (2 wk)		
	10 station ACT-11 line and 4 bus simulators	11Ø.ØK	110.0K
4.	System Integration (4 wk)		
	20 station ACT line and 10 bus simulators	23Ø.ØK	23Ø.ØK
	SUB TOTAL	431.9K	530.9K
	TOTAL START UP COSTS	686.ØK	9ø2.øk

#### APPENDIX II

#### RISKS

1. 5 layer multilayer board - The 11/45 uses a 4 layer hex board consisting of +5 volt and ground on the inner layers and 2 outer signal layers.

The KL10 requires either a 5 layer hex consisting of -5, -2 volts and ground inner layers with 2 outer signal layers or could utilize a 4 layer board with bus strips for the additional voltage.

Joe St. Amour estimates the development of the 5th layer to be \$50K. This has been included in the startup costs for ECL.

There was some concern that the 5th layer would make the board too thick for the Sylvania block. This has been investigated thoroughly and the conclusion is that the 5 layers can readily be manufactured to within 65 mils, 10 mils more than the 11/45 board and 5 mils within the block specification.

2. Multilayer PC back panel - The 11/45 uses a 2 layer back panel for voltage and ground.

The KL10 was originally proposed with a 5 layer backpanel with the same layer assignments as the multilayer hex.

This arrangement has changed to 2 voltage layers and a ground in order to make servicing and ECO's easier.

Joe St Armour estimates \$50K for this effort. This also has been factored into the startup costs.

- 3. IC availability and delivery is close to zero risk. At least one vendor has all the types we require. (See Appendix IV). Second sourcing will be available on all devices by 4'73.
- One of the keys to the cost/performance of the machine is the cache design. Our best estimate of the risk this represents is a possible
   2 months slippage on a 24 month project.
- 5. Motorola has committed to deliver the hex flop 3/73. In order to eliminate the associated risk, the KL10 design will be based on the available quad flop if the hex flop development slips.
- 6. The biggest risk of this or any project which uses large boards is the time required to perform PC layout. Redac must be in place by February 1973 in order for the project to succeed.

#### KL\*0 CIRCUIT FAMILIES

The purpose of this memo is to summarize the relative performance of Schottky T.T.L. and the 10 000 ECL family of devices, which are the two logic families suitable for use in the KL10 to achieve the desired performance.

#### 1. BASIC PERFORMANCE

#### 1.1 Gate Propagation Delay

The basic family of 74S devices is about a factor of two slower than ECL as shown below.

	<u>74s</u>	ECL 10K
Gates	7 ns	4.0 ns
Flip Flops (Dual D) (Clock to output)	11 ns	6.6 ns
74151 (8 line mux. address-output)	19.5 ns	8.6 ns

#### 2.0 LINE DRIVING CAPABILITY

74S gates are not capable of driving transmission lines, but 10K gates can drive 50 ohm lines resistively terminated.

To minimize reflections 74S lines must be terminated by a clamp diode biased to clamp any negative going signal transient at ground.

Gates such as the 74S14Ø power driver require a clamp diode biased to turn on at about +5 volts as ringing may cause overshoot above 5.5 volts which is an illegal condition for TTL. The overshoot occurs with above about 52 ohms, and the duration of the overshoot is equal to twice the signal line propagation delay.

Because of the poor drive capability it is necessary to wait for twice the delay of signal line to ensure that the line has been charged to a voltage above the minimum gate input threshold when making a positive transition.

The performance when driving a line of 12" length and impedance of  $70\Omega$  is shown below:

			12	" (Line	2
74S	7.Øns	Biased Diode		2.1ns	11.2ns
1øk	4.Øns	Resistor		2.1ns	6.1ns

The total delay is considered to be the time required for all points on the line to be above the minimum input threshold of a receiving gate.

#### 3. POWER DISSIPATION

The dissipation of the two families for a 50% duty cycle with 10K assumed driving a 680 line terminated to -2 volts is shown below, at 1MHz and at 16MHz, which is the clock frequency of the KL10 with Schottky logic. The 74S dissipation also increases with operating frequency.

	FREQUENCY	POWER (per gate)	OUTPUT STAGE DISSIPATION	TERMINATOR DISSIPATION	TOTAL DISSIPATION
-74S	1 MHz	35mW		***	35mW
1ØK	1 MHz	26mW	11mW	9mW	46mW
745	16MHz	46mW	*********		46mW
16K	16MHz	26mW	11mW	9mW	46mW

#### 4.Ø NOISE IMMUNITY

The DC noise immunity is a measure of how much interference may occur at a gate input without spurious operation.

Coupled interference (crosstalk) from one signal line to another is also dependent on the amplitude and transition of the signal causing the interference. A comparative measure of noise immunity may then be made by defining a figure of merit for a logic family as

## F = Noise Immunity x Transition time Signal swing

The comparison for 74S and 10K is shown below. Larger values of F mean better performance.

M.e.	D.C. No	oise	Immunity	Max.	Signal Swin	g Min. Transition Tim	e r
74S	3ØØmV	101	state		3.8V	1.5ns	.117
	7ØØmV	111	state		3.8V	1.5ns	.273
1øk	125mV	1&0	states		Ø.95V	1.5ns	.145

ECL noise immunity is dependent upon supply voltage and temperature difference between the driving and receiving gate.

For a voltage difference of 136mV which is  $5.2V\pm2\%+32mV$  I.R. drop i distribution and a temperature difference of 11°C (20°F) which is based on an ambient temperature ranging from  $15\frac{1}{2}$ °C to  $35\frac{1}{2}$ °C at the inlet, F=0.128 for 10K.

#### 5.Ø SUPPLY CURRENT VARIATION

The variation of supply current in a 74S gate function varies by a ratio of about 2:1 depending on whether the gate is in a '0' or '1' state.

A current spike also occurs during switching of the output stage due to overlap switching effects of the totem pole output and charging currents to the output load capacitance.

These transients require good decoupling and make the use of multilayer boards with low inductance power and ground planes mandatory.

10K ECL uses two supply voltages. -5.2 volts supplies the differential input amplifier and voltage reference source. The current drawn by these stages is very constant regardless of which logic state the gate is in and decoupling is much less critical than for the +5 volt supply for 74S.

The 10K gates use a terminating supply of -2volts and this supply experiences current fluctuations of about 5:1 between '0' and '1' state for a  $68\Omega$  terminating resistor, hence the -2 volt supply requires careful distribution, so a 4 layer multilayer board is required as it is for the 74S family.

#### APPENDIX IV

#### PRODUCT AVAILABILITY

Bill Walton 9/6/72

		TOM	SIG	TI	NATIONAL
10101	QUAD OR/NOR	*	$1\overline{\emptyset/72}$	11/72	11/72
10102	QUAD NOR	*	11/72	1Ø/7 <b>2</b>	*
10104	QUAD AND	12/72	6/73	1Ø/72	n.p.
1Ø1Ø5	triple 2-3-2 OR/NOR	*	*	11/72	*
1ø1ø6	triple 4-3-3 NOR	*	*	11/72	*
1Ø1Ø7	triple XOR	*	*	11/72	*
1Ø1Ø9	dual 4-5 OR/NOR	*	*	12/72	*
1Ø11Ø	dual 3 input 3 output OR	*	*	1ø/72	
1ø111	dual 3 input 3 output NOR	*	*	1ø/72	*
1Ø117	dual 2 wide OR-AND-invert	*	*	11/72	*
1Ø118	dual 2 wide OR-AND	*	*	11/72	*
1Ø119	4 wide OR-AND	*	*	11/72	*
10121	4 wide OR-AND-invert	*	*	11/72	*
10124	OUAD TTL to MECL translator	*	*	<b>2/7</b> 3	•
1Ø125	QUAD MECL to TTL translator	*	*	2/73	12/72
1Ø131	dual D flip flop	*	*	2/73	12/72
10141	4 bit Universal Shift Register	*	2/73	4/73	n.p.
10144+	256 bit RAM +	4/73	3 <b>/7</b> 3	<b>7/7</b> 3	n.p.
1ø16ø	12 bit Parity Generator	*	11/72	9/72	12/72
10161	Binary to 1 of 8 decoder	* . *	*	9/72	n.p.
1Ø174	Dual 4-1 Multiplexer	*	10/72	4/73	1/73
1Ø179	Look ahead carry block	*	3/73	1/73	n.p.
1ø181	4 bit ALU	*	3/73	4/73	n.p.

<sup>\* -</sup> Available in production quantities now.

n.p. - No development plans at this time.

All dates are months that production quantities will be available.

<sup>+</sup> Fairchild is now delivering a pin compatible device which we can use until other vendors are available.