



RP10-C DISK PACK SYNCHRONIZER Volume 1

decsystem10 RP10-C DISK PACK SYNCHRONIZER MAINTENANCE MANUAL VOLUME 1

1st Edition, May 1972 2nd Printing, May 1973 3rd Printing, October 1973

Copyright © 1972, 1973 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC

PDP

FLIP CHIP

FOCAL

DIGITAL

COMPUTER LAB

CONTENTS

	•	Page
CHAPTER 1	INTRODUCTION	
1.1	Introduction	1-1
1.1.1	Reference Documents	1-1
1.1.2	Glossary	1-1
1.2	Disk Pack System Description	1-1
1.2.1	Disk Pack Drives	1-2
1.2.2	RP10-C	1-5
1.2.3	Data Channel	1-5
1.2.4	System Relationships	1-5
1.3	Functional Description — Disk Pack Drives	1-6
1.3.1	RP02-A/B Disk Pack Drive	1-6
1.3.2	RP02-AS/BS Disk Pack Drive	1-8
1.3.3	RP03 Disk Pack Drive	1-11
1.4	Sector Format	1-11
1.5	Functional Description of RP10-C	1-12
1.5.1	Data Address Register	1-12
1.5.2	Basic Data Flow	1-14
1.5.3	Counters	1-14
1.5.4	Phases of Operation	1-15
1.6	System Operating Sequence	1-18
CHAPTER 2	INSTALLATION	
2.1	General	2-1
2.2	Special Handling	2-1
2.3	Inspection	2-1
2.4	Power Requirements	2-1
2.5	Installation	2-1
2.6	Turn-on and Checkout	2-2 2-4
	2 3 A Mild Checkout	2 -4
CHAPTER 3	OPERATION	
3.1	General	3-1
3.2	Controls and Indicators	3-1
3.3	Operating Procedures	3-7
3.3.1	Loading, Unloading, and Storage of RP02/03 Disk Packs	3-7
3.4	Programming	3-8
3.4.1	RP02/03 Disk Pack Characteristics	3-9
3.4.2	Input/Output Instructions	3-12
3.4.2.1	DATAO Instruction	3-12
3.4.2.2	DATAI	3-17
3.4.2.3	CONO	3-18
3.4.2.4	CONI	3-19

CONTENTS (Cont)

		Page
CHAPTER 4	THEORY OF OPERATION	
4.1	General	4-1
4.2	General Block Diagram Discussion	4-1
4.3	Sequence of Operation	4-2
4.3.1	Write Data or Read Data	4-2
4.3.2	Write Headers and Data (Format)	4-4
4.3.3	Local/Remote	4-4
4.4	RP10-C Recording Technique	4-5
4.5	RP02/03 Addressing Method	4-5
4.6	RP10-C Register Organization	4-6
4.7	RP10-C Registers	4-7
4.7.1	Assembly Register	4-7
4.7.2	Assembly Register Data Gate	4-7
4.7.3	Condition Register	4-7
4.7.4	Data Address Register	4-12
4.7.5	Longitudinal Parity Register	4-12
4.7.6	Shift Register	4-12
4.8	RP10-C Control Circuits	4-14
4.8.1	Channel Control	4-14
4.8.2	Data Transfer Control	4-16
4.8.2.1	Read Data	4-16
4.8.2.2	Write Data	4-18
4.8.2.3	Write Headers and Data	4-18
4.8.2.4	Clear Attentions	4-19
4.8.2.5	Restore	4-20
4.8.2.6	Seek	4-20
4.8.2.7	Head Alignment in Local Mode	4-21
4.8.3	I/O Bus Control	4-21
4.8.4	RP10-C Read Data Separator	4-22
4.9	RP10-C Counters	4-27
4.9.1	Sector Counters	4-27
4.9.2	Sector Counter Buffer	4-27
4.9.3	Sector Counter Control Pulses	4-29
4.9.4	Sector Counter Multiplexer	4-29
4.9.5	Word Counters	4-29
4.10	RP10-C Comparators	4-32
4.10.1	Header Compare and Designation Error	4-32
4.11	RP10-C Data Flow	4-32
4.11.1	Starting	4-34
4.11.2	Recognizing Headers	4-35
4.11.3	Reading Data	4-36
4.11.4	Writing Data	4-36
4.11.5	Commanding the Drive	4-36

CONTENTS (Cont)

4.11.6	Reading Multiple Sectors
4.11.7	Loading Words
4.11.7.1	Header Words
4.11.7.2	Data Words
4.11.8	Transferring Words
4.11.8.1	Write Header
4.11.8.2	Write Data
4.11.9	Writing Headers
4.11.10	Generating Parity
4.11.11	Terminating
CHAPTER 5	MAINTENANCE
5.1	Introduction
5.2	Preventive Maintenance
5.2.1	Preventive Maintenance Procedures
5.2.1.1	Mechanical Checks
5.2.1.2	Test Equipment Required
5.2.1.3	Electrical Checks
5.2.1.4	Electronic Checks
5.3	Corrective Maintenance
5.3.1	General Corrective Procedures
5.3.2	Diagnostic Testing
5.3.2.1	Vibration Tests
5.3.3	Adjustment Procedures
5.3.3.1	Read Data Separator Calibration
5.3.4	General Troubleshooting Guides
5.3.4.1	Disk Pack Compatibility
5.3.4.2	Proper Use of C.E. Packs
5.3.4.3	Search Errors
5.3.4.4	Parity Errors
5.3.4.5	Failure to Restore
5.3.4.6	Cleaning
	Ciouming
CHAPTER 6	DRAWINGS
6.1	General
APPENDIX A	RP10-C GLOSSARY
A .1	General

ILLUSTRATIONS

Figure No.	Title	Page
1-1	RP10-C Disk Pack Synchronizer	1-1
1-2	Typical Disk Pack System	1-2
1-3	Disk Pack	1-3
1-4	Format of Disk Surface	1-4
1-5	Example of Data Transfer from Core Memory to a Disk Pack	1-6
1-6	RP02-A/B Block Diagram	1-7
1-7	Optical System for Detecting Cylinder Positions	1-9
1-8	RP03 Cylinder Detection	1-9
1-9	RP02-AS/BS Servo System	1-10
1-10	RP03 Servo System	1-11
1-11	RP10-C Simplified Block Diagram	1-13
1-12	RP10-C Simplified Flow Diagram (2 sheets)	1-16
1-13	Typical Write Data Operation	1-18
2-1	RP10-C-RP02/RP03 Signal and Power Connections	2-3
2-2	Cable Connections	2-4
3-1	RP10-C/RP02/RP03 Controls and Indicators	3-7
3-2	RP02/RP03 Disk Pack Characteristics	3-9
3-3	RP10-C/RP02/RP03 Data Control Signals	3-10
3-4	RP02/RP03 Data Format	3-11
3-5	Read Data Command Word	3-13
3-6	Write Data Command Word	3-13
3-7	Read Verify Command Word	3-14
3-8	Write Header Command Word	3-15
3-9	Seek (Position) Command Word	3-16
3-10	Clear Attentions Command Word	3-16
3-11	No Op Command Word	3-16
3-12	Restore Command Word	3-17
3-13	DATAI Instruction Word Format	3-17
3-14	CONO Instruction Word Format	3-18
3-15	CONI Instruction Word Format	3-20
4-1	RP10-C General Block Diagram	4-1
4-2	RP10-C Active and Inactive Functions	4-3
4-3	RP10-C Register Organization	4-6
4-4	RP10-C Assembly Register, Simplified Block Diagram	4-9
4-5	RP10-C Assembly Register Data Gate, Simplified Block Diagram	4-10
4-6	RP10-C Condition Register, Block Diagram	4-11
4-7	RP10-C Data Address Register, Block Diagram	4-13
4-8	RP10-C Longitudinal Parity Register, Block Diagram	4-14
4-9	RP10-C Shift Register, Block Diagram	4-15
4-10	DTC OP Decoding, Block Diagram	4-17
4-11	DTC Read Data Command, Block Diagram	4-17
4-12	DTC Write Data Command, Block Diagram	4-18
4-13	DTC Write Headers and Data Command, Block Diagram	4-19
4-14	DTC Clear Attentions Command, Block Diagram	4-20

ILLUSTRATIONS (Cont)

Figure No.	Title	Page
4-15	DTC Restore Command, Block Diagram	4-20
4-16	Tag and Bus Line Strobe Waveform	4-21
4-17	DTC Seek Command, Block Diagram	4-21
4-18	Sources of Jitter in Disk Playback	4-23
4-19	VFO Stabilization	4-24
4-20	RDS DATA WIND Waveform	4-24
4-21	RP10-C Read Data Separator, Block Diagram	4-25
4-22	RDS Error Flip-Flops Waveforms	4-26
4-23	Optimum Window Generation Waveforms	4-26
4-24	RP10-C Sector Counter, Block Diagram	4-27
4-25	RP10-C Sector Counter Buffer, Block Diagram	4-28
4-26	RP10-C Sector Counter Control Pulses, Simplified Block Diagram	4-29
4-27	RP10-C Sector Counter Multiplexer, Block Diagram	4-30
4-28	RP10-C Word Counters, Block Diagram	4-31
4-29	RP10-C Header Compare and Designation Error, Simplified Block	
	Diagram	4-33
5-1	RDS Waveform No. 1	5-8
5-2	RDS Waveform No. 2	5-8
	TABLES	
Table No.	Title	Page
1-1	RP10-C Phases of Operation	1-15
2-1	RP02/RP03 Power Requirements	2-2
3-1	RP10-C Controls and Indicators	3-1
3-2	RP02-A/B Switches and Indicators	3-5
3-3	RP02-AS/BS and RP03 Switches and Indicators	3-6
4-1	Data Transfer Control Commands	4-34
5-1	RP10-C Preventive Maintenance Schedule	5-1
5-2	Test Equipment Required	5-3
5-3	Power Supply Output Checks	5-3
5-4	RP10-C Critical Delay Modules	5-4
5-5	DF10 Voltage Margins	5-5
5-6	RP10-C Voltage Margins	5-5
6-1	RP10-C Engineering Drawings	6-1
A-1	RP10-C Glossary	A 1

CHAPTER 1 INTRODUCTION

1.1 INTRODUCTION

The RP10-C Disk Pack Synchronizer, shown in Figure 1-1, provides the interface logic between the DF10 Data Channel and as many as eight of the RP02 or RP03 Disk Pack Drives. The RP10-C operates under control of the PDP-10 I/O Bus and, in turn, controls the RP02 or RP03 drive. These units provide the PDP-10 computer with on-line auxiliary storage for between 5.1 and 10.2 million 36-bit words. Direct access to core memory is obtained through the DF10 Data Channel.

1.1.1 Reference Documents

The following documents supplement the information contained in this maintenance manual:

DECsystem-10 Interface Manual
DECsystem-10 Site Preparation Guide
DECsystem-10 System Reference Manual
DF10 Data Channel Maintenance Manual
Maintenance Manual for Memorex Model 660-1 Disk Pack Drive
(RP02-A/B)
Information Storage Systems Manual for Model 714DEC or 715DEC
Disk Storage Drive (RP02-AS/BS, RP03)

These documents are available from the nearest DEC Field Office or from:

Digital Equipment Corporation Communications Services (Direct Mail) Maynard, Massachusetts 01754

1.1.2 Glossary

The abbreviations used throughout this manual are defined in Appendix A.

Figure 1-1 RP10-C Disk Pack Synchronizer

1.2 DISK PACK SYSTEM DESCRIPTION

The following information is included to give the reader a general overview of the disk pack system. It identifies the components that make up the disk pack system, provides a brief description of each component, and discusses their interrelationships. This information is followed by a brief functional description of each of the major components.

A typical disk pack system, as shown in Figure 1-2, consists of:

- 1. Up to eight disk pack drives (RP02-A/B, RP02-AS/BS, RP03)
- 2. The RP10-C (a synchronizer/adapter)
- 3. The DF10 (a direct memory access data channel)





Figure 1-2 Typical Disk Pack System

1.2.1 Disk Pack Drives

The disk pack drives are electromechanical devices that operate in much the same manner as a fixed head disk. However, the disk pack drive accepts a removable disk pack and is capable of positioning a set of 20 heads, each corresponding to a disk surface, to one of 203 physical positions (406 positions in the case of the RP03 drive). These discrete head positions are defined as cylinders (Figure 1-3). Upon positioning the heads to a desired cylinder, the disk pack drive can be directed to select one of the 20 heads and transfer data (serially) to or from the specified cylinder and surface.

Because of the packing density of the disk (1280 words per cylinder on a given surface), the disk is subdivided into 10 equal segments or sectors. This is accomplished by adding a slotted platter (disk) to the bottom of the disk pack as shown in Figure 1-3. The drive detects these slots via a transducer. An additional slot on the disk, called an index slot, is used to denote completion of each disk revolution.



*Example of RPO2 electromagnetic transducer

10-0887

Figure 1-3 Disk Pack

The basic format of the disk pack is such that at the beginning of each sector there is a preamble and a header identification area. The header identifies this specific area of the disk by cylinder, surface, and sector. The header is followed by a gap and a second preamble, a data area, a longitudinal parity (LP) word, and a postamble (Figure 1-4).




Figure 1-4 Format of Disk Surface

1.2.2 RP10-C

The RP10-C controls synchronization of data transfers between a disk pack drive and the data channel, and adapts serial transfers of the drive to parallel transfers of the data channel and vice versa. Hence, the name synchronizer/adapter. In addition, the RP10-C controls the cylinder over which the drive's heads will be positioned and specifies which of the 20 heads will be selected during a data transfer.

1.2.3 Data Channel

The DF10 is a direct memory access data channel. It functions as a small processor that runs under its own control program. This control program resides in core memory and allows the data channel to bypass the central processor unit (CPU) once it has been initialized by the RP10-C. The DF10 control program determines the amount of data to be transferred during a Read or Write operation and channels the data to or from specific core memory locations. Note that the DF10 performs these data transfers in parallel form (i.e., a word-at-a-time).

For additional information on the data channel, refer to the *DF10 Maintenance Manual*, document number 10-HDFC-D.

1.2.4 System Relationships

The relationships between the disk pack drive, synchronizer/adapter, and data channel are explained in the following example.

Assume that 3000₈ words are to be transferred from core memory, starting at location 75000, and are to be recorded on a disk pack drive, starting at cylinder 50, surface 5, sector 0 (Figure 1-5). Operation proceeds as follows:

- 1. The processor issues a positioning command to the RP10-C which responds by instructing the drive to position the heads to cylinder 50 and detaches.
- 2. The drive positions the heads to cylinder 50 and notifies the RP10-C when positioning is complete.
- 3. The RP10-C interrupts the processor and the processor issues a Write command to the synchronizer/adapter.
- 4. The RP10-C then initializes the data channel, supplying an initial control word address (in this example the address is 100).
- 5. The RP10-C also instructs the drive to read addresses from disk surface 5, thus going into a search mode of operation.
- 6. The data channel retrieves the initial control word from memory location 100 and the initial control word directs the data channel to memory location 500.
- 7. The data channel then retrieves the control word from location 500 and determines what action is to be taken. In this example, the control word instructs the data channel to transfer a block of 3000_8 words, starting at core location 75000 (74777 + 1).
- 8. Next, the data channel increments the control word address to 501 and delivers the first data word from memory location 75000.
- 9. The RP10-C verifies the address for cylinder 50, surface 5, sector 0, and instructs the drive to write the incoming data word.
- 10. Data transfer continues for each of the 3000₈ words. As each word is transferred, the data channel increments the word count and data address.




Figure 1-5 Example of Data Transfer from Core Memory to a Disk Pack

- 11. When 3000₈ words have been transferred, the data channel retrieves the next control word from memory location 501.
- 12. The control word retrieved from location 501 is a termination control word. The data channel responds by terminating operation and disconnects from the RP10-C.

1.3 FUNCTIONAL DESCRIPTION – DISK PACK DRIVES

A disk pack drive performs two basic operations:

- 1. It positions the heads to a specific cylinder in response to a Seek command, or moves the heads to cylinder 000 in response to a Restore command.
- 2. It transfers data serially to or from the RP10-C by center-tap selection of one of the 20 heads.

As noted earlier, three different disk pack drives may be used with the RP10-C. These drives are discussed separately in the following paragraphs.

1.3.1 RP02-A/B Disk Pack Drive

The RP02-A/B Disk Pack Drive is supplied by Memorex Corp. A simplified block diagram of this drive appears in Figure 1-6. The following is a basic discussion of the drive.




Figure 1-6 RP02-A/B Block Diagram

Head Positioning

When the RP10-C issues a Seek command, the desired cylinder address is loaded into the Cylinder Address Register, informing the drive where to position the heads. The cylinder over which the heads are currently positioned is indicated by the Present Address Register. An adder/comparator determines the difference between the Present Address Register and the Cylinder Address Register (CAR) and specifies the direction of head motion; either forward or reverse. The speed decode network then converts this difference into a voltage which is applied to a motor control circuit that governs the operation of the head positioning motor.

The head positioning motor consists of a movable coil located inside a fixed magnet. Movement of the coil into or out of the fixed magnet positions the heads towards or away from the drive spindle. The direction of motion depends on the polarity of the applied signal; the positioning speed depends on the magnitude of the signal. As the heads are being moved, a tachometer monitors the actual head velocity. The motor control circuit then compares this velocity with the desired velocity (Figure 1-6) and determines the magnitude of current to be applied to the head positioning motor.

The position of the heads is determined by a toothed rack and transducer. As the head carriage moves, the transducer counts the rack teeth via a reluctance pickup and generates a signal which updates the Present Address Register. Thus, as the heads are positioned, the Present Address Register indicates the current cylinder over which the heads are positioned. When the heads are over the desired cylinder (present address equals cylinder address), a mechanical detent mechanism engages with the rack teeth to lock the heads at the desired cylinder.

Disk rotational position and speed are continuously monitored by the index transducer which senses the slots in the bottom disk. The transducer output is sent to the RP10-C to indicate the position of the disk with respect to the heads (index and sector). The transducer output is also applied to an up-to-speed (UTS) circuit within the drive to indicate when the pack is rotating within 70 percent of rated speed.

Data Transfer

The remaining circuits in the RP02-A/B are used for data transfer. The Head Address Register is loaded from the RP10-C synchronizer/adapter and specifies which of the 20 heads is to be selected. During a Write operation, data from the RP10-C is applied to the drive's write amplifier and is written serially onto a disk through the selected head. Conversely, during a Read operation, serial data is read through the selected head and is transferred to the RP10-C for parallel transfer to the data channel.

For additional information on the RP02-A/B drive, refer to the maintenance manual for the Memorex Model 660-1 Disk Pack Drive.

1.3.2 RP02-AS/BS Disk Pack Drive

The RP02-AS/BS Disk Pack Drive is supplied by Information Storage Systems, Inc. It performs the same functions as the RP02-A/B drive and is plug-compatible with the RP02-A/B. However, the RP02-AS/BS differs from the RP02-A/B in the following areas:

- 1. Cylinder Position Detection The RP02-AS/BS uses an optical system to detect cylinder positions. This system consists of light-emitting diodes, phototransistors, and a pair of grids (lines inscribed on the grids correspond to cylinder positions).
- 2. Index/Sector Detection The RP02-AS/BS employs light-emitting diodes and a phototransistor to detect the index and sector slots. By comparison, the RP02-A/B uses an electromagnetic transducer to sense the presence of the index and sector slots.
- 3. Servo Operation The RP02-AS/BS servo system uses two positioning modes. A Coarse mode is used to rapidly move the head carriage to within 1/4 cylinder. A Fine Positioning mode then takes over to accurately position the head carriage to the exact cylinder position and is used to maintain the heads on the cylinder. It also keeps the servo circuits ready for the next positioning operation.

Figure 1-7 illustrates the optical system that is used in the RP02-AS/BS to detect cylinder positions. Two lined grids are employed: a primary grid that moves with the head carriage, and a fixed secondary grid that is divided into 3 portions:

- 1. Position 1
- 2. Position 2, which is 180° out of phase with position 1
- 3. Cylinder Vicinity, which is 90° out of phase with positions 1 and 2

As the head carriage moves, the primary and secondary grids alter beams of light from light-emitting diodes. Three phototransistors (one for each secondary grid segment) detect these variations in light and produce the signals shown in Figure 1-8. The signals are then applied to a cylinder detector circuit that generates cylinder and half-cylinder pulses.




Figure 1-7 Optical System for Detecting Cylinder Positions




Figure 1-8 RP03 Cylinder Detection

A functional block diagram of the RP02-AS/BS servo loop is shown in Figure 1-9. When initiating head positioning, the RP10-C transmits the new address to the drive where the difference calculator compares it with the present location of the heads (as indicated by the CAR). After this comparison, the new address is loaded into the CAR. Immediately after making the comparison, the output of the difference calculator is sent to the difference counter so it will not be lost when the new address is loaded into the CAR. The output of the difference counter is then used to determine the direction of head motion and the number of cylinders that must be crossed to reach the desired cylinder. The curve generator converts this difference count into an analog shaper signal that is proportional to the distance the head carriage must travel. The summing amplifier/pulser then sums the shaper output with an opposing tachometer feedback signal to determine the direction and magnitude of driver current applied to the head positioning motor.




Figure 1-9 RP02-AS/BS Servo System

10-0893

2. Drive FWD/REV is a factor of the polarity.

3. Automatic gain control (AGC) keeps amplitude of P1 and P2 equal.

As the head carriage moves, the cylinder detector generates pulses which update the difference counter. When the difference count equals 1, and cylinder vicinity occurs (1/4 cylinder), the servo loop enters the Fine Positioning mode discussed earlier. During this mode, the curve generator output is inhibited and head carriage movement is precisely controlled by gated position signals supplied by the cylinder detector. When the difference count equals 0, the heads are positioned at the desired cylinder and are maintained in this position through the action of the closed servo loop.

Head addressing and data transfer are basically the same as for the RP02-A/B drive. For additional information on the RP02-AS/BS drive, refer to the Information Storage Systems manual for the Model 714DEC Disk Storage Drive.

1.3.3 RP03 Disk Pack Drive

The RP03 Disk Pack Drive is also supplied by Information Storage Systems, Inc. This drive is very similar to the RP02-AS/BS except that it provides twice as many cylinders in the same disk area, and therefore, double the storage capacity of the RP02-AS/BS. To effect this difference, each half-cylinder pulse from the cylinder detector now corresponds to an odd-numbered cylinder and each cylinder pulse corresponds to an even-numbered cylinder.

A functional block diagram of the RP03 servo loop is shown in Figure 1-10. Except as noted, this servo loop is identical to the servo system used in the RP02-AS/BS.

For additional information on the RP03 drive, refer to the Information Storage Systems manual for the Model 715DEC Disk Storage Drive.




Figure 1-10 RP03 Servo System

1.4 SECTOR FORMAT

As noted earlier, each disk surface is divided into sectors. Each sector consists of six areas (Figures 1-4 and 3-4):

- 1. Header Preamble (first sync)
- 2. Sector Identification (header)
- 3. Data Preamble (second sync)
- 4. Data (128 words)
- 5. Longitudinal Parity (LP)
- 6. Postamble

The header preamble allows time for the RP10-C Read Data Separator to synchronize on the leading 0s. The 1 bit at the end of the header preamble denotes the beginning of the sector identification area or header. Prior to a Read or Write operation, the RP10-C compares this header with the cylinder, surface, and sector addresses supplied by a DATAO. A successful match indicates the desired sector has been located and the RP10-C proceeds to process the rest of the sector.

The data preamble allows time for the Read Data Separator to resynchronize. The data area which follows contains 128 words. Each word is written as 37 bits, where the last bit produces odd lateral parity for the word. As the words are written in the data area, the RP10-C maintains a running exclusive-OR of the data words and writes the complement of the result as a longitudinal parity (LP) word. The postamble, which is located at the end of the sector, is a rewrite of the LP word and serves to protect the LP word during shut-off of the write logic.

1.5 FUNCTIONAL DESCRIPTION OF RP10-C

A simplified block diagram of the RP10-C is shown in Figure 1-11. Its purpose is to illustrate the interrelation-ships of the major registers and components and to demonstrate the basic data flow during data transfers.

1.5.1 Data Address Register

The Data Address Register (DAR) consists of five subregisters that are loaded via a DATAO. These registers are:

- 1. Op Code
- 2. Unit
- Cvlinder
- 4. Surface
- 5. Sector

The *Op Code Register* stores a 3-bit binary code that specifies one of eight possible operations. Four of these operations involve control functions; the others involve data transfer. The operations and their corresponding op codes are as follows:

Control Operations

No Op (110) - Simply selects a drive for status checking.

Clear Attentions (101) - Clears the Attention flags associated with a specific drive.

Restore (111) - Moves the heads to cylinder 000 in the event a Seek Incomplete occurs.

Seek (100) – Positions the drive's heads to the cylinder specified by a DATAO.

Data Transfer Operations

Write Header (011) - Formats a specified track on the disk by writing header data supplied by the data channel.

Write Data (001) — Receives data words from the DF10 and transfers the words (serially) to the drive where they are written at a specified cylinder, surface, and sector.

Read Data (000) — Commands the drive to begin reading serial data starting at a specified cylinder, surface, and sector, and transfers the data (a word-at-a-time) to the data channel.

Read Verify (010) — Commands the RP03 drive to read serial data and monitor the output of its read head preamplifier. If a defective track is detected, the operation is terminated and a status bit in RP10-C is set.




Figure 1-11 RP10-C Simplified Block Diagram

The *Unit Register* selects one of eight disk pack drives for a control or data transfer operation. The *Cylinder*, *Surface*, and *Sector Registers* specify the target sector where a data transfer operation is to begin. During the search for the target header, the contents of these three registers are continuously compared with the header address words read from the disk pack drive. When a match occurs, Search Complete is generated, indicating that the desired sector has been located.

1.5.2 Basic Data Flow

During data transfers, the Shift Register (SR), Shift Register Buffer (SRB), and Assembly Register (AR) function as serial-to-parallel or parallel-to-serial converters. The following paragraphs explain the data flow through these registers for a Read operation and then a Write operation.

Read Operation

Serial information that is read from the drive is converted into separate data and clock signals by the Read Data Separator (RDS). The data is then shifted into the SR. When a 6-bit byte has been collected in the SR, the byte is transferred to the SRB, allowing a continuous flow of data into the SR. The contents of the SRB are then transferred into bit positions 30-35 of the AR and are also exclusive-ORed into positions 30-35 of the Longitudinal Parity Register (LPR). As each new byte is assembled in the AR, its contents are shifted left six places and the contents of the LPR are rotated left six places (LPR $0-5 \rightarrow \text{LPR } 30-35$). This cycle is repeated until a 6-byte word has been assembled in the AR. The assembled data word is then transferred, in parallel, to the data channel.

Write Operation

For a Write operation, each word supplied by the data channel is first loaded into the AR. The 6-bit byte stored in positions 0-5 of the AR is then transferred to the SR and SRB, and the contents of the AR are shifted left six places. As the contents of the SR are shifted out, a 5-MHz crystal clock strobes the serial data and clock pulses onto the disk. Meanwhile, the LPR is rotated left six places and the byte stored in the SRB is exclusive-ORed into bit positions 30-35 of the LPR. This cycle is repeated until all six bytes in the word have been shifted out serially onto the disk. Another word is then requested from the data channel. At the end of 128 data word transfers, the LP word that is assembled in the LPR is transferred, a byte-at-a-time, to the SR where it is shifted out onto the disk.

1.5.3 Counters

The bit, byte, and word counters allow the RP10-C to keep track of the number of words transferred during a Read or Write operation. The bit and byte counters are 3-bit ring tail counters. The bit counter counts the six bits as they are shifted into or out of the SR. When six bits have been counted, the bit counter recycles and the byte counter is incremented by 1, indicating that a new byte has been transferred to the SR. The byte counter, in turn, counts the six bytes that make up a data word. After six byte counts, the byte counter recycles, the word counter is incremented by 1, and a data word is transferred to or from the AR. When the word counter overflows, it signifies that 128 data words (one data area) have been transferred and the next word to be transferred to or from the disk is the LP word.

1.5.4 Phases of Operation

The operation of the RP10-C may be divided into four phases:

- 1. Initiation
- 2. Activation
- 3. Data Transfer
- 4. Termination

Table 1-1 specifies the major events that occur during these four phases. An accompanying simplified flow diagram appears in Figure 1-12. Note that during data transfer, the RP10-C continues from one sector to the next and from one surface to the next until it reaches the end of the cylinder, unless an error stop occurs or the data channel terminates operation.

Table 1-1
RP10-C Phases of Operation

١N	ITI	AΤ	1O	N

- 1. DATAO 250 is issued.
- 2. Clear major registers.
- 3. Load addressing registers.
- 4. Set Busy if data transfer.

ACTIVATION

- 1. Assert Channel Start (SA Write).
- 2. Receive Channel Busy.
- 3. Send ICWA and Device Pulse to Channel (Channel processes for valid CW).
- 4. Search for desired sector and set Search Complete.
- 5. Receive Channel Pulse (Channel is ready to transfer data).

DATA TRANSFER

Read Operation

- 1. Assert tag and bus lines.
- 2. Read and assemble first word.
- 3. Send Device Pulse and data to channel.
- 4. Channel acknowledges data (Channel Pulse)

ETC

5. Read and verify parity.

Write Operation

- 1. Assert tag and bus lines.
- 2. Disassemble and write first word.
- 3. Request second word (Device Pulse).
- 4. Receive Channel Pulse and second word.

ETC

5. Write longitudinal parity word.

TERMINATION

Normal


- 1. DF10 drops Channel Busy.
- 2. RP10-C drops Channel Start.
- 3. Complete current sector.
- 4. Clear Busy.
- 5. Set Done.

Abnormal

- 1. RP10-C drops Channel Start.
- 2. DF10 drops Channel Busy.
- 3. Clear Busy

4. Set Done

at end of sector.



10-0895-A

Figure 1-12 RP10-C Simplified Flow Diagram (Sheet 1 of 2)




Figure 1-12 RP10-C Simplified Flow Diagram (Sheet 2 of 2)

1.6 SYSTEM OPERATING SEQUENCE

Figure 1-13 summarizes the operating sequence for the RP10-C, disk pack drive, and data channel during a Write Data operation.




Figure 1-13 Typical Write Data Operation

CHAPTER 2 INSTALLATION

2.1 GENERAL

This chapter contains information required for installation of the RP10-C Disk Pack Synchronizer. The installation procedures are simple because the RP10-C is shipped complete and factory tested. When the equipment is received, all modules are in place and all intra-bay cabling has been installed. The unit has been tested extensively while operating as part of a standard DECsystem-10. Turn-on and checkout procedures are included herein to confirm operation of the equipment after it has been installed.

The RP10-C should be located as near as possible to the DF10 Data Channel, preferably next to the DF10 frame. Bolt the equipment rack to the main rack in four places using the hardware provided. Cable lengths and the location of the RP02/RP03 drives are the major factors governing placement of the RP10-C.

Electrical, physical, and environmental specifications for the RP10-C and the associated disk pack drives are provided in the *DECsystem-10 Site Preparation Guide*. Equipment floor plans, scaled 1/4-inch to the foot, are provided in the *DECsystem-10 Layout Kit*.

2.2 SPECIAL HANDLING

No special handling procedures are required for the RP10-C beyond the normal care afforded any piece of scientific equipment of comparable size and weight. However, particular care should be exercised in the use of cranes or hoists to prevent damage to the unit.

2.3 INSPECTION

On receipt of the equipment, inspect for visible damage such as dents and abrasions that may have occurred in transit. Inspect the logic modules for foreign matter that may have lodged in them during shipment. Any damage should be reported immediately to both the Carrier and Digital Equipment Corporation. Check the contents of the carton with the shipping document. Immediately report any omissions or incorrect parts to Digital Equipment Corporation.

2.4 POWER REQUIREMENTS

The RP10-C is equipped with self-contained power supplies and power control. The +10 Vdc and -15 Vdc requirements of the unit are provided by four DEC Type 728 Power Supplies and a DEC Type 844 Power Control. Modifications for accommodating either 50- or 60-Hz operation are made within the basic unit. These are designated as RP10-CA for 60-Hz and RP10-CB for 50-Hz operation. Power is supplied from an 8A, 115/230 Vac, single-phase source. The RP02/03 drives require a 3-phase line. Power requirements per phase are listed in Table 2-1.

Table 2-1
RP02/RP03 Power Requirements

Type of Drive	1	Number of Drive	S
	1-3	4–6	7 or 8
RP02	12A	24A	36A
RP03	12A	24A	36A

NOTE

Any number of drives requires 3-phase power. Each unit is a single-phase device but is connected on a phase rotation basis.

The DECsystem-10 operates from 3-phase, Y-connected, 4-wire plus earth ground power mains. Standard voltages are $115/200 \text{ Vac} \pm 10\%$, $60 \text{ Hz} \pm 1/2 \text{ Hz}$ and $230/400 \text{ Vac} \pm 10\%$, $50 \text{ Hz} \pm 1/2 \text{ Hz}$. Other common voltages can also be accommodated. A system earth ground connection must be supplied through the power cords.

The RP10-C is supplied with terminal lugs, a 3-wire cord, and in North America, a 5-wire Hubbell #3521 male plug (mates with a Hubbell #3520 receptacle). One wall power cord is required for every three RP02/RP03s.

Terminal lugs are suitable for No. 10 to No. 18 AWG wire (0.04 to 0.12 in., 1 to 3 mm).


2.5 INSTALLATION

To install the RP10-C proceed as follows:

Step	Procedure
1	Ensure that all power is removed from the DECsystem-10 and from the RP02/03 Disk Packs.
2	Remove the shipping skid from the bottom of the rack and discard it.
3	Remove the front and rear panel doors, and both side panels from the RP10-C.
4	Set the RP10-C in place next to the DF10 Data Channel and lower the floor pads on both units to prevent rolling.
5	Bolt the RP10-C rack (in four places) to the DF10 rack already in place.
6	Install the grounding cable to the bottom horizontal rack member. Tie the ground lead to the next grounded rack or to a system grounding bus.
7	Connect cables according to the site plan and cabling list supplied with each installation (Figures 2-1 and 2-2).

NOTES

- 1. Inspect all cable connectors for shipping and handling damage; install them carefully and securely.
- All power and signal cables should be routed 1 ft. apart, if possible. Power and signal cables should cross at a 90° angle.
- 3. When RP02 and RP03 drives are both connected to the same RP10-C, the RP02s must be at the end of the signal bus farthest from the RP10-C. The maximum length of the signal bus is 100 ft.



- 1 Total combined lengths of 2,3 cannot exceed 100 ft.(30m)
- 2 All RP10-C system power cords must be plugged in sockets located physically and electrically near each other.
- 3 One wall power cord is required for each group of 3 RPO2/3's.

<u>L</u>	EGEND	
1) Unit Cable (One per Drive)	15 FT (4.5 m)	70-6601-1
	25 FT (7.5 m)	70-6601-2
_	40 FT(12.0m)	70-6601-3
② RP10-C RP02/3 Signal Cable	15 FT (4.5 m)	70 - 6463-1
	25FT(7.5m)	70-6463-2
	40FT(12.0m)	70 - 6463-3
③ RP02/03-RP02/03 Signal Cable	8FT (3.6m)	70-6465-1
	25FT(7.5m)	70-6465-2
4 RP02/03-RP02/03 Power Cord	8FT(3.6m)	70-6600-1
	25FT(7.5m)	70-6600-2
(5) RP 02/03 Wall Power Cord	25FT(7.5m)	70-6464
6 RP 10 - C Power Cord	25 FT(7.5m)	70-5128

Figure 2-1 RP10-C-RP02/RP03 Signal and Power Connections

Step	Procedure
8	Locate the drives and level each to within 5°.
9	Connect the remote turn-on power cable from the lower REMOTE CONTROL power outlet on the power control unit of the preceding rack to the upper REMOTE CONTROL power receptacle of the RP10-C.

10-0841

Step	Procedure	
10	Connect the Margin Check Remote Control Cable from J1 of the preceding Power Connector Assembly Bracket to J2 of the same bracket on the RP10-C.	
	NOTE If the RP10-C is the last unit in the margin check bus, install the terminating plug in J1 of the RP10-C Power Connector Assembly Bracket.	
11	Connect the RP10-C power cable, already connected and secured to the Power Control Unit, to the system source of ac power.	
12	Install any I/O Bus termination plugs required (refer to <i>DECsystem-10 Interface Manual</i> , DEC-10-HIFC-D).	
13	Replace side panels and panel doors.	
14	Perform the disk pack drive installation procedures described in the vendor maintenance manual.	




Figure 2-2 Cable Connections

2.6 TURN-ON AND CHECKOUT

When the RP10-C has been installed, verify its operation by proceeding as follows:

Step	Procedure
1	Set all switches on switch panel to the down position. Make certain that all margin check switches are in the OFF position.
2	Apply power to the DECsystem-10 computer system and RP02/03 Disk Pack Drives. The POWER indicator lamp should light.
3	Set the LOCAL/OFF/REMOTE switch on the DEC Type 844 Power Control panel to LOCAL position.
4	Set the PWR circuit breaker and the power switch located on Power Control panel to ON. The cooling fans should begin to operate.

Step

Procedure

5

Refer to the MAINDEC Diagnostic Routine and RP10-C System Test Procedure to conduct final checkout of the RP10-C synchronizer.

NOTE

Run diagnostics and reliability programs using scratch packs or maintenance packs. Scratch packs used for reliability testing must be mapped before they can be used with the monitor system because the entire surface is subject to writing by the Reliability Test.

6

Refer to Chapter 5 for any adjustments required during, or as a result of, this installation procedure. Adjustment procedures for the drives are contained in the applicable vendor manuals.

CHAPTER 3 OPERATION

3.1 GENERAL

Chapter 3 contains operating and programming information required to operate the RP10-C Disk Pack Synchronizer. Also included in this chapter is an identification of the controls and indicators. A brief summary of RP02/03 characteristics is given as an introduction to RP10-C programming considerations.

3.2 CONTROLS AND INDICATORS

The controls and indicators for the RP10-C and the RP02/RP03 drives are shown in Figure 3-1. Table 3-1 describes the RP10-C controls and indicators. Tables 3-2 and 3-3 describe the RP02 and RP02-S/RP03 controls and indicators. Power controls and indicators for the RP10-C are located behind the rear panel door on the Type 844 Power Control.

Table 3-1
RP10-C Controls and Indicators

Name	Function
ASSEMBLY REGISTER 00-35	These thirty-six indicator lamps light when their associated Assembly Register bit is set to 1. These lamps indicate the contents of the Assembly Register AR00–AR35.
Data Address Register	These twenty-one indicator lamps light when their associated Data Address Register bit is set to 1. These lamps indicate the contents of the register as follows:
DRIVE	These three bits indicate which of eight possible disk drives has been selected.
CYLINDER	These nine bits indicate which track cylinder on the selected drive has been selected.
SURFACE	These five bits indicate which surface of the selected drive has been selected.
SECTOR	These four bits indicate which sector of the selected drive surface track has been selected.
Designation Error	These three indicator lamps indicate the data address component in error. Tied to the header comparator, they indicate either DRIVE DE, SURF DE, or SEC DE designation error.

Table 3-1 (Cont)
RP10-C Controls and Indicators

RF10-C Controls and Indicators		
Name	Function	
SHIFT REGISTER 0-5	These six indicator lamps indicate the contents of the Shift Register by lighting when their associated bit is set to 1.	
BUFFER 0-5	These six indicator lamps indicate the binary contents of the Shift Register Buffer.	
Data Channel	These thirteen indicator lamps indicate the command being processed from the Data Transfer Control assembly as follows:	
OP CODE 0–2	Three bits; the binary combination of these bits indicates the operation to be performed.	
READ	Six bits indicate what is being read; IMAGE, LPR, DATA, GAP, HDR, or REF (a VFO sync area).	
WRITE	Four bits indicate what is being written; HDR, GAP, DATA, or LPR.	
WORD COUNTER	These seven bits indicate the word count of data.	
BYTE 0-2	These three bits indicate the shift count of bytes.	
BIT 0-2	These three bits indicate the bit count.	
Status Bits	These eight indicator lamps indicate the status of the following conditions:	
ACTV	This bit indicates that the synchronizer has asserted CHAN START OUT and will have control of the channel next, or has control of the channel.	
ACTV BUF	This bit indicates that the synchronizer wants control of the channel.	
CHAN STTD	This bit indicates that some device has control of the channel.	
INH	This bit indicates that the CC Inhibit flip-flop is set.	
CHAN PLS	This bit indicates that a Channel Pulse has been received since the last Device Pulse was sent.	
PS FAIL	This bit indicates that the RP10 Power Supply outputs are out of tolerance.	
LCL	This bit indicates that the synchronizer is in Local mode.	
GEN CLR	This bit indicates that the synchronizer is idle.	
ATTENTION 0-7	These seven indicator lamps indicate that an interrupt has been received from a drive, and that it has not been serviced and cleared by a CLEAR ATTENTIONS op code.	

Table 3-1 (Cont)
RP10-C Controls and Indicators

Name Function	
Parity Error	These four indicator lamps indicate the parity component in which an error has been detected, as follows:
DISK WDPE	Parity error in the Disk Word.
DSPE	Parity error in the Longitudinal Parity Word of a disk sector.
ССРЕ	Parity error in the Channel Control Word.
CDPE	Parity error in the Channel Data Word.
SRCH	This bit indicates that a Search operation is in progress.
SRCH COMP	This bit indicates that the synchronizer has found the first sector to be transferred in a Read or Write Data command.
SEARCH ERROR 0–2	These three bits count the number of index pulses seen while the Search flip-flop is on. If all bits are on, the controller shuts down. After SRCH COMP is set, bit 2 will be set, if a header (other than the first header in a multiple sector operation) was read incorrectly.
Disabling Bit Status	These three bits indicate whether or not certain flags have been disabled as follows:
DSPE STOP	This bit indicates that Disk Sector Parity Error will not stop Read commands.
CDPE STOP	This bit indicates that the Channel Data Word Parity Error will not stop Write commands.
DWPE STOP	This bit indicates that the Disk Word Parity Error will not stop Read commands.
Status Bits	These eleven bits indicate the status of the following conditions:
PAR	This bit indicates that the DTC Parity flip-flop is set.
PAR CONT	This bit indicates that the Parity Control flip-flop is set.
BUSY	This bit indicates that the synchronizer is busy executing a Data Transfer command.
DONE	This bit indicates that the DONE flag has been raised and the synchronizer is no longer busy.
ILL WR	This bit indicates that a Write command has been suppressed because the READ-WRITE/READ ONLY switch on the addressed drive is in the READ ONLY position. Indicates a Write operation was in process when a sector pulse was received.
ILL COM	This bit indicates that a command to the synchronizer during a data transfer has been suppressed.
CWX COMP	This bit indicates that transfer of the initial control word address is complete.

Table 3-1 (Cont)
RP10-C Controls and Indicators

Name	Function
Status Bits (cont)	
WR EVEN	This bit indicates that even parity is being written into memory on all data words read from the disk.
OVERRUN	This bit indicates that the channel did not send a channel pulse between two device pulses.
DISK NRDY	This bit indicates that the drive selected is either not ready, unsafe, or off line.
NXM	This bit indicates that the channel tried to access a nonexistent memory location.
PI 0-2	These three bits indicate the interrupt channel to which the unit has been assigned.
DATA SWITCHES 0-35	These thirty-six toggle switches permit toggling in any 36-bit data word to be written into disk pack memory for testing purposes. Signals SWP DATA 00 through 35 are generated.
Data Address	These twenty-one toggle switches permit toggling in any 21-bit disk pack memory address into which the DATA SWITCHES word is to be written. These switches function as follows:
DRIVE 0, 1, 2	These three toggle switches determine which of eight disk drives is selected by generating signals SWP DRIVE 0, 1, 2 in eight possible binary combinations.
CYLINDER	These nine toggle switches determine which track-cylinder on the selected drive is selected by generating combinations of signals as follows:
256 128 64 32 16 8 4 2	SWP CYL 256 SWP CYL 128 SWP CYL 64 SWP CYL 32 SWP CYL 16 SWP CYL 8 SWP CYL 4 SWP CYL 2 SWP CYL 1
SURFACE 0-4	These five toggle switches determine which surface of the selected drive and track cylinder is selected. This is accomplished by generating binary combinations of signals SWP SURF 0-4.
SECTOR 1–4	These four toggle switches determine which sector of the selected surface, track cylinder, and drive is selected. This is accomplished by generating binary combinations of signals SWP SEC 1-4.

Table 3-1 (Cont)
RP10-C Controls and Indicators

Name	Function
OP CODE 0-2	These three toggle switches determine the operation to be performed by the disk pack by generating binary combinations of signals SWP OP $0-2$.
LOCAL/REMOTE	This toggle switch places the RP10-C in Local mode or Remote mode by generating the signal SWP LOCAL SET when in the up position, and SWP LOCAL CLR when in the down position.
CLEAR	This pushbutton switch, when pressed, clears all registers and stops the current operation by generating the signal SWP CLEAR. Inoperative in Remote mode.
STOP	This pushbutton switch, when pressed, stops data transfer immediately by generating the signal IBC STOP. Inoperative in Remote mode.
START	This pushbutton switch, when pressed, initiates an operation by generating SWP START. Inoperative in Remote mode.

Table 3-2 RP02-A/B Switches and Indicators

Name	Function
Unit Number/Ready Indicator 0–7	One static indicator that shows the unit address of the disk pack which has been determined by its position on the bus. The number displayed can be manually changed within the unit. The Ready indicator lights green when the drive has reached operational speed and the heads are positioned to track 000 on the initial load operation. The indicator goes off when the STOP switch is depressed or when system power is removed.
128, 64, 32, 16, 8, 4, 2, 1 (Access Position)	Eight indicators that show the cylinder to which the heads have been positioned.
FILE UNSAFE Indicator	One indicator that lights red when an unsafe condition exists in the RP02 drive. Manual intervention is required to clear the condition. Placing the START/STOP switch in the STOP position resets the indicator.
READ ONLY Indicator	One indicator that lights clear when the READ WRITE/READ ONLY switch is in the READ ONLY position and extinguishes when the switch is in the READ WRITE position.
	NOTE This light only indicates the position of the switch and is not necessarily an indication of whether or not the drive is write protected.

Table 3-2 (Cont)
RP02-A/B Switches and Indicators

Name	Function
START/STOP Switch	One 2-position rocker switch that in START position applies power to the drive motor if the main power switch to the unit is on, a pack has been loaded, and the cover is closed. When the disk pack speed is greater than 1700 rpm, and the pack stabilization delay of 60 sec has expired, the drive loads the heads and positions them to cylinder 000. In the STOP position, power is removed from the drive, the heads are retracted, and dynamic braking stops the spindle within 12 sec.
ENABLE/DISABLE Switch	One 2-position rocker switch that in the ENABLE position places the RP02 on line. When in the DISABLE position, the RP02 is still on line until the unit has been deselected by the RP10-C. When the RP02 has been deselected with the switch in the DISABLE position, the unit is off line and will remain off line (even if reselected) until the switch is placed in the ENABLE position.
READ WRITE/READ ONLY Switch	One 2-position rocker switch that in the READ WRITE position enables the drive to respond to either Read or Write commands issued by the RP10-C. In the READ ONLY position, Read commands are executed, but Write commands are prohibited.

Table 3-3 RP02-AS/BS and RP03 Switches and Indicators

Name	Function
Unit Number 0-7	Replaceable label that shows the unit address of the disk pack which has been determined by its position on the bus.
START/STOP Switch	One toggle switch that in the START position energizes the disk drive motor and initiates the power-on sequence. In the STOP position, power is removed from the drive, the heads are retracted, and dynamic braking stops the spindle.
FILE READY	One green indicator that lights when the power-on sequence is complete and the drive is ready. The indicator goes out if the drive is turned off, system power is dropped, or a Seek Incomplete occurs.
SELECT LOCK	One red indicator that lights if an unsafe condition exists. May be cleared by depressing the microswitch on top of the electronic gate, or by turning the drive off and then on.
READ ONLY	One yellow indicator that lights whenever the write and erase circuits are disabled by the READ ONLY switch.

Table 3-3 (Cont)
RP02-AS/BS and RP03 Switches and Indicators

Name	Function		
READ/WRITE—READ ONLY Switch	One toggle switch that in the READ/WRITE position enables the drive to respond to either Read or Write commands issued by the RP10-C. In the READ ONLY position, read commands are executed, but Write commands are prohibited.		
ENABLE/DISABLE Switch	One toggle switch that in the DISABLE position blocks communication with the RP10-C, and in the ENABLE position restores that communication.		

3.3 OPERATING PROCEDURES

The following paragraphs contain operating procedures for the disk pack system.


3.3.1 Loading, Unloading, and Storage of RP02/03 Disk Packs

NOTE

The RP02/03 START/STOP switch should be left in the STOP position until an RP02/03 Disk Pack has been loaded and the cover has been closed.

To load a disk pack on the disk pack drive, proceed as follows:

Step	Procedure					
1	Make certain that the START/STOP switch is in the STOP position.					
2	Hold the disk pack (enclosed in its plastic container) by the top handle; then rotate the bottom cover latch and remove.					
•	NOTE The disk pack will remain attached to the top cover.					
3	Raise the cover on the drive and lower the pack, with its cover attached, into the well provided until the pack seats on its conical hub.					
4	Rotate the top cover latch and disk assembly clockwise until the pack is properly seated and secure.					
	CAUTION Do not overtighten the pack; snug fit is sufficient.					
5	Once installed, rotate the top cover latch in the opposite direction and remove the top plastic cover by lifting it out of the well.					
6	Return the top and bottom covers to live storage.					
7	Close the lid on the drive and turn the START/STOP switch to the START position.					



a. RP10-C Indicator and Control Panels



b. RP02-A/B Control Panel



c. RP02-AS/BS and RP03 Control Panel

Figure 3-1 RP10-C/RP02/RP03 Controls and Indicators

3-7

To unload a disk pack from the disk pack drive, proceed as follows:

Step		Procedure
1		Make certain that the START/STOP switch is in the STOP position.
2		Wait for the automatic brakes to stop the pack from spinning before raising the lid on the drive.
		NOTE If the lid is opened when the drive is powered up, the heads are unloaded and braking action is applied.
3		Remove the plastic top cover from its bottom cover and lower the top cover into the well over the disk pack.
4		Once the top cover is seated, rotate the top cover latch counter-clockwise until a clicking sound occurs.
5		Rotate the latch in the opposite direction to loosen the pack from its hub.
6	•	Holding the bottom cover ready, raise the top cover and pack assembly out of its well and place it firmly on its bottom cover.
7	•	Rotate the bottom cover latch until it is snug; then, return the encased disk pack to live storage.
8		Close the cover on the disk pack drive and reapply power.

Store the RP02/03 Disk Pack in its plastic container in the same ambient conditions prevailing at the drive.

The maintenance panel is used to operate the RP10-C in Local mode; the indicator panel monitors this operation. For general operation of the RP10-C, proceed as follows:


Step	Procedure
,1	Place the LOCAL/REMOTE switch on the maintenance panel to the LOCAL position.
2	Set the OP CODE switches for the desired operation.
3	Set the address desired using the DRIVE, CYLINDER, SURFACE, and SECTOR switches. (For RP03, the CYL 256 switch is separate.)
4	To select data to be written, set the 36-bit DATA switches on the maintenance panel.
5	Depress the START pushbutton. The RP10-C will perform the selected operation, terminate, restart, and repeat the operation.
6	To discontinue operation, depress the STOP pushbutton. The RP10-C will terminate at the conclusion of the operation.
	270

NOTE

For single-cycle operation, hold the STOP pushbutton while depressing START. Depressing CLEAR will clear all registers and stop operation.

3.4 PROGRAMMING

Programming of the RP10-C is predicated on the requirements imposed by the RP02/03 Disk Pack and associated drives; therefore, a brief summary of the disk pack characteristics is given here as an introduction to programming techniques (Figures 3-2 and 3-3).



SUMMARY
11 DISKS
20 DATA SURFACES
4060 TRACKS
200 SECTORS/CYLINDER
5,120,000 36-BIT WORD

DRIVE	WORDS PER SECTOR TRACK	SECTORS X PER TRACK	WORDS PER TRACK	TRACKS = SURFACE	WORDS PER SURFACE	SURFACES X PER PACK	WORDS = PER PACK
RPO2	128	10	1280	*200	256,000	20	5,129,000
RP03	. 128	10	1280	*400	512,000	20	10,240,000

10-0844

Figure 3-2 RP02/RP03 Disk Pack Characteristics

3.4.1 RP02/03 Disk Pack Characteristics

The data capacity of the RP02 Disk Pack is 5,120,000 36-bit words; the data capacity of the RP03 Disk Pack is 10,240,000 36-bit words.

Each RP02 Disk Pack contains 203 cylinders. The RP03 Disk Pack contains 406 cylinders. On the RP02, cylinders 200, 201, and 202 are reserved as spares; on the RP03, cylinders 400 through 405 are reserved as spares.




Figure 3-3 RP10-C/RP02/RP03 Data Control Signals

Movable heads connected to a common positioning actuator access one cylinder at a time. Track-to-track, average, and maximum positioning times for the RP02 are 20 ms, 50 ms, and 80 ms, respectively. For the RP03 the figures are 7.5 ms, 29 ms, and 55 ms, respectively. Rotational speed is 2400 rpm, providing 12.5 ms average and 25 ms maximum latency times. Data is formatted into 128-word sectors, individually addressable.

Both the RP02 and RP03 have 20 read/write heads. The recording frequency is 2.5×10^6 bits/sec. Each track contains 10 sectors. The word transfer rate is $15 \mu s$.

Data formats for information recorded on the disks are arranged as shown in Figure 3-4. Each sector consists of a 32-word header field, a data field of 132 words, followed by a 2-word trailer.

The first 30 words in the header field consist of 0s to allow the read circuitry to synchronize with the data. The 31st word contains an octal 1 (000000000001). The last header field word comprises the addressing field.




Figure 3-4 RP02/RP03 Data Format

10-0843

The first three words in the data field function as a READ DISENABLE/WRITE ENABLE field. The next data field word is used for synchronization, and contains an octal 1 (000000000001). These words are followed by 128 36-bit words, each followed by its own 37th parity bit.

The first word in the trailer field contains the contents of the Longitudinal Parity Register, and the last word (tail or postamble) contains a second LPR.

Addressing is effected by the 18-bit partitioned binary number, at the end of the header. The partitioning has been selected to provide sequential access to the entire memory with a minimum of positioning operations.

The EXEC area (Figure 3-4) is determined by the executive program (monitor operating system) and is ignored by the interface, except for parity checking. On the RP03, the CYL 256 bit is seen as bit 17.

The cylinder address, an unsigned binary number which functions as the track address (positioner), contains eight bits to describe the 313_8 tracks on an RP02 and nine bits to describe the 626_8 tracks on an RP03. The outer track cylinder is represented by 000_8 , and the inner track cylinder is represented by 312_8 or 625_8 .

The surface address, a 5-bit unsigned binary number, selects one of 20 disk surfaces (codes 00_8 to 23_8 are legal). Other codes are illegal (non-existent).

The sector address, a 4-bit unsigned binary number, selects the proper sector on a track; one of 10 sectors (00_8) to 11_8 are legal). Other codes are illegal (non-existent).

3.4.2 Input/Output Instructions

Four input/output (I/O) instructions govern all information transfers to and from the RP10-C. These I/O instructions are:

- 1. Data Out (DATAO)
- 2. Data In (DATAI)
- 3. Conditions Out (CONO)
- 4. Conditions In (CONI)

3.4.2.1 DATAO Instruction — As noted in Chapter 1, the RP10-C is capable of performing eight operations or functions. These functions and their corresponding op codes are as follows:

Data Transfer Functions	Control Functions		
Read Data, 08	Seek (Position Heads), 4 ₈		
Write Data, 1 ₈	Clear Attentions, 5 ₈		
Read Verify, 2 ₈	No Op, 6 ₈		
Write Header, 3 ₈	Restore (Recalibrate), 7 ₈		

To execute any of the above functions, the program must issue a DATAO instruction with a device code of 250 (or 254 if a second RP10-C is installed in the system). The command words that are loaded into the RP10-C as a result of the DATAO are explained in the following paragraphs.

a. Read Data - The Read Data function causes data to be read from a selected drive until either the DF10 shuts down or the end of cylinder is reached. The Read Data command word, shown in Figure 3-5, is divided into eleven fields:




Figure 3-5 Read Data Command Word

- 1. Op Code: The op code is 0_8 .
- 2. Drive: The drive field indicates the disk drive addressed. All codes are legal if the drives exist.
- 3. Cylinder: The Cylinder field specifies the cylinder on which the data to be read resides. Codes 000₈ through 312₈ are legal for the RP02. Codes 000₈ through 625₈ are legal for the RP03 (bit 19 completes this code). Other cylinders are non-existent.

NOTE

The heads must have been previously positioned; this field is for verification only.

- 4. Surface: The Surface field indicates the recording surface on which the data to be read resides. Codes 00₈ through 23₈ are legal. All others are non-existent.
- 5. Bit 19: This bit extends the cylinder address to 625_8 for the RP03.
- 6. Sector: The Sector field indicates the sector in which the data to be read resides. Codes 00_8 through 11_8 are legal. All others are non-existent.
- 7. Bit 24: This bit is set to 1 to disable the longitudinal parity error stop. If not disabled, the discovery of a parity error will stop data transmission and set the longitudinal parity error bit.
- 8. Bit 25: This bit is a spare.
- 9. Bit 26: This bit is set to 1 to disable the disk word parity error stop. If not disabled, the discovery of a disk word parity error stops data transmission and sets the disk word parity error bit.
- 10. ICWA: Bits 27-34 specify the initial control word address. All binary values above 17₈ are legal.
- 11. Bit 35: This bit, when set, causes the channel to write even parity into memory on all data read from the disk.
- b. Write Data The Write Data function causes data to be written until either the DF10 shuts down or the end of cylinder is reached. If the last (or only) sector to be written is shorter than 128 words, the remainder of the data field is filled with words of all 0s. The Write Data command word, shown in Figure 3-6, is divided into eleven fields:




Figure 3-6 Write Data Command Word

- 1. Op Code: The op code is 1_8 .
- 2. Drive: The Drive field indicates the disk drive addressed. All codes are legal if the drives exist.
- 3. Cylinder: The Cylinder field specifies the cylinder on which the data is to be written. Codes 000₈ through 312₈ are legal for the RP02. Codes 000₈ through 625₈ are legal for the RP03 (bit 19 completes this code). Other cylinders are non-existent.

NOTE

The heads must have been previously positioned; this field is for verification only.

- 4. Surface: The Surface field indicates the recording surface on which the data is to be written. Codes 00₈ through 23₈ are legal. All others are non-existent.
- 5. Bit 19: This bit extends the cylinder address to 625₈ for the RP03.
- 6. Sector: The Sector field indicates the sector on which data is to be written. Codes 00₈ through 11₈ are legal. All others are non-existent.
- 7. Bit 24: This bit is a spare.
- 8. Bit 25: This bit is set to 1 to disable the channel data word parity error stop. If not disabled, the discovery of a channel data word parity error stops data transmission and sets the channel data word parity error bit.
- 9. Bit 26: This bit is a spare.
- 10. ICWA: The ICWA field specifies bits 27-34 of the initial control word address. All binary values above 17_8 are legal.
- 11. Bit 35: This bit is a spare.
- c. Read Verify (RP03 Only) The Read Verify function causes logic within the RP03 drive to monitor the output of the read head preamplifier. If a defective track is detected, the RP10-C raises a flag and shuts down.

It is recommended that this function be used only during formatting. The Read Verify command word, shown in Figure 3-7, is divided into eleven fields:




Figure 3-7 Read Verify Command Word

- 1. Op Code: The op code is 2_8 .
- 2. Drive: The Drive field indicates the disk drive addressed. All codes are legal if the drives exist.
- Cylinder: The Cylinder field specifies the cylinder on which the data to be verified resides. Codes 000₈ through 312₈ are legal for the RP02. Codes 000₈ through 625₈ are legal for the RP03 (bit 19 completes this code). Other cylinders are non-existent.

- 4. Surface: The Surface field indicates the recording surface on which the data to be verified resides. Codes 00₈ through 23₈ are legal. All others are non-existent.
- 5. Bit 19: This bit extends the cylinder address to 625₈ for the RP03.
- 6. Sector: The Sector field indicates the sector on which the data to be verified resides. Codes 00₈ through 11₈ are legal. All others are non-existent.
- 7. Bit 24: This bit is set to 1 to disable the longitudinal parity error stop. If not disabled, the discovery of a longitudinal parity error stops data transmission and sets the longitudinal parity error bit.
- 8. Bit 25: This bit is a spare.
- 9. Bit 26: This bit is set to 1 to disable the disk word parity error stop. If not disabled, the discovery of a disk word parity error stops data transmission and sets the disk word parity error bit.
- 10. ICWA: The ICWA field specifies bits 27-34 of the initial control word address. All binary values above 17₈ are legal.
- 11. Bit 35: This bit, when set, causes the channel to write even parity into memory on all data words read from the disk.
- d. Write Header The Write Header function formats the disk. The RP10-C searches for an index mark, then writes the Header and Data fields as shown in Figure 3-4. The programmer supplies headers and data as described in Paragraph 3.4.1. During the Write Header operation, the RP10-C writes one track of headers and data and adds the data word parity bits and the trailer field. The Write Header command word, shown in Figure 3-8, is divided into ten fields:




Figure 3-8 Write Header Command Word

- 1. Op Code: The op code is 3_8 .
- 2. Drive: The Drive field indicates the disk drive addressed. All codes are legal if the drives exist.
- 3. Cylinder: The Cylinder field specifies the cylinder address at which a header and data is to be written. Codes 000₈ through 312₈ are legal for the RP02. Codes 000₈ through 625₈ are legal for the RP03 (bit 19 completes this code). Other cylinders are non-existent.
- 4. Surface: The Surface field indicates the recording surface on which the headers and data are to be written. Codes 00₈ through 23₈ are legal. All others are non-existent.
- 5. Bit 19: This bit extends the cylinder address to 625, for the RP03.
- 6. Bits 19-24: These bits are spares.
- 7. Bit 25: This bit is set to 1 to disable the channel data word parity error stop. If not disabled, the discovery of a channel data word parity error stops data transmission and sets the channel data word parity error bit.
- 8. Bit 26: This bit is a spare.
- 9. ICWA: The ICWA field specifies bits 27-34 of the initial control word address. All binary values above 17₈ are legal.
- 10. Bit 35: This bit is a spare.

e. Position (Seek Cylinder) — The Seek function causes the heads in the selected drive to be positioned at a specified cylinder. The Seek command word, shown in Figure 3-9, is divided into six fields:




Figure 3-9 Seek (Position) Command Word

- 1. Op Code: The op code is 4_8 .
- 2. Drive: The Drive field indicates the disk drive addressed. All codes are legal if the drives exist.
- 3. Cylinder: The Cylinder field specifies the cylinder sought. Codes 000₈ through 312₈ are legal for the RP02. Codes 000₈ through 625₈ are legal for the RP03 (bit 19 completes this code). Other cylinders are non-existent.
- 4. Bits 14-18: These bits are spares.
- 5. Bit 19: This bit extends the cylinder address to 625, for the RP03.
- 6. Bits 20-35: These bits are spares.
- f. Clear Attentions The Clear Attentions function causes the RP10-C to clear selected Attention flags. The Clear Attentions command word, shown in Figure 3-10, is divided into five fields:



Figure 3-10 Clear Attentions Command Word

- 1. Op Code: The op code is 5_8 .
- 2. Drive: The Drive field indicates the disk drive addressed. All codes are legal if the drives exist.
- 3. Bits 6-26: These bits are spares.
- 4. Bits 27-34: These bits clear Attentions 0-7, respectively.
- 5. Bit 35: This bit is a spare.
- g. No Op No Op simply selects a drive for status checking. The No Op command word, shown in Figure 3-11, is divided into three fields:




Figure 3-11 No Op Command Word

- 1. Op Code: The op code is 6_8 .
- 2. Drive: The Drive field indicates the disk drive addressed. All codes are legal if the drives exist.
- 3. Bits 6-35: These bits are spares.
- h. Restore (Recalibrate) The Restore function causes the heads to be moved to cylinder 0, independent of the previous position. Positioning is not controlled by the difference count from the drive's Current Address Register. The Restore command word, shown in Figure 3-12, is divided into three fields:




Figure 3-12 Restore Command Word

- 1. Op Code: The op code is 7_8 .
- 2. Drive: The Drive field indicates the disk drive addressed. All codes are legal if the drives exist.
- 3. Bits 6-35: These bits are spares.
- 3.4.2.2 DATAI A DATAI 250/254 instruction supplies the programmer with information concerning the disk and cylinder selected, as defined below and illustrated in Figure 3-13.




Figure 3-13 DATAI Instruction Word Format

- a. Disk Selected This field indicates the disk most recently selected by a legal DATAO. IOB 0-2
- b. Cylinder Address Register This field displays the contents of the drive's Cylinder Address Register.
 IOB 3-10
- c. Seek Incomplete This bit indicates that the drive was unable to complete the most recent Position command addressed to it. The error recovery procedure is: issue a Recalibrate command, which clears this error condition. IOB 11
- d. On Cylinder This bit indicates that the heads are positioned on the cylinder specified by the
 Cylinder Address Register bits of this instruction word, and that data transfer may proceed. IOB 12

- e. On Line This bit indicates that 1) the ENABLE/DISABLE switch is in the ENABLE position, 2) a disk pack is mounted, 3) the dust cover is closed, 4) the spindle is up to operating speed, and 5) the heads are mounted on the disk. IOB 13
- f. File Unsafe This bit indicates that either 1) a head is selected when not on a cylinder, 2) more than one head has been selected simultaneously, 3) read and write were selected at the same time, 4) write and/or erase were selected when the file was not ready, 5) write current was sensed when write was not selected, 6) write was selected with no write current, 7) erase current was sensed without erase being selected, or 8) write was selected without erase current. IOB 14

NOTE

The interface provides hardware to prevent any of these conditions from being caused by programming errors. To clear this bit, depress the STOP and START buttons. A full power-down/power-up sequence, requiring over one minute, must follow.

- g. No Such Drive When this bit is true, it indicates that the drive addressed does not exist. In this case, the other bits of this instruction word are meaningless. IOB 15
- h. Read Only When this bit is true, it indicates that the drive's READ-WRITE/READ ONLY switch is in the READ ONLY position. IOB 16
- i. Write Header Lockout This bit, when set, prevents headers from being written. IOB 17
- j. Sector Counter These bits indicate the state of the sector counter associated with the selected drive.

 The sector counter is cleared by an index pulse and counts sector pulses. IOB 18–22
- k. Bit 23: This bit is a spare.
- Cylinder 256 This bit, when a 1, indicates that the positioner is at a cylinder above 255₁₀ (cylinder address 256). RP03 only. IOB 24
- m. Sel RP03 When a 1, indicates that an RP03 is selected. IOB 25
- n. Defect Detect When a 1, indicates that a defective track has been flagged by a Read Verify command. RP03 only. IOB 26
- o. Attentions These bits indicate which drives are requesting an interrupt due to Seek Incomplete or Seek Complete. IOB 27-34
- p. Bit 35 This bit is a spare.
- 3.4.2.3 CONO A CONO command is illustrated in Figure 3-14 and described below (bits 0-19 are spares).




Figure 3-14 CONO Instruction Word Format

- a. Clear These bits perform the following Clear operations:
 - 1. Bit 20: When this bit is set to a 1, it clears the Power Supply Failure (PS FAIL) flag only if the power supply fail conditions have been corrected.
 - 2. Bit 21: When this bit is set to a 1, it clears the Search Error (SRCH) flag.
 - 3. Bit 22: When this bit is set to a 1, it clears the Overrun (OVERRUN) flag.
 - 4. Bit 23: When this bit is set to a 1, it clears the No Such Memory Location (NXM) flag.
 - 5. Bit 24: When this bit is set to a 1, it clears the Channel Control Word Parity Error (CCPE), the Disk Sector Parity Error (DSPE), the Disk Word Parity Error (DISK WDPE), and the Channel Data Parity Error (CDPE) flags.
 - 6. Bit 25: On the RP02 this bit is a spare; on the RP03, when this bit is set to a 1, it clears CXR ERROR DET.
 - 7. Bit 26: When this bit is set to a 1, it clears the Illegal Write (ILL WR) flag.
 - 8. Bit 27: When this bit is set to a 1, it clears the Illegal Command While Busy (ILL COM) flag.
 - 9. Bit 28: When this bit is set to a 1, it clears the Sector Designation Error (SEC DE) flag.
 - 10. Bit 29: When this bit is set to a 1, it clears the Surface Designation Error (SURF DE) flag.
- b. Write Channel Control Word into Memory This bit causes the data channel to store the current contents of the Data Address Register and the Control Word Address Register into memory location B + 1, where B (an even number) is the initial channel control word address. The corresponding CONI bit signifies completion of the operation. Any channel termination causes the control word to be written, but CONI bit 30 will only be set when the operation was requested by the synchronizer via CONO. This bit, when it is set to a 1, clears the Control Word Transfer Complete (CWX COMP) flag. IOB 30
- c. Stop This bit stops transmission immediately. Part of last word and last sector transmitted is indeterminant. IOB 31
- d. Clear This bit clears the Done (DONE) flag. IOB 32
- e. PI 0, 1, 2 (PI Assignment) These bits assign a priority interrupt channel to the synchronizer. IOB 33-35
- 3.4.2.4 CONI A CONI command is illustrated in Figure 3-15 and described in the following paragraphs (bits 0-13 are spares).
 - a. Channel Control Word Parity Error This bit indicates that the channel control word contained a parity error. This error condition cannot be disabled. The error flag is cleared by a CONO with bit 24 set to a 1. IOB 14
 - b. Disk Sector Parity Error This bit indicates that the checksum bits, at the end of a sector which has been read by the most recent Read Data command, do not yield a modulo-two sum of 1. Unless disabled, this error terminates data transmission. The Error flag is cleared by a CONO with bit 24 set to a 1. IOB 15
 - c. Channel Data Word Parity Error This bit indicates that the word read from memory during execution of the most recent Write Data or Write Header instruction contained incorrect parity. Unless disabled, this error terminates data transmission. If the instruction was Write Data, the remainder of the sector is filled with 0s and correct parity is added. If the instruction was Write Header, the results are indeterminate. IOB 16
 - d. Disk Word Parity Error This bit indicates that the word read from the disk during execution of the most recent Read Data instruction contained incorrect parity. Unless disabled, this error terminates data transmission. IOB 17




Figure 3-15 CONI Instruction Word Format

- e. Search Complete This bit indicates that the search for the sector to be read or written has been completed. IOB 18
- f. End of Cylinder When this bit is set to 1, it indicates that the most recently executed Read Data, Write Data, or Write Header instruction attempted to transfer too much data and, as a result, incremented the Head Address Register past the last surface on the disk. The register is incremented to 24₈. This bit is cleared by the next data transfer instruction to the same disk drive. IOB 19
- g. Power Supply Failure This bit indicates that the interface power supply voltages are out of tolerance. When this occurs, the interface terminates at the end of the current sector and turns on both the done bit and the power supply failure bit. The power supply failure bit cannot be cleared until the error condition has been corrected. IOB 20
- h. Search Error This bit indicates that the cylinder, surface, and sector fields of the most recently executed Read Data or Write Data instruction could not be matched (compared) with corresponding fields of any sector on the addressed track. This could occur because either 1) there was a bad spot in the header field, 2) the instruction contained the wrong fields, 3) the program did not previously position the heads to the proper cylinder, 4) the disk drive positioning mechanism is in need of adjustment,
 5) the PDP-10 System has failed, or 6) a header was read incorrectly after Search Complete was set during a multiple sector transfer. IOB 21
- i. Channel Too Slow This bit indicates that the channel failed to respond to a request for a data word, or failed to accept a data word fast enough during a data transfer. If the instruction was a Read Data, data transmission is terminated. If the instruction was a Write Data, the remainder of the sector is filled with 0s and proper parity is added. If the instruction was a Write Header, the results are indeterminate. IOB 22
- j. No Such Memory Location This bit indicates that the channel attempted to access a non-existent memory location. IOB 23
- k. Parity Error (14-17) This bit (24) is true when any one of bits 14 through 17 are true. Clearing this bit clears bits 14 through 17. IOB 24
- l. Disk Not Ready IOB 25

- m. Illegal Write This bit indicates that a Write Header or Write Data instruction was received which addressed a disk drive whose READ-WRITE/READ ONLY switch was in the READ ONLY position, or a WRITE was in process when sector pulse was received. IOB 26
- n. Illegal Command While Busy A DATAO to the RP10-C was issued while the BUSY flag was on. The second command is ignored. IOB 27
- o. Sector Designation Error This bit indicates that the sector addressed by the most recent Read Data or Write Data instruction does not exist. IOB 28
- p. Surface Designation Error This bit indicates that the surface addressed by the most recent Read Data,
 Write Data, or Write Header instruction does not exist. IOB 29
- q. Control Word Transfer Complete This bit indicates that the channel control word was written into memory only when that request was made by the synchronizer via a CONO. IOB 30
- r. Busy This bit indicates that the synchronizer is currently executing a data transfer command. IOB 31
- s. PI Enable This bit indicates that the PI condition has been enabled. It is the result of (DONE V ATTENTIONS) Λ ~ BUSY. IOB 32
- t. PI 0, 1, 2 (PI Assignment) These bits indicate the priority interrupt channel currently assigned to the RP10-C. IOB 33-35

CHAPTER 4 THEORY OF OPERATION

4.1 GENERAL

This chapter discusses the principles of operation of the RP10-C Disk Pack Synchronizer. A general block diagram discussion, a brief sequence of operation, and functional descriptions of the various operational circuits used in the synchronizer are also included.

4.2 GENERAL BLOCK DIAGRAM DISCUSSION

The RP10-C Disk Pack Synchronizer is shown in general block diagram form in Figure 4-1. The RP10-C acts as an interface between the I/O Bus, the DF10 Data Channel, and the RP02 or RP03 Disk Pack Drive. For purposes of this discussion, a knowledge of the PDP-10 I/O Bus, the DF10 timing diagrams, and the operation of the RP02/03 Disk Pack Drives is assumed.




Figure 4-1 RP10-C General Block Diagram

The PDP-10 processor communicates with the RP10-C Disk Pack Synchronizer via four basic I/O instructions:

1) Conditions Out (CONO) which clears various error flags, causes a control word to be written in memory by the DF10, clears BUSY, sets DONE, and requests an interrupt on the assigned PI channel; 2) Conditions In (CONI) which transmits the contents of the RP10-C Control and/or Status Register to the processor; 3) Data Out (DATAO) which transmits processor data to the RP10-C Data Address Register, and specifies the function to be performed; and 4) Data In (DATAI) which transmits the contents of the RP10-C Status and Drive Address Registers to the processor.

The RP10-C communicates with the RP02 or RP03 Disk Pack via the 38 lines shown in Figure 4-1. There are nine address and control lines; three tag lines; and one line each for Sequence Out, Unit Select, Controlled Ground, and Write Data. These lines carry information from the synchronizer to the disk. The disk communicates with the synchronizer over nine cylinder address lines; and one line each for Attention, Unit Selected, Ready, On Line, Index Pulse, Sector Pulse, File Unsafe, Seek Incomplete, End-of-Cylinder, Read Data Coax, Heads Extended, Selected Error Detected, and Read Only.

In the DECsystem-10, several RP10-C Disk Pack Synchronizers can be attached to one data channel. As shown in Figure 4-2, the RP10-C will gate nothing onto the channel bus until it receives the CHANNEL BUSY signal from the data channel. While inactive, the RP10-C relays CHANNEL BUSY, CHANNEL START, and SAWRITE in the appropriate directions on the channel bus. On receipt of ~ CHANNEL BUSY, it asserts its own CHANNEL START and SAWRITE, and becomes active.

4.3 SEQUENCE OF OPERATION


In these discussions, reference is made to the flow charts and logic diagrams listed in Chapter 6 and contained in Volume 2 of this manual. These are general descriptions intended to clarify some of the more obscure points in the diagrams. They do not trace each signal on a gate-by-gate basis.

The RP10-C receives commands (instructions) via DATAO 250 (254 for a second RP10-C in a DECsystem-10). The flow chart FCS (Start) describes the receipt and decoding of instructions. Note that IBC INITIAL CLEAR does not clear SR or SR BUF Registers. If the command is a No Op or Clear Attentions, execution is completed. If it is a Restore (recalibrate), or Seek, the RP10-C exits through S2 to execute the command. If the command received is a Data Transfer, the RP10-C exits through S5 to clear and set the Head Register in the drive, and through S4 to start the data channel. When the RP10-C receives control of the data channel, it exits from FCCC through CC2 to begin data transfer.

4.3.1 Write Data or Read Data

If the command is Write Data or Read Data, DTC SEARCH is set and the RP10-C begins searching for the sector addressed by the DAR CYL, DAR SURF, and DAR SEC Registers. The 10- μ s delay DTC SECTOR DLY allows the drive's Head Register to be incremented in a multiple track operation before setting DTC READ REFUSE. (The term REFUSE denotes useless information and not the act of rejection.)

DTC READ HEADER is set by the first 1-bit read off the disk after the 350- μ s delay for DTC SEARCH SYNC times out. The delay is included so that DTC READ HEADER cannot be set by a 1 which might be read before the READ DATA SEPARATOR is in sync. When DTC READ HEADER is set, the next 36 bits are read into the LPR Register. These bits and the 37th are exclusive-ORed into the DTC PARITY flip-flop. When the DTC PAR CON flip-flop turns off, a 600-ns delay is fired, which allows time for the LPR to shift the last character in and for all signals to settle.






Figure 4-2 RP10-C Active and Inactive Functions

When DTC SRCH COMP STROB times out, the state of the DTC PARITY flip-flop and the HCDE HEADER COMPARE signals are sampled. If they are correct, they set DTC SEARCH COMP and clear DTC SEARCH. HCDE HEADER COMPARE is true when the contents of the low-order 19 bits of the LPR match the contents of DAR CYL, DAR SURF, and DAR SEC Registers. On a multiple sector Read or Write, the RP10-C checks the cylinder and the parity bits, but does not check sector and surface bits.

If the operation is Write Data, the RP10-C exits from FCSC to FCRW. The $3-\mu s$ delay prevents the write current from destroying the last few bits of the header. Four 36-bit words (consisting of 0s) are then written without parity. Following this, the DTC PAR CONT flip-flop is set and a 1 is written as a trigger for subsequent Read operations. This field is written during every Write to ensure that the Read Data Separator is lined up with data. A lack of alignment can occur for two reasons: 1) the gap is discontinuous, and therefore the signal is unpredictable, or 2) the speed of the drive on which the header was written differs from that of the drive on which data was written.

After DTC WRITE DATA is set, the RP10-C exits to the FCM2 subroutine to write the data. It returns when the 128-word word counter overflows and the WDC WORD COUNT EQ 00 becomes true. At this time, DTC WRITE LPR is set and DTC WRITE DATA is cleared. The RP10-C again exits to the FCM2 subroutine to write the

contents of the LPR on the disk twice. The second LPR is written as guard bits to ensure that the last bits of the LPR are not destroyed when write current is removed. The DTC SET WRITE is then cleared and the tunnel erase heads must be turned off after write is removed or FILE UNSAFE will occur. The tunnel erase is used on the RP02 to narrow the width of the data track as written by the read/write poles. This prevents crosstalk between tracks. At this point, DTC GAP is set. If the channel has terminated during the Write operation, or if there has been an OVERRUN, or CHAN DATA PE, the operation is shut down. Otherwise, the RP10-C waits for the next DSBC SEL UNIT SEC PLS and continues on FCSC.

If the operation is Read Data, the RP10-C exits through SC2. The Read Data Separator is enabled by DTC BETA GAP, during which it resyncs in preparation for a Read Data operation. DTC BETA GAP is cleared in 44 μs. At that time, if DTC SEARCH COMP is cleared, it is an indication that the RP10-C has not completed its Seek operation. At this time, DTC READ GAP, which was set by the trailing edge of DTC SRCH COMP STROBE, is cleared and the RP10-C waits for the next DSBC SEL UNIT SEC PLS to try again. If DTC SEARCH COMP has been set by DTC SRCH COMP STROBE, however, the RP10-C waits for the first 1-bit from the disk, which signals the start of the data area. When the first 1-bit is received, DTC READ DATA is set, clearing DTC READ GAP and the RP10-C exits from FCRW to FCM1 subroutine. It returns when 128 words have been read, and the WDC WORD COUNT Register overflows to 0. DTC READ LPR is then set, and DTC READ DATA is cleared.

After reading one more word, sector parity is checked. If any bit of the LPR Register is 0, CXR DISK SEC PE is set. In either case, DTC GAP is set, and the RP10-C waits for the next DSBC SEL UNIT SEC PLS and then continues on FCSC.

4.3.2 Write Headers and Data (Format)

If the command is Write Headers and Data (Format), the RP10-C exits from FCSC to FCWH where it waits, first for a DSBC SEL INDEX pulse and then for a DSBC SELECTED SECTOR. After a delay, it sets DTC WRITE HEADER and exits to the FCM2 subroutine to write 36 words without parity. The RP10-C then exits to FCRW, sets DTC WRITE DATA, clears DTC WRITE HEADER, and returns to FCM2 to write 128 words with parity. When the WDC WORD COUNT Register overflows to 0, the RP10-C returns to FCWH, sets DTC WRITE LPR, clears DTC WRITE DATA, and exits to FCM2 to write the LPR on the disk twice.

NOTE

The second writing of the contents of the LPR is a convenient way to write guard bits.

After the second LPR is written, the RP10-C returns to FCWH, clears DTC WRITE LPR, keeps the erase heads turned on for 20 μ s (RP02 only), sets DTC GAP, and waits for the next DSBC SELECTED SECTOR.

4.3.3 Local/Remote

Local and Remote mode operations are straightforward and can be followed directly on FCL. Major differences in the two modes are listed below:

a. Local Mode

- 1. The DAR CYL Register is tied to the CYLINDER switches.
- 2. CC ACTIVE BUF is held off so that the data channel is not started.
- 3. The AR is loaded from the DATA switches rather than from the AR CHND00-35 channel data lines.
- 4. The initial control word address is not loaded.

- 5. The RP10-C is logically disconnected from the PDP-10 I/O Bus (it will not respond to its device code and will not set its DONE and PI Enable signals).
- 6. IBC SET DAR ETC does not fire, therefore, the Status Registers are not set by information present on the I/O Bus.

b. Remote Mode

DTC FINISH clears IBC BUSY, sets IBC DONE, and interrupts the PDP-10 on the assigned PI channel; in Local mode, DTC FINISH clears IBC BUSY and, if the SWP STOP switch is not depressed, the entire operation is repeated after a 100-μs delay.

4.4 RP10-C RECORDING TECHNIQUE

Disk pack systems are susceptible to a phenomenon termed "pulse crowding." This phenomenon can occur when a series of 1s are recorded on a track. As the pulse density increases, the location of the recorded 1s crowd each other with the result that they may actually reside either ahead of, or in back of, the location in which they were recorded. The resultant locations can shift in either direction; consequently, a means is provided in the RP10-C to read through a precisely-timed "window", enabling original timing to be recovered.

The RP10-C uses a double-frequency, nonreturn-to-zero (NRZ) recording technique. A 5-MHz clock signal is divided to produce two 2.5-MHz signals with a 180 degree phase relationship (DWG RP10-C-RDS). When writing, the leading 2.5-MHz signal continuously records 1-bits on the disk surface, while the trailing signal samples the data to produce data bits. If the data to be written is continuous 0s, a 2.5-MHz signal is recorded on the disk surface. If the data to be written is continuous 1s, then a 5.0-MHz signal is recorded. Therefore, for any given data cell, the recorded frequency is either 5 MHz for a 1 data bit, or 2.5 MHz for a 0 data bit.

To recover data recorded in this manner, the 0s rate frequency component must be removed, which is done by using a phase-locked oscillator (RDS) similar to a sample-and-hold circuit. The RDS samples the 0s rate pattern in the preamble of each record, phase-locking on this pattern, and then maintains phase through the record, making only minor corrections with the use of the 0s rate component of each data cell. The RDS then removes the 0s rate component with which it is familiar, leaving only the recovered data.

The 0s rate component (2.5 MHz) removed from the raw data stored on the disk is also used. This signal is the main source of timing in the RP10-C synchronizer. The RP02/03 has no clock track; this system provides self-clocking.

4.5 RP02/03 ADDRESSING METHOD

The RP02/03 Disk Pack consists of eleven evenly-spaced recording platters mounted on a single shaft. The topand bottom-most surfaces are not used for recording; instead, the bottom surface has a metal disk attached to it. The disk contains twenty evenly-spaced notches with an additional notch termed the Index.

A circuit that is designed to detect these notches, also divides the pulses they produce into ten equal sectors. These sectors are addressed by a 4-bit register which is part of the Data Address Register (DWG RP10-C-DAR). The sector addresses are coded 00_8 through 11_8 . All other codes are illegal and, if given, result in the appropriate interrupts.

A separate read/write head is provided for each of the inner recording surfaces. These heads are mounted in parallel, in vertical alignment to each other, and are attached to a common head tower. The heads are selected by an additional 5-bit register in the Data Address Register designated DAR SURF00-04. Head addresses are coded 00_8 through 23_8 . All other codes are illegal and, if given, result in the appropriate interrupts.

The position of all heads, vertically aligned with respect to the vertical axis that passes through the center of all surfaces, is called a cylinder. Head positioning is controlled by a linear positioning motor and a servo system that is designed to stop the heads at any one of 203 different cylinder locations in the RP02, and 406 locations in the RP03. These cylinders are coded 000_8 through 312_8 in the RP02, and 000_8 through 625_8 in the RP03, from the outer-most cylinder to the inner-most cylinder. Cylinders are addressed by a 9-bit register called DAR CYL01–256 in the Data Address Register.

The intersection of a cylinder, head, and sector address defines a unique sector that is the smallest addressable unit in the system. Each sector has a header word that uniquely defines that sector.

4.6 RP10-C REGISTER ORGANIZATION

The register organization of the RP10-C is given in Figure 4-3. The various signals that control the flow of data originate in the Data Transfer Control (DTC). Serial information from or to the disk is assembled or dispersed by the 6-bit Shift Register. The data is then processed in parallel, through the Shift Register Buffer, and is transferred to or from the Assembly Register and Longitudinal Parity Register in 6-bit bytes.




Figure 4-3 RP10-C Register Organization

In Read mode, DTC Read bit translates information bit-by-bit as it is read from the disk. Each bit enters the shift register at SR5 and is shifted through the register by DTC SHIFT SR. When the register is filled, DTC LD BUFFER FM SR transfers the 6-bit byte to the SR BUF, where it loads AR30-35 at a DTC SHIFT AR time. It also exclusive-ORs the byte into LPR30-35 by DTC LOAD LPR. Subsequent bytes are then assembled by DTC SHIFT AR, DTC LOAD LPR, and DTC SHIFT LPR. At the end of six byte transfers, the AR contains the word read, and the LPR contains the parity for that word.

In Write mode, the first six bits of a 36-bit word, which has been previously assembled in the AR, is loaded by a 1s transfer into the SR by DTC LD SR FM AR, and into SR BUF by DTC LD BUFFER FM AR. While these six bits are being serially transferred to the disk by DTC SHIFT SR, they are also exclusive-ORed into LPR30-35 by DTC LOAD LPR. At the end of the six transfers, the contents of the AR are written on the disk, and the LPR contains the parity for that word. The SR must be cleared before loading. It is cleared by WRITE ENABLE, which feeds 0s into the SR during each shift. Only five shifts are used during a Write; therefore, the state of SR0 is indeterminate during a load from the AR, and it is jam transferred.

When DTC LD SR FM LPR is issued, the contents of the LPR are written on the disk through the Shift Register by DTC SHIFT SR.

4.7 RP10-C REGISTERS

4.7.1 Assembly Register

The RP10-C Assembly Register is shown in Figure 4-4 and in DWG RP10-C-AR. The register is arranged in groups of six flip-flops, each group individually feeding the next lower-order group of six. Input is at AR30-35 by ARD30-35 H or ~ ARD30-35 H ANDed with DTC SHIFT AR H. Each flip-flop can also be set by its individual panel switch (SWP DATA SW00-35 H) if ANDed with ~IBC LOAD TEST H. The setting of each flip-flop, when ANDed with CC DATA STROBE L, results in the AR CHND XX L version of that bit. When AR CHND XX L is ANDed with DTC DATA RCVR EN L, it direct sets the flip-flop from which it originated.

4.7.2 Assembly Register Data Gate

The RP10-C Assembly Register data gate is shown in Figure 4-5 and DWG RP10-C-ARD. The data gate connects the Assembly Register output to the Shift Register Buffer, and functions as an input switcher for the AR. The register consists of four sets of six AND gates and two sets of six OR gates. One set of OR gates feeds the set inputs of AR30-35 with ARD30-35 H. The other set of OR gates feeds ~ARD30-35 to the AR reset inputs.

Input to the AR data gate is either from the Shift Register Buffer (SR BUF0-5) or the output of the Assembly Register (AR00-05). Inputs from the AR are enabled by the Write condition (DTC WRITE ENABLE L), while inputs from the Shift Register Buffer are enabled by the Read condition (DTC READ ENABLE L).

4.7.3 Condition Register

The RP10-C Condition Register is shown in Figure 4-6 and in DWG RP10-C-CXR. This register monitors various conditions in the controller, raises indications when these conditions are in error, and provides a means of clearing the conditions or controlling them remotely. In the Condition Register, all flip-flops are cleared by IBC INITIAL CLEAR except the three Error Stop Disabling flip-flops (DSPE, CDPE, DWPE), which are cleared by IBC GEN CLR (1) H, and the three Priority Interrupt flip-flops (PI0-2), which are cleared by IBC CON CLR H.

During a CONO command, the CXR PIO-2 flip-flops are conditioned by the state of IOBD33-35 H ANDed with IBC CONSET H. When the outputs of PIO-2 are decoded, they determine the priority interrupt channel assigned to the RP10-C (CXR IOB PI1-7 H). During a CONI command, the priority interrupt channel currently assigned is indicated. The decoder is enabled by CXR PI ENABLE H, which is the combination of either IBC DONE (1) H or any DTC ATTN0-7 (1) H ANDed with IBC BUSY (0) L and IBC LOCAL (0) L. IOBD35 H, when set during a Read Data instruction and ANDed with IBC SET DAR ETC A, H, sets CXR WRITE EVEN PAR flip-flop. This flip-flop causes the channel to write even parity into memory on all data words read from the disk.

The output CXR PARITY ER L is the OR of CXR CHAN DATA PE(1) H, CXR CHAN CONT PE(1) H, and CXR DISK SEC PE(1) H. The Disk Sector Parity Error flip-flop is set by CXR SEC PARITY ERROR H 600 ns after DTC READ LPR goes false, thus indicating that the checksum bits at the end of a sector (which has been read by the most recent Read Data command) do not yield a modulo-two sum of 1.

The Channel Control Parity Error flip-flop is direct set by IC CON PAR ERROR L and CC STRTSCH L. It is cleared during a CONO by IOBD 24 H, which also clears the Channel Data Parity Error flip-flop.

The CXR CHAN DATA PE flip-flop is direct set when IC DATA PARITY ERROR L is ANDed with CC STRTSCH H. IC DATA PARITY ERROR L is true during a CONI when either Channel Data Word Parity Error, Channel Control Word Parity Error, Disk Word Parity Error, or Disk Sector Parity Error are true. The flip-flop is cleared during a CONO by the combination of IBC CONSET H and IOBD24 H, which, in turn, clears the parity error conditions (IOBD14–17 of that same word). The CXR DISK WD PE flip-flop is cleared when IOBD24 H is true and is direct set on a DTC DATA STROBE L by ANDing DTC PAR CONT (1) L with DTC READ DATA (1) L and DTC PARITY (0) L.

The CXR NON EX MEM flip-flop is direct set by IC NO SUCH MEM and CC STRTSCH L. During a CONI, this flip-flop indicates that the channel attempted to access a non-existent memory location. During a CONO, the flip-flop is reset by the combination of IOBD23 H and IBC CONSET H.

The CXR CW XFER COMP flip-flop is direct set by IC WR CON WD COMPL. This condition causes the channel to store the current contents of the Data Address Register and the Control Word Address Register in memory location B + 1, where B (an even number) is the initial channel control word address. The corresponding CONI bit, IOBD30, indicates that the operation is complete. Any channel termination causes the control word to be written, but CONI bit 30 is only set when the operation was requested during a CONO.

The Search Error flip-flops (CXR SEARCH ER0-2) count DSBC SEL INDEX L pulses from the disk presently in Search mode (DTC SEARCH (1) L). During a CONI, they indicate that the cylinder, surface, and sector fields of the most recently executed Read Data or Write Data instruction could not be compared with corresponding fields of any sector on the addressed track. If SRCH COMP was set and a header (other than the first header in a multiple sector operation) was read incorrectly, bit 2 will be set. If IOBD21 H is set during a CONO, it is ANDed with IBC CONSET H to reset all three flip-flops, thereby clearing the SRCH flag.

There are three flip-flops that can be set during a DATAO instruction to disable certain parity error stops to data transmission. IOBD24 H, when set during a Read Data instruction, is ANDed with IBC SET DAR ETC A H to set CXR DIS DSPE STOP. Under this condition, a longitudinal parity error sets the longitudinal parity error bit, but will not terminate data transmission. When IOBD25 H is set during a Write Data instruction or a Write Header and Data instruction, it prevents a channel data word parity error from stopping transmission. IOBD25 H is ANDed with IBC SET DAR ETC A H to set the CXR DIS CDPE STOP flip-flop. If IOBD26 H is set during a Read Data instruction, it will disable the disk word parity error stop in a similar manner by setting the CXR DIS DWPE STOP flip-flop.




Figure 4-4 RP10-C Assembly Register, Simplified Block Diagram




Figure 4-5 RP10-C Assembly Register Data Gate, Simplified Block Diagram

The CXR ILLEGAL WRITE flip-flop is set by CC ILLEGAL WRITE L when either IBC BUSY is true or CC PREVENT TEST is false. During a CONI, this indicates that a Write Header and Data or Write Data instruction addressed a disk drive whose READ-WRITE/READ ONLY switch was in the READ ONLY position, or it indicates that a Write operation was in process when a sector pulse was received. This flip-flop can be reset during a CONO by setting IOBD26 H at IBC CONSET H time, thereby clearing the ILL WR flag.

The CXR ILL COM WL BUSY flip-flop is set during IBC DATAO SET L by IBC DEVICE SELECTED L and IBC BUSY (1) H, thus indicating that a DATAO was issued while the BUSY flag was up. This causes the second command to be ignored. It is reset during a CONO (IBC CONSET H) by IOBD27 H, which clears the ILL COM flag.

CXR OVERRUN is set by DTC OVERRUN H to indicate, during a CONI, that the channel failed to respond to a request for a data word, or failed to accept a data word fast enough during a data transfer. During a CONO, IOBD22 H ANDed with IBC CONSET H clears the OVERRUN flag by resetting this flip-flop.

Whenever the interface power supply voltages are out of tolerance, the PS FAIL module will direct set the CXR PS FAIL flip-flop and turn on DONE, causing the transfer to terminate at the end of the current sector. This flip-flop cannot be reset until power supply voltages are within tolerance. At that time, IOBD20 H ANDed with IBC CONSET H clears the PS FAIL flip-flop.

CXR DISK NOT RDY is an output of the Condition Register. This signal results from either DSBC FILE UNSAFE, ~DSBC SEL UNIT READY H, or ~DSBC SEL UNIT ON LINE H.




Figure 4-6 RP10-C Condition Register, Block Diagram

	· · · · · · · · · · · · · · · · · · ·		
			in the second se
		>	
<u></u>			
			· · · · · · · · · · · · · · · · · · ·

When an RP03 is selected and a defective track is sensed during a Read Verify operation, the RP10-C shuts down and causes an interrupt on the assigned PI channel. This is accomplished by logic within the RP03 drive that monitors the output of the read head preamplifiers. When formatted, the data fields of the RP03 disks are written with a worst case pattern. If the Read signal average drops below a specified value, the logic raises a flag to indicate that the track is marginal and should not be used.

The Error flag in the drive logic results in DSBC ERROR DET L which is then sent to the Condition Register to set the flip-flop CXR ERROR DET. This flip-flop will clear on IBC CONSET H if IOBD25 is high. It will set when its data input is enabled by DTC READ HDR (0) H (delayed 8.5 ns) and if DSBC ERROR DET L and DTC SET READ L are both true.

In the RP10-C, the signal DSBC ERROR DET L indicates that a defective track has been sensed by a Read Verify command. The flag CXR ERROR DET is disabled by the clearing of DTC READ HDR for 8.5 μ s. This ensures that an error will not be detected due to the gap between the header and data field.

CXR ERROR DET (1) is then fed to the data transfer control circuit where it is used to set DTC FINISH. This, in turn, clears BUSY and sets DONE, causing an interrupt of the assigned PI channel.

4.7.4 Data Address Register

The RP10-C Data Address Register is shown in Figure 4-7 and in DWG RP10-C-DAR. This register defines the entire data address and consists of four subregisters to describe the drive selected (3 bits), the cylinder desired (9 bits), the surface on which the data resides (5 bits), and the specific sector to be located (4 bits). The setting of the flip-flops is effected either by switch panel controls which direct set the appropriate flip-flops during Local mode operation (IBC LOCAL (1) L), or by the individual states of IOBD bits 03-23 received during a DATAO and enabled by IBC SET DAR ETC A/B H. All flip-flops are cleared by IBC INITIAL CLEAR A/B H.

4.7.5 Longitudinal Parity Register

The RP10-C Longitudinal Parity Register is shown in simplified form in Figure 4-8 and in DWG RP10-C-LPR. Data from SR BUF00-05 is exclusive-ORed and applied to LPR30-35 by DTC LOAD LPR H. On receipt of each DTC SHIFT LPR B or C, the contents of each column of flip-flops are shifted to the next lower-order set of six flip-flops. LPR00-05 are tied back to LPR30-35 through AND/OR gating. All flip-flops are cleared by DTC CLEAR LPR H.

4.7.6 Shift Register

The RP10-C Shift Register is shown in simplified form in Figure 4-9 and in DWG RP10-C-SR. The circuit comprises a 6-bit Shift Register interconnected to a 6-bit Shift Register Buffer. Input is at SR5.

SR BUF00-05 flip-flops are all direct set by the OR of SR0-5 and AR00-05, each ANDed by its DTC enabling signal. The signals designated as SR0-5(L)L and SR BUF00-05(L) L feed individual lights on the indicator panel.

4-12




Figure 4-7 RP10-C Data Address Register, Block Diagram




Figure 4-8 RP10-C Longitudinal Parity Register, Block Diagram

4.8 RP10-C CONTROL CIRCUITS

4.8.1 Channel Control

The RP10-C Channel Control is shown in DWG RP10-C-CC. The circuit serves as an interface with the DF10 Data Channel. In order for the RP10-C to gain access to the data channel, it must transmit CHANNEL START to the channel and receive CHANNEL BUSY from the channel. If the synchronizer is not actively engaged with the data channel, it relays the CHANNEL START and CHANNEL BUSY to another I/O device and is prevented from generating its own CHANNEL START.

Either the RP10-C or the DF10 can terminate operation. If the DF10 terminates operation, it removes CHANNEL BUSY and the RP10-C negates CHANNEL START. If the RP10-C terminates operation, it removes CHANNEL START and the DF10 negates CHANNEL BUSY. At this time, the RP10-C inhibits the generation or relaying of CHANNEL START for 500 ns, a requirement imposed by the DF10.




Figure 4-9 RP10-C Shift Register, Block Diagram

In operation, the RP10-C requests access by generating CHANNEL START and is answered by CHANNEL BUSY from the channel. This acknowledges that the RP10-C has access. The RP10-C then generates DEVICE PULSE, which transfers the ICWA to the channel where it is processed and evaluated. When this is completed, data transfer begins. The direction of transfer is determined by SAWRITE.

Synchronization of transfers between the data channel and the RP10-C is achieved by a CHANNEL PULSE issued by the channel and DEVICE PULSE generated by the RP10-C. Regardless of the direction of transfer, these pulses alternate on each word transferred and perform a "handshaking" function on that transfer.

When the channel has a word ready for transfer during a Write, it issues a CHANNEL PULSE to the RP10-C implying that it may take the word. When the RP10-C has taken that word, it sends a DEVICE PULSE to the channel indicating that it is ready for the next word. When the next word is ready, the data channel issues another CHANNEL PULSE; when that word is transferred, the RP10-C issues another DEVICE PULSE. This dialogue continues until the desired number of words has been transferred.

When the channel is ready to receive a word from the RP10-C during a Read, it issues a CHANNEL PULSE to the RP10-C indicating its readiness. When the RP10-C places the word on line, it sends a DEVICE PULSE to the channel indicating that it may take that word. When transfer is complete, the data channel issues another CHANNEL PULSE; when that word is on line, the RP10-C issues another DEVICE PULSE. This dialogue continues until the desired number of words has been transferred.

The CHANNEL and DEVICE pulses alternate under normal operation; this fact is used as a bookkeeping arrangement on transfer. If any pulse occurs twice without the other, an error or overrun is indicated.

At termination, the data channel sets IDLE and removes the CHANNEL BUSY, which results in the resetting of the CC ACTIVE flip-flop in the RP10-C.

4.8.2 Data Transfer Control

The RP10-C Data Transfer Control is shown in DWG RP10-C-DTC. This circuit functions as a traffic manager; it determines the mode of operation of the synchronizer and the direction in which information will flow between disk and processor.

As shown in Figure 4-10, the DTC OP CODE 00-02 flip-flops are cleared by IBC INITIAL CLEAR A H. These OP CODE flip-flops can be either set by IOBD00-02 H in combination with IBC SET DAR ETC B H, or direct set by SWP OP0-2 L when ANDed with IBC LOAD TEST C L. When the outputs are decoded, they result in one of various operation commands to the device.

4.8.2.1 Read Data — If DTC READ DATA COM H is decoded (from either DTC READ DATA or DTC READ VERIFY), it sets the DTC SEARCH flip-flop if ANDed with CC STRTSCH H and enables the DTC READ GAP flip-flop to be set after the header is read when triggered by the leading edge of ~DTC SRCH COMP STRB H (Figure 4-11). Note that each flip-flop pertains to a portion of the disk format.

- When DTC SEARCH flip-flop sets, it ANDs with DTC SEARCH SYNC H to set DTC READ REFUSE
 (DTC SEARCH SYNC is DTC SECTOR DLY H + 350 μs). When the READ REFUSE flip-flop sets, it
 conditions the setting of DTC READ HEADER flip-flop which is set on receipt of DTC READ CLOCK
 PULSE L if DTC READ BIT (1) L is present and if the READ HEADER flip-flop is reset at that time.
- 2. When DTC READ GAP flip-flop sets, it ANDs with DTC BETA GAP H and DTC SET READ DATA H to set DTC READ DATA flip-flop. When DTC SET RD/WR LPR H is present, DTC READ DATA (1) L sets DTC READ LPR flip-flop when WDC WORD COUNT EQ 00 L is asserted, thereby signaling the end of data. When the LPR flip-flop sets, it resets the DTC READ DATA flip-flop.
- 3. When in the Read Verify mode, if a marginal track is sensed by the drive logic, CXR ERROR DET (1) is generated in the Condition Register and is used to generate DTC FINISH H.




Figure 4-10 DTC OP Decoding, Block Diagram




Figure 4-11 DTC Read Data Command, Block Diagram

4.8.2.2 Write Data — If a DTC WRITE DATA COM H is decoded, it sets the DTC SEARCH flip-flop if ANDed with CC STRTSCH H, and enables setting of the WRITE GAP flip-flop after the header is read (Figure 4-12).

NOTE

Each flip-flop pertains to a portion of the disk format; the synchronizer must read a header before writing data.

- 1. When DTC SEARCH flip-flop sets, it sets READ REFUSE flip-flop and, in turn, sets READ HEADER flip-flop in the same manner as in a Read Data operation. Assertion of DTC CLR READ HDR H resets DTC READ HEADER flip-flop. After a 3-\mus delay, DTC READ HEADER (0) H sets WRITE GAP (the delay prevents the header parity bit from being destroyed).
- 2. When WRITE GAP flip-flop sets, it conditions the setting of DTC WRITE DATA flip-flop. WDC DATA WD CT04 (1) L ANDed with the condition DTC PAR CONT→O, sets the DTC WRITE DATA flip-flop to indicate that a sync bit has just been written. DTC WRITE DATA (1) H resets DTC WRITE GAP flip-flop and conditions the setting of DTC WRITE LPR. When DTC SET RD/WR LPR H goes high (a function of WDC WORD COUNT EQ00 L), WRITE LPR will set, thereby clearing DTC WRITE DATA flip-flop.




Figure 4-12 DTC Write Data Command, Block Diagram

4.8.2.3 Write Headers and Data — If a DTC WRITE HDR COM H is decoded (Figure 4-13), it conditions DTC W H INDEX flip-flop which sets when DSBC SEL INDEX goes high. In addition, DTC WRITE HDR COM H enables DTC WRITE DATA flip-flop to set on a DTC WRITE CLOCK DLY L when WDC DATA WD CT01 and 04 are on a 1 and an RP02/03 is in use (~DTC RP01 L).

- 1. When DTC W H INDEX flip-flop sets (it can only be set if the DTC W H LOCKOUT switch is disabled), it ANDs with DTC SECTOR DLY H to set DTC WRITE HEADER flip-flop (DTC SECTOR DLY is a 10-μs delay on DTC SELECTED SECTOR H Λ IBC BUSY (1) H to allow setting of Head Register in multiple sector Reads and Writes). DTC WRITE HEADER (1) H then asserts DTC WRITE ENABLE L. If CC ACTIVE is false at this time, it asserts DTC OVERRUN H and also ANDs with IBC LOCAL (0) L to generate DTC SHIFT CT 0 PLS H/L. In addition, it generates DTC SET WRITE H and ORs with DTC WRITE DATA (1) H to yield DTC WRITE HDR V DATA L which conditions the setting of DTC PREVENT TERM flip-flop.
- 2. When DTC WRITE DATA flip-flop sets, it resets DTC WRITE HEADER and sets DTC WRITE LPR flip-flop when DTC SET RD/WR LPR H is asserted (a function of WDC WORD COUNT EQ00 L). The setting of WRITE LPR flip-flop resets DTC WRITE DATA. The DTC WRITE LPR flip-flop resets when WDC DATA WD CT05 (1) H and DTC PAR CONT (0) H coincide.




Figure 4-13 DTC Write Headers and Data Command, Block Diagram

4.8.2.4 Clear Attentions – If IOBD00, 01, and 02 are decoded as 101 (the Clear Attentions command), IBC SET DAR ETC B produces DTC CLEAR ATTN. When combined with IOBD 27–34, this resets any of the DTC ATTN flip-flops (Figure 4-14). Note that if an IBC CLEAR ATTN H is received, all DTC ATTN flip-flops will be cleared simultaneously. These flip-flops are set by DTC ATTN00–07 H, representing up to eight possible drives. The DTC ATTN signals are received as MPX ATTN00–07 L from the multiplexer and are inverted prior to being applied to their respective flip-flops.

4.8.2.5 Restore — If DTC RESTORE H is decoded, it ANDs with IBC SET DAR ETC DLY H to generate the DTC TAG and BUS LINE strobes (Figure 4-15). In addition, DTC RESTORE H is ANDed with DTC BUS LINE STROBE H and is sent to the disk as DSBC UB6 L.

The tag lines indicate how information present on the bus lines is to be used. The bus lines contain either control information or address information. The tag and bus line strobe waveforms are shown in Figure 4-16. Note that on input of either DTC SET HD ADV (1) L, DTC SET HD REG (1) L, DTC CLEAR HD REG (1) L, DTC SET CYL (1) H, DTC SEEK START (1) L, or DTC RESTORE H as described above, the resultant signal encounters various delays that control the set and reset times of an S202 flip-flop. The resultant tag and bus line strobes are sent to the disk drivers shown in DWG RP10-C-DSBC along with their appropriate disk commands where they are decoded. The bus line strobes condition the gates. Then, in the middle of the bus line strobe, when the lines have had time to settle, the tag lines strobe the information down the line to the disk.




Figure 4-14 DTC Clear Attentions Command,
Block Diagram

4.8.2.6 Seek – If a DTC SEEK COM H is decoded, it ANDs with IBC SET DAR ETC DLY to set DTC SET

CYL flip-flop (Figure 4-17). When DTC SET CYL flip-flop sets, it initiates the BUS LINE STROBEs and conditions the setting of DTC SEEK START flip-flop by ~DTC BUS LINE STROBE H. DTC SEEK START (1) L is ANDed with DTC BUS LINE STROBE H in DWG RP10-C-DSBC where it is sent to the disk as DSBC UB2 L.




Figure 4-15 DTC Restore Command, Block Diagram




Figure 4-16 Tag and Bus Line Strobe Waveforms




Figure 4-17 DTC Seek Command, Block Diagram

4.8.2.7 Head Alignment in Local Mode — Hardware has been provided to allow the alignment of heads while operating in the Local mode. The flip-flop DTC READ ALL is cleared by either IBC LOCAL (0) L or IBC INITIAL CLEAR L. The flip-flop is set by the function DTC HEAD SET (1) H and DTC READ ALL EN H. This enable is generated manually by a switch at E and F 13–16 which closes to ground. The signal DTC READ ALL (1) H is, in turn, one of the many conditions that result in DTC SET READ. The signal ~DTC READ ALL EN H is made a condition of setting DTC SEARCH.

4.8.3 I/O Bus Control

The RP10-C I/O Bus Control regulates the interchange of data and control signals on the bidirectional I/O Bus lines which carry data and status information, device selection codes, and control signals between the RP10-C synchronizer and the PDP-10 processor (DWG RP10-C-IBC).

The device select code bits IC IOS03-09 L are ANDed with IBC LOCAL (0) L to yield IBC DEVICE SELECTED H and IBC DEVICE SELECTED L. If the selection bits contain the RP10-C device selection code (250 or 254) and if the RP10-C is not in Local mode, the RP10-C is selected. This is the basic activating level for all RP10-C functions. The performance of all basic instructions depends on the presence of this level.

When the READIN or RESET switch is pressed on the PDP-10 processor or when a programmed reset is issued, IC IOB RESET L is generated, which halts all motion in the RP10-C and clears all conditions that initiate an interrupt. This condition prevails until the RP10-C is reactivated by a CONO command.

In the RP10-C, IC IOB RESET L ANDed with IBC LOCAL (0) L results in IBC POWER CLEAR H and L which is used in the following ways in the device:

- 1. To direct set IBC GEN CLR.
- 2. To generate, after 1-\mu s delay, IBC CLEAR ATTN.
- 3. To assert IBC CON CLR H.
- 4. To set IBC DONE.
- 5. To set IBC STOP.
- To reset IBC LOCAL.

The IBC LOCAL START flip-flop is held in the direct reset condition when the switch panel START switch is in the 0 condition (~SWP START L), the switch panel STOP switch has been depressed [IBC STOP (1) L], and IBC BUSY is on a 0. By activating the START switch (SWP START H), the IBC LOCAL START flip-flop will set. As a result, the IBC STOP flip-flop is reset and the IBC GEN CLR flip-flop is set (if ~SWP OP00 L is present). IBC GEN CLEAR (1) L conditions the set gate on IBC LOCAL flip-flop, which can then be direct set by SWP LOCAL SET L.

4.8.4 RP10-C Read Data Separator

The Read Data Separator (RDS) is shown in DWG RP10-C-RDS. This circuit enables the controller to read information from any disk pack that has been previously recorded by an RP10-C, irrespective of drive speed differentials between time of write and time of read, or any variables that might cause the recorded data to reside on the disk in an unpredictable manner (provided those variables are within certain predetermined limits).

NOTE

Because the RP03 track density is twice that of an RP02, the heads on an RP02 cannot read a disk pack that has been recorded on an RP03.

During a Read, the RDS supplies the controller with clock pulses (via Data Window \rightarrow 0) and DATA OUT pulses (indicating that a 1-bit was read). A crystal clock is used to strobe data pulses and clock pulses at the time the data is recorded; consequently, the average frequency of data read from the disk should be constant. However, in reality it is not. Due to a phenomenon called "bit shift," timing between individual pulses varies somewhat because of speed variations in drives and a phenomenon inherent to magnetic devices termed "pulse crowding."

Figure 4-18 illustrates the effects of these variables. In A of Figure 4-18, the ideal theoretical waveforms are shown for raw data consisting of all 0s, 0s and 1s, and all 1s. In B, the effects of pulse crowding are shown where the location of a pulse just recorded will be displaced by the next recorded pulse. The pulse crowding effect becomes more pronounced the closer pulses occur to one another. Because of this effect 1) there appears to be no displacement of clock pulses when recording an all 0s data pattern, 2) there is a predictable + and - shift of clock pulses either side of 1s in an alternate data pattern, and 3) there is an unpredictable variance in clock pulses when recording an all 1s data pattern.




Figure 4-18 Sources of Jitter in Disk Playback

In C of Figure 4-18, the effect of drive speed differentials is shown on an all 0s data pattern, first with speed of write greater than speed of read, and then with the opposite conditions true. In the third waveform of C, the effect of pulse crowding has been added to a speed variation.

NOTE

The individual shifts of clocks from their normal positions vary from pulse to pulse producing an overall variance called "jitter."

There is no guarantee that an individual disk pack will always be read on the same drive on which it was written, or that the drive speed of write will be exactly the same as the speed of read even on the same drive. Therefore, a means must be provided that enables the controller to read data in a jitter environment provided the jitter does not exceed certain specified limits. The reading of this data is accomplished by a timed sampling method called "windowing" in which the controller is forced to read during a variable period of time after the average occurrence of each clock pulse. The time period is a function of the deviation of each clock pulse from normal with respect to the deviation of the previous clock pulse. A one-shot type of separator cannot be used because a single value measured from one pulse cannot be found which provides a full window for the next and only the next pulse. However, because bit shift is measured by the time difference (either plus or minus) from the time a bit was recorded, windowing can be achieved if the window generator is aligned with the time each pulse was recorded rather than on the actual pulse detected and by aligning on the average of the clock bits coming in rather than on each succeeding bit.

This averaging is achieved by the VFO clock circuit comprosing: flip-flops RDS ERR A and B, the module B410, and the analog circuit G589 or G590. In operation, the VFO clock frequency slows down before the first sync field because no pulses have been coming in. Thus, the VFO clock requires approximately 35 μ s to come up to frequency (Figure 4-19). The first sync field in the format must be approximately 350 μ s to allow frequency stabilization. The second sync field need not be as long (44 μ s) because the VFO clock is up to frequency and needs only to realign itself slightly as a result of the switching discontinuity from reading the header to writing data.




Figure 4-19 VFO Stabilization

During each sync field, the RDS must use all clock pulses received to achieve synchronization. Window generation must be disabled at these times because misalignment can mask some clock pulses. The signal RDS SYNC FIELD ENBL is generated during these periods to bypass window selection. This signal is removed after sufficient time has passed to ensure that the window is in alignment. To provide the averaging effect, the data window is toggled by the VFO clock rather than by incoming clock pulses that contain the jitter. The RDS ERR A and B flip-flops serve as a phase comparator. When these two flip-flops are in different states, correction voltage is applied to the VFO clock. The correction voltage, resulting in either faster or slower VFO operation, is determined by the flip-flop set to a 1. Neither flip-flop remains on a 1 for any length of time. When both flip-flops are on a 1, a clear pulse is generated which resets both flip-flops. Thus, the amount of time one flip-flop is on a 1 while the other is on a 0 represents the time difference between the pulses that set the flip-flops. The correction voltage that is applied forces the pulses to align.

The two set pulses are generated by RDS DIVIDE $2 \rightarrow 1$ and RDS CLOCK DLY. The RDS DATA WIND and RDS CLOCK WIND are toggled by the VFO clock through RDS DIVIDE 2, which halves the clock frequency; therefore, the comparator can control the toggling rate. The data window's edge is aligned to RDS CLOCK OUT (Figure 4-20) while the clock window is aligned to RDS DIVIDE $2 \rightarrow 1$ and the data pulse may fall anywhere within the data window. DTC SET READ L is applied to the clear inputs to ensure that the DTC READ bit is cleared when executing a Write.




Figure 4-20 RDS DATA WIND Waveform




Figure 4-21 RP10-C Read Data Separator, Block Diagram

A block diagram of the Read Data Separator is shown in Figure 4-21. The functional elements include a pulse shaper, a sync separator, a window positioner, a phase comparator, a differential amplifier/filter, and a voltage controlled oscillator (VCO). In addition, the RDS contains a frequency divider and an optimizer that loops back to control output gating of incoming data.

During the preamble or synchronization period, the input from the disk (MPX RAW DATA H) is fed to an AND gate which is enabled by the signal ~DTC RP01 ENABLE H.

The RDS CLOCK DLY H is used as a reference signal in setting RDS ERR B, while RDS DIVIDE 2 is used to set RDS ERR A. If both RDS ERROR flip-flops are set, a signal is generated that resets both flip-flops. As such, they function as a phase comparator (Figure 4-22).

The outputs of RDS ERR A and B are fed to a differential amplifier that provides control voltage for the voltage controlled oscillator (VCO). The differential amplifier is equipped with a low-pass filter that removes jitter and random frequencies in the pulse train, thereby effectively averaging the frequency of the incoming bits. Any difference in the set times of RDS ERR A and RDS ERR B appears as a differential input to the differential amplifier and causes an output to the VCO of such a polarity as to correct the error in VCO frequency, thereby synchronizing the VCO to the incoming clock bits.




Figure 4-22 RDS Error Flip-Flops Waveforms

The frequency of the VCO is set at the 1s rate component of the disk drive. VCO FAST operates at approximately 5.0 MHz for RP02 or RP03 drives. The output from the oscillator is used to complement a frequency divider flip-flop (RDS DIVIDE 2) whose 1s output, in turn, is applied to a window gating network (Figure 4-23).




Figure 4-23 Optimum Window Generation Waveforms

The RDS DIVIDE 2 (1) pulse train, which is essentially a clock window, is applied to the RDS DATA WIND and RDS CLOCK WIND flip-flops in complemented fashion through a latching arrangement of gates. The RDS DATA WIND and RDS CLOCK WIND flip-flops are reset by the separated clock pulse RDS CLOCK OUT H. On the

4-26

TE of RDS CLOCK OUT, the data window is opened and the clock window is closed. These conditions prevail until the RDS DIVIDE 2 once again transitions to the 1 state. At this time, the data window is closed and the clock window is opened.

When the data window has been generated, the delay line associated with RDS CLOCK DLY H is adjusted to set the data and clock pulses in the center of their respective gating waveforms.

4.9 RP10-C COUNTERS

The sector and word counters are described in the following paragraphs.

4.9.1 Sector Counters

The RP10-C sector counter consists of eight separate sector counters which operate independently to count sectors on eight possible disk pack drives (Figure 4-24 and DWG RP10-C-SC). Each counter utilizes the raw sector pulse train from its associated drive; a pulse that is detected by the transducer and from which index pulses have not been removed. If two pulses less than 350- μ s apart are detected, the logic interprets this as an index pulse or sector 0. This detected index pulse then forms SCC X CLR PLS H, which is used to clear the sector counter. The SCC X + 1 pulse is formed from all other sector pulses (other than at index time) and is used to increment the sector counters.




Figure 4-24 RP10-C Sector Counter, Block Diagram

4.9.2 Sector Counter Buffer

The RP10-C Sector Counter Buffer is shown in Figure 4-25 and in DWG RP10-C-SCB. The state of the selected sector counter is fed into the buffer from the multiplexer by SCB FM SC REG JAM L. This normally occurs

250 ns after the selected sector counter has changed its count. However, when IBC DOD C H is true (this is the time when the sector counter bits are being strobed onto the I/O Bus), the Sector Counter Buffer is prevented from changing. An SCB FM SC REG JAM L may have been suppressed during that time; therefore, an SCB FM SC REG JAM L is unconditionally generated on ~IBC DOD H. IBC DATAO SET L is used to update the Sector Counter Buffer with the DATAO that selects the drive. This prevents transfer of the old sector count back to the processor with a DATAI when de-selecting one drive and then selecting a new one.




Figure 4-25 RP10-C Sector Counter Buffer, Block Diagram

4.9.3 Sector Counter Control Pulses

A simplified block diagram of the RP10-C Sector Counter Control Pulses circuit is shown in Figure 4-26. The detailed logic appears in DWG RP10-C-SCC. This circuit comprises eight identical sections of logic. Each section receives the DTC SEC PLS X L for a particular drive, and produces three control signals. The signal SCC X CHANGE COUNT L is the result of inversion, pulse amplification, and reinversion. Each sector pulse is also delayed by 500 μ s, ANDed with the output of the pulse amplifier, and inverted to produce SCC0 + 1 PLS H. The output of the delay (\sim SCC X SS) is also ANDed with the inverted output of the pulse amplifier to yield SCC X CLR PLS H. These outputs are then applied to the sector counter and the Sector Counter Multiplexer.




Figure 4-26 RP10-C Sector Counter Control Pulses, Simplified Block Diagram

4.9.4 Sector Counter Multiplexer

The RP10-C Sector Counter Multiplexer (DWG RP10-C-SCM) is shown in block diagram form in Figure 4-27. The Sector Counter Multiplexer selects the outputs from one of the sector counters contained in the RP10-C (eight counters are provided; one for each drive). Selection is determined by the DAR SEL DRIVE 0-7 L signals; each DAR SEL DRIVE signal corresponds to a specific disk drive. The DAR SEL DRIVE signals also enable selection of one of the eight SCC CHANGE COUNT L signals.

4.9.5 Word Counters

The RP10-C Word Counters are shown in block diagram form in Figure 4-28 and in DWG RP10-C-WDC. The circuit contains two 3-bit ring-tail counters that count the six bits per byte and the six bytes per word being shifted. The circuit also contains a modulo-128 counter to count the number of words in each data field.




Figure 4-27 RP10-C Sector Counter Multiplexer, Block Diagram

Input is from DTC SHIFT BIT CNT L. This signal is generated in the Data Transfer Control and results from either DTC WRITE CLOCK L, DTC WRITE ENABLE L, and DTC PAR CONT (0) L; or DTC READ ENABLE L, DTC READ CLOCK PULSE L, and DTC PAR CONT (0) L.




Figure 4-28 RP10-C Word Counters, Block Diagram

· · · · · · · · · · · · · · · · · · ·	
•	

Each DTC SHIFT BIT CNT L increments the WDC BIT SHFTCT counter by 1. At the count of 5, the gated inputs to WDC WD CT +1 A & B and WDC BYTE CT +1 become enabled. The next DTC SHIFT BIT CNT sets the three flip-flops at the same time that the bit shift counter returns to 0, producing DTC BIT SHFTCT EQ 0. Setting WDC BYTE CT +1 produces an increment input to the BYTE SHFTCT counter, thus causing it to increment by 1. The three +1 flip-flops are cleared by DTC DATA CLOCK DLY and reset again at each BIT SHFTCT of 5. If WDC BYTE SHFTCT EQ 5 is true when the +1 flip-flops are set, the WDC DATA WD CT register increments by 1. Each complete cycle of the BYTE SHFTCT register increments the word counter until it reaches overflow at word 128. This produces WDC WORD COUNT EQ 0 L, which indicates the end of a particular data field.

The bit and byte count flip-flops are cleared by DTC CLEAR SHFTCT H. The word count flip-flops are cleared by WDC CLEAR DATA WD CT H, which is the ORed result of DTC SELECTED SECTOR, DTC WRITE GAP, or DTC WRITE HEADER.

4.10 RP10-C COMPARATORS

4.10.1 Header Compare and Designation Error

The RP10-C Header Comparator and the circuit that brings up a designation error are shown in Figure 4-29 and in DWG RP10-C-HCDE. Header comparison is indicated by no output (HCDE HEADER COMPARE L) from the composite AND/OR gating associated with cylinder and surface/sector comparison. The comparison operation is split in two to provide header protection by continuous monitoring of cylinder address (-HCDE CYL COMP H). Protection is realized any time a lack of cylinder comparison is combined with the completed search operation (DTC SEARCH COMP (1) L) to generate HCDE HDR READ ER H. This error condition immediately terminates operation by setting CXR SEARCH ER 2 on -DTC SRCH COMP STROB H, which fires DTC FINISH and shuts down the controller.

The states of each cylinder, surface, and sector flip-flop in the Data Address Register are individually ANDed with the opposite state of equivalent bits in the LPR. The results of each ANDing are ORed to produce an output if any bit state does not compare with its counterpart.

Logic is provided to indicate that a drive not included in the system has been designated (HCDE DRIVE DES ERROR H). The SEL DRIVE signals from the Data Address Register ar applied to an OR gate in this comparator. The input to the gate can be jumpered for any illegal drives, thereby producing an error indication if one of these drives is commanded.

The sector and surface designation error portion of this circuit contains a flip-flop for each error. These flip-flops are set by decoding the appropriate flip-flops in the Data Address Register. The error flip-flops are reset by ANDing IBC CON CLR H with IOBD28 H for sector designation error and IOBD29 H for surface designation error. The setting of each flip-flop is conditioned by the ANDing of DTC OP CODE00 (0) L and IBC SET DAR ETC DLY L. Both designation error flip-flops are cleared by IBC INITIAL CLEAR C H.

4.11 RP10-C DATA FLOW

The flow diagrams contained in Volume 2 of this manual are discussed in the following paragraphs.

4-32




Figure 4-29 RP10-C Header Compare and Designation Error, Simplified Block Diagram

4.11.1 Starting

On receipt of DATAO 250 or 254, IC IOB DATAO CLEAR generates IBC INITIAL CLEAR if IBC BUSY and CC ACTIVE are both false. The assertion of IBC INITIAL CLEAR generates CLR IBC GEN CLR if IOBD00 is false when IBC LOCAL is false. The INITIAL CLEAR signal also clears ILLEGAL WRITE, ILL COM WL BUSY, OVERRUN, DISK WD PE, DISK SEC PE, PARITY ERROR, PREVENT TERM, WRITE EVEN PAR, SEARCH ER 0–2, NON EX MEM, CHAN DATA PE, CHAN CONT PE, and CW XFER COMP in the Condition Register; the cylinder, surface, sector, and drive registers in the DAR; and the OP CODE register in the DTC. In addition, when IBC INITIAL CLEAR is asserted, it clears SET CYL, SEEK START, NO SECTOR, INDEX, SET HD ADV, CLEAR HD REG, SET HD REG, HEAD SET, CHN PLS BUF, and DTC4 C13M, also in the Data Transfer Control; and it clears IBC DONE and both sector and surface designation errors in the HCDE.

When IBC INITIAL CLEAR is generated, it results in DTC CLEAR A and B which clear AR0-17 and AR18-35, respectively. It is used also to generate DTC CLEAR SHFTCT (which, in turn, clears the bit and byte counters) and to generate the DTC CLEAR PAR PLS which results in DTC CLEAR PARITY and CLR DTC PAR CONT.

With all of the above conditions cleared, receipt of IC IOB DATAO SET results in IBC DATAO SET. If the controller is busy, IBC BUSY is set. This signal ANDed with IBC DEVICE SELECTED (true only if IBC LOCAL is false) generates the ILL COM WL BUSY condition to indicate that a command was given to the control before it finished a previous command. If the synchronizer is not busy [IBC BUSY (0)], IBC SET DAR ETC A and B is generated.

The A version of this signal loads the Drive and Cylinder Registers in the DAR and sets disable stops in the Condition Register for Disk Sector Parity Error (if IOBD24 is set), Channel Data Parity Error (if IOBD25 is set), or Disk Word Parity Error (if IOBD26 is set), and SET CXR WRITE EVEN PAR (if IOBD35 is set).

The B version of IBC SET DAR ETC sets the Surface, Sector, and Op Code Registers in the DAR. The op codes are directed to the Data Transfer Control where they are decoded into the commands listed in Table 4-1.

Table 4-1
Data Transfer Control Commands

	DTC O	P CODI	E Bits	DTC Command
	0	1	2	
	0	0	0	Read Data
	0	0	1	Write Data
1	0	1	0	Read Verify
	0	1	1	Write Header
1	1	0	0	Seek
1	1	0	1	Clear Attentions
	1	1	0	No Op
	1	1 .	1	Restore (Recalibrate)

If the decoded command is NO OP or CLEAR ATTN, the commands are executed. If the command is RESTORE or SEEK and the controller is in Local mode, IBC LOCAL START (DWG RP10-C-FCL) will assert CLR IBC SET DAR ETC DLY. If the RP10-C is not in Local mode [IBC LOCAL (0)], IBC BUSY (0) and IBC DEVICE SELECTED will assert CLR IBC SET DAR ETC DLY, which is combined with IBC LOCAL (0) to generate SET IBC LOAD ICWA. This ICWA signal then loads the initial control word address contained in IOBD27-34 into bits 27-34 of the Assembly Register.

After a 500-ns delay, SET IBC SET DAR ETC DLY generates CLR IBC LOAD ICWA and with DTC CLR ATTN clears the appropriate ATTN 0-7, as specified by IOBD27-34. If a Seek command is decoded, SET IBC SET DAR ETC DLY sets DTC SET CYL which, in turn, starts the Seek operation. If a Restore command is given, SET IBC SET DAR ETC DLY sets DTC BUS LINE STROBE directly, thus enabling DSBC UB 6 to execute the command. When a data transfer command is received (OP Code 00 on a 0), SET IBC SET DAR ETC DLY triggers CC PREVENT TEST. If HCDE SEC DES ER is asserted at this time, 1→HCDE SEC DES ER results. If HCDE SURF DES ER results. Either of these conditions raises DTC FINISH, thereby terminating operation.

When CC PREVENT TEST fires, it starts the 1-µs CC PREVENT TEST TIMEOUT. At the end of this delay, the conditions for CC PREVENT START are checked. The channel will not start (CC PREVENT START) if a drive designation error has been detected (HCDE DRIVE DES ERROR), the power supply voltage has dropped [CXR PS FAIL (1)], a sector designation error has been indicated (HCDE SEC DES ER), the disk is not ready (CXR DISK NOT RDY), or a surface designation error has been detected (HCDE SURF DES ER). In addition, the channel will not start if the drive is in Read Only mode (DSBC SEL UNIT RD ONLY) and either of the two write conditions has been commanded [DTC OP CODE 00(0) ∧ DTC OP CODE 02 (1)].

If CC PREVENT START is true, IBC DONE and IBC GEN CLR are both set. This condition generates CXR PI ENABLE (if IBC BUSY and IBC LOCAL are both false) and clears DIS DSPE STOP, DIS CDPE STOP, and DISABLE DWPE STOP in the Condition Register. If CC PREVENT START is not true, IBC BUSY and CC ACTIVE BUF are set. This condition sets CC ACTIVE after 40 ns, if IC CHAN STARTED is on a 0 (proceed on DWG RP10-C-FCCC to start the channel). In addition, the combination of IBC BUSY (1) and CC ACTIVE BUF (1) sets DTC CLEAR HD REG if DTC OP CODE 00 is false, thereby clearing and setting the Head Register in the drive as shown in DWG RP10-C-FCDC.

If CC ILLEGAL WRITE is asserted at the time of CC PREVENT TEST TIMEOUT, CXR ILLEGAL WRITE is set.

4.11.2 Recognizing Headers

CC ACTIVE BUF sets as a result of CC PREVENT TEST H and ~CC PREVENT START to indicate that the RP10-C is ready to assume control of the data channel as soon as the channel is free. If CC CHAN STARTED is on a 0 (indicating that no device further down the chain is accessing the channel), CC ACTIVE sets. This condition results in CC CHAN START OUT and, when the channel is ready, it sends IC CHAN BUSY IN to the RP10-C. At this point, the RP10-C has control of the data channel and asserts CC STRT SCH.

Assertion of CC STRT SCH sets DTC SEARCH and the RP10-C then waits for the first sector pulse. On receipt of the sector pulse, DTC SECTOR DLY H is triggered. This delay allows the Drive Head Register to increment during multiple surface data transfers (Paragraph 4.11.6). The delay then triggers a 350- μ s delay (DTC SEARCH SYNC) which sets READ REFUSE. When READ REFUSE sets, it turns on the read circuitry (Paragraph 4.11.5). The separator's window is bypassed during this time, but after the delay times out, DTC READ HEADER is conditioned for setting by detection of a 1-bit and the window bypass is removed.

The 36 bits following the 1-bit are read into the LPR (Paragraph 4.11.7), and when a full word has been loaded, the byte counter and bit counter return to 0. At this time, DTC PAR CONT sets, indicating that the parity bit is about to be read. The clock pulse following the parity bit clears PAR CONT (Paragraph 4.11.10), and when parity control clears, DTC SRCH CMPR STRB is triggered. This strobe has a 600-ns delay to allow for gate delays throughout the compare circuitry. When it times out, DTC SRCH COMP is set if no parity error occurred and the headers compare. The headers are checked via HCDE COMPARE signal which determines if the address bit is a 1 and the data bit a 0, or the address bit is a 0 and the data bit a 1. If either of these conditions is true for any bit

between 17 and 35, HCDE HEADER COMP is false. The data bits in the LPR are checked against the address bits in the DAR. If they compare, DTC SRCH COMP sets, and DTC SEARCH clears. If they do not compare, DTC SEARCH remains set. An R302 delay is fired unconditionally (44 μ s), producing BETA GAP. The BETA GAP bypasses window selection in the separator to allow resynchronization of the separator. This is necessary due to the discontinuity between the header portion, which is written once, and the data portion, which can be written any time on any drive. At this point, the flow changes to either a read or a write.

4.11.3 Reading Data

When DTC SRCH COMP STRB times out (after the header has been read), it sets READ GAP. However, if DTC SRCH COMP did not set, DTC READ GAP clears when BETA GAP times out and the controller waits for the next sector pulse. If DTC SRCH COMP did set, READ GAP remains set, and the detection of the first 1-bit then sets READ DATA. After 200₈ words are read with parity (Paragraph 4.11.7), DTC READ LPR sets, and the next 37 bits are exclusive-ORed into LPR 0-35 and LPR 36 (Paragraph 4.11.10). When DTC PAR CONT switches to a 0, indicating that the 37th bit has been read, DTC READ LPR clears, thereby setting DTC GAP and triggering a 600-ns delay. The delay, in turn, sets CXR DISK SEC P E if any LPR bit is not on a 1.

4.11.4 Writing Data

After SEARCH COMP has been set, the transition of DTC READ HEADER to 0 sets DTC WRITE GAP after a delay of 3 μ s. This delay ensures that the first bits written will not destroy the last few bits of the header. When WRITE GAP sets, the controller writes 0s onto the disk without parity. After four words of 0s have been written, WRITE DATA is set, and parity control switches to a 1. Parity is then written for the last sync word (this parity bit is the 1-bit that sets READ DATA during a Read operation). After 200_8 words of data are written (Paragraph 4.11.8), DTC WRITE LPR sets, and the contents of the LPR are written on the disk. The controller then writes a second LPR as guard bits and, after this has been done, DTC GAP sets. The DTC ERASE flip-flop, which controls erase current in the drive, is turned off $20~\mu$ s after writing has stopped to allow data that was written to pass under the erase heads before they are turned off.

4.11.5 Commanding the Drive

Drive commands and data are sent out on the same eight bus lines. Three tag lines indicate whether the information on these lines is data or commands. The information on the bus lines is strobed into the drive by bringing up the tag signal in the middle of the command. The only exceptions to this are Read and Write commands. When either of these commands is issued, both the bus line and tag line remain true throughout the time that read or write is true. These commands are executed by making SET WRITE or SET READ true by ORing the various Write flip-flops or Read flip-flops.

NOTE

All Read or Write flip-flops are cleared by the next flip-flop transition to a 1 state. This ensures that SET WRITE or SET READ do not momentarily go false if one flip-flop should be slow.

4.11.6 Reading Multiple Sectors

Multiple sector reads are performed only in On-Line mode (not Local). During on-line operations, normal terminations are performed via the channel going ~BUSY. If the channel stays active after transferring a sector, the RP10-C continues reading. When DTC SRCH COMP STRB H is fired, if the cylinder portion of the succeeding header was read incorrectly, CXR SRCH ER 2 is set. This causes DTC FINISH to fire and shut down the controller.

If the last sector read was sector 9, the controller moves down one surface. An Advance Head command to the drive, which increments the drive's Head Register by 1, accomplishes this move. The controller enables to determine which sector it is reading or writing after the first sector; therefore, the program must keep track of surfaces and sectors. After reading sector 9, an index pulse occurs that sets DTC INDEX. The next sector pulse then sets DTC ADV HEAD, which increments the drive's Head Register. If reading is initiated on sector 9, the index pulse occurs before DTC SRCH COMP sets and DTC INDEX is set by DTC SRCH COMP.

NOTE

The index pulse occurs within 500 μ s of the sector pulse for sector 9, and not for sector 0.

If the heads are advanced when the drive is on the last surface, the drive sends back EOC (End-of-Cylinder), which terminates operation.

4.11.7 Loading Words

- 4.11.7.1 Header Words When DTC READ HEADER sets, header bits are shifted into the SR, and the bit counter is incremented (the bit counter is a counter that returns to 0 after six counts). When the bit counter returns to 0, the SR is loaded into the LPR (it is actually an exclusive-OR operation, but the LPR has already been cleared). The byte counter is incremented each time the bit counter returns to 0. When the byte counter returns to 0, the word counter is incremented. When the byte and bit counters both return to 0, a full header word has been read.
- 4.11.7.2 Data Words Data words are loaded in the same fashion as header words except that they are loaded into the AR as well as the LPR. Each time the AR is full, the RP10-C issues a device pulse indicating to the channel that data is on the lines. The channel responds with a channel pulse when it is ready to receive another word. DTC SUPR BUF LD is used to prevent the buffer from being loaded during the first byte of data, because the byte counter is on a 0. Each parity bit is exclusive-ORed into LPR 36.

4.11.8 Transferring Words

- **4.11.8.1** Write Header The header words are loaded into the SR and SR BUF directly from the AR. The bit, byte, and word counters function exactly as they do in reading.
- 4.11.8.2 Write Data Each data word is loaded into the AR by a channel pulse, only after a device pulse has been issued to the data channel indicating that the RP10-C is ready to receive that word. The LPR is loaded only from the SR BUF.

4.11.9 Writing Headers

The Write Header command starts with sector 0 and writes around the pack. It is impossible to write any sector without first having written sector 0. This is mainly a software function. The controller starts writing on the sector following index and writes 36-bit words continuously until the second sync field has been written, at which time the Write Data mode is entered. The controller writes without parity; if parity were used, the sync field would contain 1s. Thus, because the header is checked for correct parity, the first bit of the first word following the header word appears as the parity bit. The software must calculate parity and supply the correct bit. This operation continues for each sector.

4.11.10 Generating Parity

The PARITY CONTROL flip-flop toggles to a 1 each time 36 bits have been read, except during the sync zones, which are indicated by READ REFUSE (1), READ GAP (1), WRITE HEADER (1), or WRITE GAP (1). The PARITY flip-flop is toggled for each 1-bit read or written. If this flip-flop is on a 0 at the end of 36 bits (PARITY CONTROL \rightarrow 1), a 1 is written.

During Read, the parity bit toggles both the PARITY flip-flop and the LPR 36 flip-flop. This operation is required because LPR 36 (parity bit of LPR word) is read differently than it is written. LPR 36 is written as the parity of the LPR word but is read as the exclusive-OR of the parity bits of all the data words.

4.11.11 Terminating

All terminations occur when DTC FINISH is generated. Gate conditions that fire DTC FINISH are listed below by triggers. Each gate indicates a different condition.

- 1. CXR SEARCH ERR 2(1) Indicates either that three index pulses have been received since attempting to read a header and, therefore, the header can not be found or read; or that the header was misread during a multi-sector transfer.
- 2. CXR ILL WRITE (1) Indicates that a Write operation was commanded on a write-locked drive.
- 3. CXR DISK NOT RDY Indicates that the controller tried to communicate with a drive that was not ready. A File Unsafe condition will cause this termination.
- CXR DISK SEC P E Indicates that a disk sector parity error occurred, and that the stop disable was not set.
- CXR DISK WD P E Indicates that a disk word parity error occurred, and that the stop disable was not set.
- 6. IBC CONSET Indicates a programmed halt.
- 7. HCDE SURF DES ER (1) Indicates that the Data Transfer command specified a non-existent surface.
- 8. DTC GAP(1) \(\Lambda\) (CC ACTIVE (0) \(\nabla\) CC INHIBIT (1) \(\nabla\) CXR PS FAIL) The combination of these conditions terminates all Write operations and normal Read operations. DTC GAP prevents termination until the controller is between sectors. It terminates if CC ACTIVE (0) (data transfer complete), CC INHIBIT (1) (overrun or channel data parity error), or CXR PS FAIL (1) (power supply failure) are true. The presence of CC PREVENT TERM 0 prevents termination during a Write when the RP10-C has received the last word to be written and is in the sector gap.
- 9. DSBC SEL UNIT E O CYL Indicates that a data transfer did not terminate via the data channel before the drive Head Register was incremented past its last surface.
- 10. CC ACTIVE (0) ∧ CHN PULS BUF (0) Indicates that channel access was lost and gained prior to receiving the first channel pulse.
- 11. HCDE SEC DES ER (1) Indicates that the Read command specified a non-existent sector.
- 12. CXR ERR DET (1) Indicates that a defective track has been detected while in the Read Verify mode.

CHAPTER 5 MAINTENANCE

5.1 INTRODUCTION

Maintenance of the RP10-C conforms to the accepted maintenance procedures of all electronic equipment presently in use; i.e., an optimum amount of preventive procedures, performed on a routine schedule, can eliminate many costly equipment breakdowns and can forecast failures before they occur. When a specific item does fail, the design of the equipment allows for quick replacement of modular elements, thus restoring the main equipment to service in a minimum of time. A design objective of the RP10-C Disk Pack Synchronizer is to provide a dependable and relatively maintenance-free assembly. This chapter contains both preventive and corrective maintenance procedures.

5.2 PREVENTIVE MAINTENANCE

Preventive maintenance consists of tasks performed at periodic intervals to ensure proper equipment operation and minimum unscheduled downtime. These tasks consist of visual inspection, operational checks, adjustment, and replacement of marginal components.

The preventive maintenance schedule depends on the environmental and operating conditions that exist at the installation site. Table 5-1 lists a recommended preventive maintenance schedule for normal environmental and work load conditions. Relatively extreme conditions of temperature, humidity, dust, and/or abnormally heavy work loads demand more frequent maintenance.

Table 5-1
RP10-C Preventive Maintenance Schedule

Interval	Task
Daily	No formal daily maintenance is required.
Weekly	1. Check all fans and blowers for rotation.
	2. Check all filters and clean or replace as necessary.
Bi-Weekly	No formal bi-weekly maintenance is required.
Monthly	Replace defective indicators and indicator drivers.
Bi-Monthly	Verify Read Data Separator window alignment (Paragraph 5.3.3.1).
Quarterly	1. Run Diagnostic DCRPA (formerly D5Mx) one pass on each drive.
	2. Run Diagnostic DCRPB (formerly D5Nx) for 15 minutes.

Table 5-1 (Cont)
RP10-C Preventive Maintenance Schedule

Interval	Task
Tri-Annually	Check the margins for the RP10-C and its companion DF10 (refer to Tables 5-5 and 5-6 for margin specifications).
Semi-Annually	1. Ensure that all ground connections are secure.
	2. Check all filter capacitors for leakage.
	3. Check all fans for oil leakage.
	4. Check the RP10-C delays (refer to Table 5-4 for delay specifications).
	 Check for dirt or oil buildup on the modules in the lower row of the cabinet. Clean the modules, when necessary, using Freon and a stiff toothbrush.
	6. Check the power supply voltages and measure the ripple content (Paragraph 5.2.1.3).
	7. Check the output of all W102 modules in the RP10-C by reading and writing a pattern of all 1s using diagnostic DCRPC (formerly D50x) with DDT capability. The output pulse should be greater than 80 ns in width and should have good leading and trailing edge characteristics. Note that this procedure is very beneficial and will locate parity errors which would otherwise go undetected.
Annually	No formal annual maintenance is required.

5.2.1 Preventive Maintenance Procedures

Preventive maintenance procedures for the RP02 and RP03 Disk Pack Drives are not included in this manual. For these procedures refer to the vendor maintenance manuals supplied with the equipment.

- 5.2.1.1 Mechanical Checks Inspect the RP10-C periodically as follows:
 - 1. Visually inspect the unit for general condition.
 - 2. Clean the interior and exterior of the cabinet using a vacuum cleaner or clean cloth moistened in nonflammable solvent.
 - 3. Inspect all wiring and cables for cuts, breaks, frays, deterioration, kinks, strain, and mechanical security. Tape, solder, or replace any defective wiring or cable covering.
- 5.2.1.2 Test Equipment Required Maintenance activities for the RP10-C require the standard test equipment and special materials listed in Table 5-2, in addition to standard handtools, cleaners, test cables and probes. Special test equipment required for any adjustments are given as part of the adjustment procedures.
- 5.2.1.3 Electrical Checks Perform the power supply output checks described in Table 5-3. Use a multimeter to make the output voltage measurements with the normal load connected. Use an oscilloscope to measure the ripple content on all dc outputs of the supply. Voltage measurements should be made at the logic racks. The +10 and -15 Vdc power supplies are not adjustable; therefore, if any output voltage or ripple content is not within specifications, consider the power supply defective and initiate troubleshooting procedures.

Table 5-2
Test Equipment Required

Equipment	Manufacturer	Designation
Multimeter	Triplett or Simpson	Model 630-NA or 260
Oscilloscope	Tektronix	Type 453
Clip-on Current Probe	Tektronix	Type P6016
X10 Probe	Tektronix	P6008
Recessed tip, 0.065 in. for wirewrap terminals	Tektronix	206-052
Hand Unwrapping Tool	Gardner-Denver	500130
Hand-Operated Wire-Wrap Tool with a 26263 bit for 24 AWG Wire and 18840 Sleeve	Gardner-Denver	14H1C
Module Extender	DEC	Type W980
Diagnostic Self-Test Routine	DEC	MAINDEC-10-DCRPA MAINDEC-10-DCRPB MAINDEC-10-DCRPC MAINDEC-10-DCRPD MAINDEC-10-DCRPE

Table 5-3
Power Supply Output Checks

Measurement Terminals at Power Supply Output	Nominal Output (Vdc)	Acceptable Output Range (V)	Maximum Output Ripple (mVrms)
Red (+) to Black (-)	+10	+9.5 to 11.0	800
Black (+) to Blue (-)	-15	-14.5 to -16.0	100

NOTE This power supply is the Type 728 (728A for 50 Hz) located at the bottom of the RP10-C rack.

5.2.1.4 Electronic Checks – Perform the following electronic checks.

- 1. Critical Delays Check the critical delays in the RP10-C every six months to determine that they are still within specified tolerances. These delays are listed in Table 5-4. Replace or adjust any modules that are found to be defective.
- 2. Margins Check the margins for the RP10-C and its companion DF10 every six months. Refer to the margin check paragraph in the KA10 Central Processor Maintenance Manual, Volume 1, and to Tables 5-5 and 5-6.

NOTE

Before margining the RP10-C, remove power and remove the W505 (PS FAIL) Module at location M02. Replace the module after margining.

Table 5-4
RP10-C Critical Delay Modules

Print Name	Loc	Delay Time	Card Type	Loc	Type of Delay	Input Pin	Output Pin
CC1	В3	50 ns	B311	J04	F	L	N
CC2	В6	250 ns	B311	K12	F	L	N
CC2	B5	250 ns	B311	J07	F	L	N
CC2	В2	1 μ s	R302	J09	F	N	V
CXR	C5	600 ns	R302	H27	F	Е	M
DTC2	D5	50 ns	B311	D01	F	L	N
DTC2	C2	400 ns	R302	F04	V	Е	M
DTC2	C3	50 ns	B311	H26	F	L	N
DTC2	В8	50 ns	B311	F19	F	L	N
DTC3	D6	20 μs	R302	F11	F	Е	M
DTC3	C6	1 μs	R302	F30	F	Е	M
DTC3	C5	1 μ s	R302	F30	\mathbf{F}^{-}	N	l v
DTC3	В4	1 μs	R302	H27	F	N	l v
DTC4	C5	1.5 μs	R302	F04	V	N	V
DTC4	C3	75 μs	R303	D21	F	V	D
DTC4	B2	*	R401	D04	V	S	D
DTC5	A4	600 ns	R302	H25	F	√ N	V
DTC6	В3	200 ns	B311	K28	F	L	N
DTC6	B4	250 ns	B311	K27	F	L	N
DTC6	A3	100 ns	B311	E02	F	L	N
DTC6	D7	**	B312	S17	V	L	N
DTC7	C6	3 μs	R302	F31	F	Е	M
DTC7	C5	88 μs	R302	F32	v	E	M
DTC7	C5	44 μs	R302	F32	\mathbf{v}	N	V
DTC7	A 7	10 μs	R302	F31	F	N	V
DTC7	A6	350 μs	R302	Ĵ09	v	E	M
IBC	В4	1 μs	R302	F11	F	N	V
IOB2	D4	100 μs	R302	B20	F	E	F
IOB2	C2	2 μ s	R302	B20	F	N	V
IOB2	B4	500 ns	R302	H25	V	Е	M
SCB	C5	150 ns	B311	N30	v	L	N
SCC	D7	500 μs	R302	H29	F	Ε	M
SCC	D3	500 μs	R302	L29	F	Е	M
SCC	C7	500 μs	R302	H29	F	Е	M
SCC	C3	500 μs	R302	H31	F	E	M
SCC	В7	500 μs	R302	H30	F	E	M
SCC	В3	500 μs	R302	H32	F.	E	M
SCC	A 7	500 μs	R302	H30	- F	E	M
SCC	A3	500 μs	R302	H32	F	Е	M

*See print
**Not applicable

F = Fixed delay V = Variable delay

Table 5-5 **DF10 Voltage Margins**

		Vol	ltage	
Rack Row	+	10V	-15V	V
	Low	High	Low	High
A	2.5	17.5	-18	-12
В	2.5	17.5	-18	-12
†††C	3.0	17.5	-18	-12
†D	3.5	17.5	-18	-12
E	2.5	17.5	-18	-12
††F	6.0	17.5	-18	-12
††H	6.0	17.5	-18	-12
J	2.5	17.5	-18	-12
K	2.5	17.5	-18	-12
L	2.5	17.5	-18	-12
	1			

Table 5-6 **RP10-C Voltage Margins**

		Vo	ltage		
Rack Row	+1	1 0V	−15V		
	Low	High	Low	High	
A	2.5	17.5	-18	-12	
В	2.5	17.5	-18	-12	
C	2.5	17.5	-18	-12	
D	2.5	17.5	-18	-12	
E	2.5	17.5	-18	-12	
F	2.5	17.5	-18	-12	
H	2.5	17.5	-18	-12	
†J	6.0	17.5	-18	-12	
K	2.5	17.5	-18	-12	
L	2.5	17.5	-18	-12	
† M	6.0	17.5	-18	-12	
††N	6.5	14.0	-18	-12	
†† P	6.5	14.0	-18	-12	
††R	6.5	14.0	-18	-12	
†††S	7.5	15.0	-18	-12	
††† T	7.5	15.0	-18	12	

[†]The B130 Modules limit the +10V margins of panel D. ††The B685 Modules limit the +10V margins of panels F and H. †††The R303 Module for NON-EXMEM limits the +10V margins of panel C.

[†]B685 limits +10V margins of panel J. ††W591 and W692 limit +10V margins of panels N, P, and R. †††B410 limits +10V margins of panels S and T.

5.3 CORRECTIVE MAINTENANCE

The logic descriptions provided in this manual permit the use of standard troubleshooting techniques for isolating the trouble quickly and efficiently. For economical maintenance under most conditions, replace the inoperative module with a spare module and return the defective module to DEC for repair or replacement.

5.3.1 General Corrective Procedures

Before beginning troubleshooting procedures, ensure that the PDP-10 processor, the DF10, and I/O interface are operating properly. Refer to the specific maintenance manual to determine the status. Also examine the maintenance log to determine if the fault has occurred before and note what steps were taken to correct the condition. Note also if a cyclic condition has occurred. Visually inspect the physical and electrical security of all cables, connectors, modules, and wiring. Check the indicator lamps for operation and their glass covers for cleanliness. In particular, check the security of ground connections between racks. Faulty grounds can produce a variety of faults.

5.3.2 Diagnostic Testing

DEC provides special diagnostic programs (MAINDECs) to assist in localizing faults within the equipment. Functionally, the programs fall into two categories: test and reliability. Test programs isolate genuine go/no-go type hardware failures that are easily recognizable, while the reliability programs isolate failures that are more difficult to detect because they are marginal in nature and/or occur infrequently or sporadically. The family of test programs are written so that, when run successively, they test the equipment beginning with small portions of the hardware and gradually expand until they involve the entire machine. To accomplish this, they are built around instructions and portions of instructions whose demands on equipment capabilities progress from simple transfers and skips to the most involved data manipulations and computations. As portions of the system are proven operable, they become available to succeeding tests for use in checking out unproven portions of the machine.

To perform a diagnostic routine on the RP10-C alone, run tests MAINDEC-10-DCRPA and MAINDEC-10-DCRPB. If the RP10-C is operating correctly, both tests should run without failure.

5.3.2.1 Vibration Tests — Many malfunctions can be located by performing a voltage margin check while running diagnostics. The RP10-C should be margined while running DCRPA or DCRPC. The associated DF10 should be margined while running DCRPB. In addition, a vibration test may be performed while margining the RP10-C and DF10 together.

5.3.3 Adjustment Procedures

The following adjustment procedures must be performed when it has been determined by diagnostics and trouble-shooting techniques that a specific element is at fault but does not need replacement.

5.3.3.1 Read Data Separator Calibration — If parity errors are occurring from random drives, surfaces, or bits, the Read Data Separator (RDS) could be at fault. This failure can be caused by a bad module or by poor alignment. If it is determined that a module is at fault, the module should be replaced with one known to be good; otherwise, the following procedure should be performed. The purpose of this calibration procedure is to adjust the variable elements of the RDS so that data being read from the disk pack drive is correctly separated into data bits and clock bits under all combinations of bit shift and speed variations from the drive, and worst case circuit conditions in the RDS.

The calibration procedure uses the crystal clock in the controller, and a drive is not required in order to set up the Read Data Separator. The jumpers connected in Steps 2 and 3 of the procedure ensure that all necessary signals are present.

Equipment required for this calibration procedure is as follows:

- 1. Dual-trace oscilloscope, Tektronix Type 453, Tektronix Type 454, or equivalent.
- 2. Two 10x oscilloscope probes fitted with short (i.e., 3-in. or less) grounding leads.
- 3. Jumper leads, 6 red jumpers (4-in.) and 1 yellow/white jumper (24-in.).

NOTE

The differential delay between probes should be less than 2 ns. This should be checked by connecting both probes to a convenient waveform (e.g., T22 H), setting the oscilloscope time base to 5 ns/div. (10 ns/div., if using 453) and measuring the delay between the channels at the -1.5V level.

The following calibration procedure must be strictly adhered to. Make all adjustments as precisely as possible.

Step	Procedure
1	Remove Module Type B152 at location 1J29, B133 at location 1P25, and B133 at location 1R25.
2	Connect the following pins to ground:
	 a. E32D (DTC RP01 L) b. C10F (DTC READ HEADER (1) H) c. L22N (DTC WRITE HEADER (1) H) d. L24N (DTC READ CLOCK PULSE L) e. S15 J (DTC BETA GAP H)
3	Connect K24U (CRYSTAL CLOCK OUTPUT, 400-ns period) to S25J (RDS DATA INPUT).
4 .	Set oscilloscope to trigger internally from channel 1; set vertical sensitivity to $1V/div$. and time base to 50 ns/div. negative trigger.
5	Connect channel 1 to T22H and adjust lower potentiometer on module B410 in location T22 until negative-going pulse width on oscilloscope is 50 ns measured at -1.5V points.
6	Connect S25E (MPX RAW DATA H) to ground, place channel 1 on T29V, set for positive trigger, and adjust module B312 at location T29 until width of the pulse to ground is 50 ns measured at -1.5V points. Remove ground on S25E.
7	Connect T22V to ground.
8	Connect channel 1 to T22H. Set time base for 100 ns/div. Adjust upper potentiometer on module B410 in location T22 until pulses occur at intervals of 200 ns. Remove ground on T22V.
9	Connect channel 1 to S24L and channel 2 to S24V. Adjust B312 at location S24 until the delay between S24L and S24V is 80 ns.
10	Connect channel 1 (only channel 1 is needed) to S28P and adjust B312 at location T25 until the square-wave seen at S28P is 200 ns to -3V and 200 ns to ground.
11	Set oscilloscope to 1V/div. Set to negative trigger, internally from channel 1. Set the time base to 10 ns/div. for A453 and 5 ns/div. for A454.

12

Connect channel 1 to S32M and channel 2 to T30H. Adjust B312 in location S24 until the falling edge of channel 1 waveform is aligned with the rising edge of channel 2. Measure at -1.5V (Figure 5-1).




Figure 5-1 RDS Waveform No. 1

13

Set time base 20 ns/div. and connect channel 1 to M30S. Adjust calibrate control on time base until the pulses are exactly 10 divisions apart on the oscilloscope face measured at -1.5V points. (If the pulses cannot be adjusted to 10 div apart, repeat using 50 ns/div. range setting.)

NOTE

The time base is now calibrated on this range to be 20 ns/div. Do not move the calibrate control or the range (time/div) control for the remainder of the procedure unless instructed to do so.

14

Connect channel 1 to S32M (RDS CLOCK WIND (0) L), set for negative trigger, connect channel 2 to S32L and adjust B312 module at location T25 until the delay between the negative-going edge of channel 1 and channel 2 is equal to 105 ns measured at 1.5V point (Figure 5-2).




Figure 5-2 RDS Waveform No. 2

15

With channel 1 connected to T24D [RDS ERR A (0) H], channel 2 connected to T24N [RDS ERR B (0) H], and time base set for 50 ns/div., adjust the upper potentiometer on module B410 in location T22 until the waveforms seen on channel 1 and channel 2 are exactly the same. ("Exactly", in this context, means within the limits of oscilloscope resolution and operator ability.)

Step	Procedure
16	Remove the following jumpers:
	E32D to ground
	C10F to ground
	L22N to ground
	L24N to ground
	S15J to ground
	K24U to S25J
17	Replace the module Type B152 at location 1J29, B133 at location 1P25, and B133 at

The following adjustments are performed in the preceding calibration procedure:

Step 5 adjusts the output pulse from B410 to a width of 50 ns.

location 1R25.

Step 6 adjusts the delay line in T29 so that incoming pulses, which are 70 ns \pm 15 ns, are standardized to a 50-ns pulse width before being fed to the remainder of the RDS circuitry.

Step 7 adjusts the variable input resistor of the B410 clock to a setting at which a phase lock condition can be obtained in the phase lock loop. This phase lock loop consists of the B410 voltage controlled oscillator, phase error comparator flip-flops (called RD RDS ERR A and RDS ERR B), and a differential error amplifier and filter G589 or G590.

Step 10 adjusts the delay which is used to set the data and clock pulses correctly with respect to their gating waveforms. The gating waveforms are generated by the flip-flops S28 and T32, and ensure that all data bits are gated out of S32H (RDS DATA OUT H), and all clock bits are gated out of S32N.

Step 14 adjusts the setting of the variable input resistor in B410 so that the phase lock loop achieves its lock with a phase error of zero degrees between the internal oscillator (B410) and the incoming serial stream of data and clock bits.

Step 15 finally adjusts the width of the gating waveform which is used to gate the data bits and clock bits.

5.3.4 General Troubleshooting Guides

The following paragraphs contain suggested methods of correcting recurring problems. Also refer to DEC Tech Tips, published periodically.

5.3.4.1 Disk Pack Compatibility – To determine if two disk packs are compatible, run CTEST and swap packs as directed. If any errors occur, the drives are considered to be incompatible.

NOTE

Before running compatibility tests, the drive should have passed all diagnostics with a pack formatted on that drive.

If the drives are found to be incompatible, they should be aligned as described in the vendor maintenance manual.

CAUTION

C.E. (Customer Engineering) Packs are *not* indestructable. Their specially recorded track can be destroyed rendering the pack unusable. Extreme care should be exercised in their use. C.E. Packs should only be used when aligning heads or checking head alignment. They should *never* be used for any other troubleshooting or alignment procedures.

To perform a head alignment with the RP10-C in Local mode, proceed as follows:

Step	Procedure			
1	Turn the Read All switch to the ON position. This switch is located on the module wiring at location E-F, 13-16.			
2	Do a normal Read with an op code equal to 0_8 and the desired head addressed via the SURFACE 0-4 switches on the RP10-C control panel.			
3	To select another head:			
	 a. Depress STOP b. Depress CLEAR c. Select new surface address d. Depress START 			
4	When alignment is completed, return the Read All switch to the OFF position.			

5.3.4.2 Proper Use of C.E. Packs — The following procedure should protect and may extend indefinitely the usable life of C.E. Packs. For both RP02 and RP03:

Step	Procedure			
1	Do not connect the tester until all power has been removed from the drive.			
	CAUTION Before cables are removed, all power must first be removed from all drives (via S1) as well as from the RP10-C. Failure to do so can result in damage to the steering diodes in the power sequencing network.			
2	Set the drive to READ ONLY condition.			
	CAUTION Always disable write amp by switching to READ ONLY before using C.E. Packs to ensure safety of specially recorded elliptical tracks.			
3	Apply power to drive the S1, then apply power to the tester.			
4	Press UNIT DESELECT on tester.			
	NOTE This step is necessary to prevent accidental writing over the test track, which would effectively destroy its usefulness.			

When a C.E. Pack is used on a drive, the READY signal will not occur. Therefore, jumper the proper test point to ground. This indicates to the drive logic that an index pack is being used, instead of a sectored pack.

5.3.4.3 Search Errors — Search errors can be caused by a variety of conditions. A known formatted pack should be run. If search errors occur on only specific surfaces of a drive, the read logic should be checked. If search errors occur from all drives, the RDS operation should be checked. To do this, sync off J09M (DTC SEARCH) going high and view L21N (DTC READ BIT). This bit should be on a 1 for approximately 100 μ s. If DTC READ BIT is not on a 0 after 100 μ s, or if it never transitions to a 1, the separator is at fault. However, if READ BIT performs correctly the Header Compare, LPR, Header Read Control, or Shift Register is at fault.

5.3.4.4 Parity Errors — If parity errors occur from one drive, the read or write logic in that drive should be checked. If all parity errors occur from word 0, the RDS Sync Field Enable is probably not being produced. If errors do not exhibit a repetitive pattern, the RDS may be at fault. If an AR bit is faulty, this is particularly easy to see and scope in Local mode. Remember that the RP10-C tries to read headers three times before terminating; therefore, the separator's operation can be quite marginal before search errors occur.

5.3.4.5 Failure to Restore — If the Memorex drive fails to restore, the logic can be checked by moving the actuator by hand. Proceed as follows:

Step	Procedure
1	Connect the off-line tester.
2	Remove power from the bobbin.
3	Install a jumper to prevent T2 from becoming true (Seek Incomplete).
4	Wiggle the head assembly at full forward stop. This gives a forward velocity signal that is needed to complete the restore sequence. The code 202 should now be seen in the cylinder address lights (force count).
5	Move the coil backwards by hand. Observe that the Address Register counts down.
6	When address reaches 0, the detent should pick.
	NOTE The address might not reach 0 because the pull may not be smooth, causing a tooth to be counted more than once.

5.3.4.6 Cleaning – For trouble-free operation take the same environmental care as indicated for tapes (PDP-10 System Reference Manual). In particular, the heads and the packs should be kept clean.

Materials and equipment needed for cleaning are as follows.

- 1. Lint-free wipers (cloth or paper), such as Kimwipes Type 900-S, Stock No. 3415 (about 8 x 5 in.)
- 2. Isopropyl alcohol, at least 90 percent, such as Merck or NF (99 percent by weight) or Lilly (91 percent by volume)

NOTE

Store alcohol in its original container or in a glass jar.

- 3. Q-tips and pipe cleaners
- 4. Wooden tongue depressors, $6 \times 3/4$ in.

NOTE

Do not use plastic depressors (the alcohol softens them).

- 5. A high-intensity light or other strong light source
- 6. A piece of white cardboard or stiff paper (8-1/2 x 11 in.)

Inspect the heads for dirt accumulation at least twice monthly (weekly for around-the-clock operation). When necessary, clean them carefully with a Q-tip soaked in alcohol, and clean out the two holes in each head with a pipe cleaner, also soaked in alcohol. Keep all cabinet and pack filters clean and fresh. Dirty heads can be caused by poor head flight due to poor air flow through the pack or cabinet. Always replace a single head that collects dirt while others in the same drive remain clean.

Do not clean all of the packs at an installation just for the sake of cleaning them. If a pack is subject to random errors, or if vital information that is not duplicated elsewhere cannot be retrieved, and the problem is not alleviated by cleaning the heads, then clean the pack. In any event, depending on environmental conditions, test all packs every few months by cleaning a couple of surfaces at random in each; clean all surfaces in any pack in which dirt is discovered.

To clean a pack, mount it on a drive from which the upper case panels have been removed or on a free-standing spindle mechanism that allows the pack to be turned by hand with the cover removed. Place the light with the white cardboard as a background so that plenty of light shines into the pack. Follow this procedure for cleaning each surface.

Step	Procedure		
1	Position the light so the surface is clearly visible.		
2	Wrap a fresh wiper around a depressor with wiper extending 3/8 in. beyond the wood at one end.		
3	Soak one side of the wrapped depressor with the alcohol (be sure to wet the full width of the depressor).		
4	Spin the pack by hand at $40-60$ rpm (use the flat top surface of the plastic bezel on the top of the pack).		
5	With the pack spinning, insert the prepared depressor with the protected end toward the center, and press the wet side against the surface. Maintain the pack spin while applying about 5–10 pounds pressure against the surface; wet the surface across the full width of the tracks. The pressure may be lightened as the surface dries, but be sure to keep the wiper on the surface with the pack spinning until the surface is completely dry and has a high gloss. Keep the pack spinning while removing the depressor, and check the wiper for dirt.		
6	Inspect the surface carefully for scratches. If a scratch corresponds in position to a bad sector as determined by the program, then further cleaning is unlikely to make the sector usable.		

WARNING

Do *not* attempt to use the drive motor when cleaning a pack. Always turn drive power off and spin the pack manually.

Do not clean a pack if either the pack or the alcohol is below 40°F (otherwise water vapor might condense on the surface).

CHAPTER 6 DRAWINGS

6.1 GENERAL

The RP10-C engineering drawings are found in Volume 2 of this maintenance manual. A list of engineering drawings is provided in Table 6-1. A glossary is included as Appendix A to this manual.

Table 6-1
RP10-C Engineering Drawings

Number	Title		
A-ML-RP10C-A	RP10C Master Drawing List (60 Hz)		
A-ML-RP10-C-B	RP10C Master Drawing List (50 Hz)		
D-DI-RP10-C-1	RP10C Drawing Index List		
D-UA-RP10-C-0	RP10C Unit Assembly		
A-PL-RP10-C-0	RP10C Parts List		
A-PL-RP10-C-MC	Parts List Disk File Interface		
D-FD-RP10-C-FCA	Flow Chart Asynchronous and Sector Counters		
D-FD-RP10-C-FCCC	Flow Chart Channel Control		
D-FD-RP10-C-FCCI	Flow Chart Channel Interface		
D-FD-RP10-C-FCDC	Flow Chart Disk Control		
D-FD-RP10-C-FCE	Flow Chart End		
D-FD-RP10-C-FCL	Flow Chart Local		
D-FD-RP10-C-FCM1	Data Transfer Control Micro 1		
D-FD-RP10-C-FCM2	Data Transfer Control Micro 2		
D-FD-RP10-C-FCRI	Flow Chart Register Interconnections		
D-FD-RP10-C-FCRW	Flow Chart Read/Write		
D-FD-RP10-C-FCS	Flow Chart Start		
D-FD-RP10-C-FCSC	Flow Chart Search		
D-FD-RP10-C-FCWH	Flow Chart WR Headers and Data		
D-BS-RP10-C-AR	Assembly Register		
D-BS-RP10-C-ARD	Assembly Register Data Gate		
D-BS-RP10-C-CC	Channel Control		
D-BS-RP10-C-CXR	Condition Register		
D-BS-RP10-C-DAR	Data Address Register		
D-BS-RP10-C-DSBC	Disk Signal Bus Connectors		
D-BS-RP10-C-DTC	Data Transfer Control		
D-BS-RP10-C-HCDE	Header Compare and Designation Error		
D-BS-RP10-C-IBC	I/O Bus Control		
D-IC-RP10-C-IC	Interconnecting Cables		

Table 6-1 (Cont)
RP10-C Engineering Drawings

Number	Title
D-IC-RP10-C-INDC	Indicators
D-BS-RP10-C-IOB	IOB Transmitter
D-BS-RP10-C-IOBD	IOB Data Receiver
D-BS-RP10-C-LPR	Longitudinal Parity Register
D-BS-RP10-C-MPX	Multiplexer
D-BS-RP10-C-RDS	Read Data Separator
D-BS-RP10-C-RDS	Read Data Separator Calibrations
D-BS-RP10-C-SC	Sector Counter
D-BS-RP10-C-SCB	Sector Counter Buffer
D-BS-RP10-C-SCCC	Sector Counter Control Pulses
D-BS-RP10-C-SCM	Sector Counter Multiplexer
D-BS-RP10-C-SR	Shift Register
D-IC-RP10-C-SWP	Switch Panel
D-CL-RP10-C-TERM	Pulse and Level Terminations
D-BS-RP10-C-WDC	Word Counters
D-MU-RP10-C-AD	Module Utilization A-D
D-MU-RP10-C-EJ	Module Utilization E-J
D-MU-RP10-C-KN	Module Utilization K-N
D-MU-RP10-C-PT	Module Utilization P-T
D-IC-RP10-C-3	Wiring Power DC and AC
D-AD-7006194-0-0	Wired Assembly (RP10)
C-AD-7006195-0-0	Cable Set (RP10)
D-SP-RP10-0-CEPT	CE Pack Tracks

APPENDIX A RP10-C GLOSSARY

A.1 GENERAL

Table A-1 lists, in alphanumeric order, a representative set of mnemonic portions as used in this manual. By combining the short definitions given, the full mnemonic may be defined. The list does not contain those mnemonics that are obvious.

Table A-1 RP10-C Glossary

Mnemonic	Definition
ACT	Active
ADR	Address
ADV	Advance
AR	Assembly Register
ARD	Assembly Register Data
ATTN	Attention
BUF	Buffer
CC	Channel Control
CDPE	Channel Data Word Parity Error
CHAN	Channel
CHN	Channel
CHND	Channel Data
CLR	Clear
COD	CONI Driver
COM	Command
COMP	Complete
CON	Control
CON CLR	Conditions Out Clear
CON SET	Conditions Out Set
CONT	Control
CW	Control Word
CXR	Condition Register
CYL	Cylinder
DAR	Data Address Register
DES	Designation

Table A-1 (Cont) RP10-C Glossary

Mnemonic	Definition
DEV DIS DLY DSBC DSPE	Device Disable Delayed Disk Signal Bus Connectors Disk Sector Parity Error
DTC DWPE EN E O CYL ER	Data Transfer Control Disk Word Parity Error Enable End-Of-Cylinder Error
ERR ETC EX EXT FM	Error Etcetera Existent External From
GEN HCDE HD HDR IBC	General Header Compare and Designation Error Head Header I/O Bus Control
IC ILL INC INH INT	IOB Connectors Illegal Incomplete Inhibit Internal
IOBD IOB (L) LD LPR	In/Out Bus Data Receivers In/Out Transmitters Indicator Driver Load Longitudinal Parity Register
MEM OP PAR PE PI	Memory Op Code Parity Parity Error Priority Interrupt
PLS RCVR RD RDI RDS	Pulse Receiver Read Read In Read Data Separator
RDY REG REQ SC	Ready Register Request Sector Counter

Table A-1 (Cont) RP10-C Glossary

Mnemonic	Definition
SEC	Sector
SEL	Select
SEL	Selected
SHFTCT	Shift Count
SK	Seek
SR	Shift Register
SRCH	Search
STRB	Strobe
STRTSCH	Start Search
SU	Select Unit
SUPR	Suppress
SURF	Surface
SW	Switch
SWP	Switch Panel
TERM	Termination
UB	Unit Bus
WD	Word
WDC	Word Counter
WDCT	Word Count
WIND	Window
WL	While
WR	Write
XFER	Transfer
+1	Increment

RP10-C DISK PACK SYNCHRONIZER MAINTENANCE MANUAL DEC-10-HRPC-D

READER'S COMMENTS

Your comments and suggestions will help us in ou our publications.	r continuous effort to improve the quality and usefulness of
	your judgment is it complete, accurate, well organized, well
What features are most useful?	
What faults do you find with the manual?	
what faults do you find with the manuar?	
Does this manual satisfy the need you think it wa	s intended to satisfy?
	Why?
Does it satisfy your needs?	wny!
The state of the s	
Would you please indicate any factual errors you	have found.
Please describe your position.	
Name	Organization
Street	Department
City	7 in or Country

	7			the state of the s
	Fold	Here		-
	-			
	— – Do Not Tear - Fold	Here and Staple — -		
		•		
			_	
				FIRST CLASS
			. **	PERMIT NO. 33
				MAYNARD, MASS.
BUSINESS REPLY MAIL NO POSTAGE STAMP NECESS.	ARY IF MAILED IN THE UN	IITED STATES		
	The one	TED STATES		
Postage will be paid by:				
	digital			
	· · · · · · · · · · · · · · · · · · ·			
	Digital Equipment Cor Technical Documentat	poration ion Department		
	146 Main Street			
	Maynard, Massachusett	IS U1/34		

Digital Equipment Corporation Maynard, Massachusetts

