DESIGN NOTE: Multiply and Divide Formats

DATE: November 14, 1969

from: Bruce Delagi

Reviewed by:

K-Project

11 Programming

11 Engineering Manager

15 Engineering Manager

ABSTRACT

The effect of various data formats on signed and unsigned, double precision and floating point, addition, subtraction, multiplication, and division are examined. A rationale is presented for the choice of the non-zero format and signed (as opposed to unsigned) multiply and divide operations.

DN11Ø1-ØØ TITLE

- Scope This design note describes some alternate operations and formats for the extended arithmetic element instructions: multiply and divide.
- Double Precision Data Format "Zero" and "Non-Zero" Format Two alternative formats for signed double precision integers can be considered:

zero format:

*	-	-	(CONTRACTOR)	<i>granturi</i>	والأوزاد فيتنار	, in the second	*	-	-	-		-	-	-	-	-	400
	1000			100	5.376	2010		2-7-	57 mil			100	- in	and the same	No. 1	15.3	
		15.5	e L			-	*	-	**	80	**		~	100	Street, 12	1000	
2			1 1	LL	100000	-	. L	. =	1.	- 44		L	U	4.15	57.1	Section.	3.
		- 40	6.22				-		-1	4.57	-		10.00	4-0	diali		
_	-		7 7 7 7 7				000000		0.000	1000		14.5	100 300	1 115		11.12	77
•	0		April 10	التعاول	L. Act	10093	54 /2		40.5	P 19	1000	100	84 K	1 1 100		7	•
	2. 2.77	100	Sec. 11.5	1000	1200	O	Same	and a se	1000	CARRE	Same A	P-1	24 7.	100	10.50	2	٠.

lo order word

non-zero format:

	hi	-orc	vord	garage en la			10	or	der	WO	rd	(16	. J	íts	<u></u>
31				Park of the law	6	15			ing a second						- 1

Formats in Double Precision Multiply - The zero format facilitates simulation of double precision signed multiplication on machines equipped with hardware, single precision signed multiply. Presuming that the double precision result of a multiplication is in the destination and the word following (in the case of registers - in the next register), a double precision multiplication sequence might be:

full double precision signed multiply (4-word result) zero forma multiply (RØ,R1) by (R4,R5) and leave result in (RØ,R1, R2, R3) :RØ and R4 are the low order words - result of MUL is in zero fo

MOV R4.-(SP)MILD: ;multiply high order parts MOV R1, R2 ;R3 holds bits 45-60 MUL R5, R2 MOV R2,-(SP);R2 held bits 30-44 MUL R4, R1 ; get one cross product ;bits 30-44 MOV R2,-(SP) MOV R1,-(SP);bits 15-29 MOV RØ, RI get the other MUL R5, R1 MOV R1,-(SP) MUL R4, RØ multiply lo-order parts ;add partial products

ADD(SP)+,R1ADD (SP)+, P1

CLR R4

ADD(SP)士, R2

BPL . 14 DEC R4

ADD(SP)+R2

COLE

TITLE

DN11Ø1-ØØ

PCARRY: BPL

;take care of carries in partials

ADD R4, R3

PCNEXT: TST R1

BPL .+6

INC R2

ADC R3

BIC #1ØØØØØ, R1

;preserve format

BIC #1ØØØØØ,R2

MOV(SP)+,R4

RTS PC

This works because in two's complement notation the double word integer A = (α , a) in zero format z is equal to 2^k - $1_{\alpha+a}$ (where k is the word length in bits) when A and a are taken as signed two's complement integers. The non-zero format representation of the unsigned integer B, (β , b) equals $2^k\beta$ +b where B and b are taken as unsigned integers. Thus the sequence from MULD to PSUMS would work for unsigned multiply in non-zero format if the MUL operation was taken as an unsigned multiply. However, the sequence beginning with PSUMS would be:

ADD (SP)+, RI

ADC P2

ADC R3

ADD (SP)+,R1

ADC R2

ADC R3

ADD (SP) + R2

ADC R3

ADD (SP) + R2

ADC R3

RTS PC

which is a slightly (4 wds) shorter sequence. Thus it may be concluded that non-zero format double precision unsigned multiplication simulated with unsigned multiply instructions is about as efficient as zero format simulated with signed multiply instructions.

2.11 Signed vs Unsigned Multiply - The efficiency of zero and non-zero formats in simplation of double precision meltiplication depends on whether the multiplication and the multiply operator are taken as unsigned. It is necessary to

TITLE DN11Ø1-ØØ

> to consider the requirement for both signed and unsigned multiplication.

The uses of unsigned multiplication lie chiefly in address arithmetic (e.g. the calculations to find the variable A(k,j) where j and the range of k are known). In address. arithmetic, only the lo-order word of the product is of interest (2^{16} is the size of the address space) and it can be shown that the lo-order product of any two numbers is the same whether the multiplication is taken as signed or unsigned. Thus only the minority of applications for unsigned multiplication could not be as well met by signed multiplication.

A single precision signed multiplication may be performed with an unsigned multiply operator as follows:

CLR SIGN

MOV A, - (SP)

BPL CHKB

NEG (SP)

INC SIGN

CHKB: TST B

BPL MULT

NEG B

DEC SIGN

; sign is zero if product positive

MULT: MUL (SP) + B

TST SIGN

; if zero, multiplication done

BEQ DONE

NEG B+2

; do double precision negate.

NEG B

SBC B+2

DONE:

Similarly an unsigned multiplication may be performed with a signed multiply operator as follows: $(A = 2^{15} p+a, B=2^{15}q+b)$

> MOV B, - (SP) ; push B MOV A, - (SP) ; push A ASL (SP)

ROR BITS 10 = bit 115

NOR (OP) :"a" on top of scack

MSL B

ROR BITS op a bic 14. q = Mit 1:

ROR B

AUL A, B

TITLE DN11Ø1-ØØ

ASL B double precision left shift ROL B+2 ASL BITS ;skip if q=l BCS .+4 CLR (SP) ADD (SP)+,B+2 ;add in "a" (there can be no carry) ASL BITS now checkp BCS .+4 CLR (SP) ADD.(SP)+,B+2double precision shift with carry ROR B+2 ROR B

Calabian and in

It can be seen that it will take about 50% longer to do an unsigned single precision multiplication with a signed multiply operation than to do a signed single precision multiplication with an unsigned multiply. However, if only the lo-order word of the result is important or if the operands are known to be less than 215, signed and unsigned multipliers are equivalent.

operator	signed multiply	unsigned multiply
operation		
signed multiplication	roughly 8 us	roughly 26 us
unsigned multiplication	roughly 37 us	roughly 8 us

If signed and unsigned multiplication (exluding address arithmetic) were equally common, the results above would lead to choosing the unsigned multiply as more important than the signed multiply operation. However, it is felt that signed multiplication is a far more frequently used operation (excluding-address-arithmetic). Therefore, if a choice need be made, signed multiply is the preferred operation.

We will therefore consider signed double precision multiplication in zero and non-zero format as performed with a signed multiply instruction.

2.12 nouble Precision Signed Multiplication in Non-Zero Format

(AUL operation leaves two word product in Non-Zero Form)

If the only multiply operator is the signed-non-zero-format

variety, the best approach to double precision signed

multiplication is to convert to zero format before calculating

AUC R3

cross products. The partial products so computed will, however, not be aligned with one another so some shifting is required before adding them.

;full db1 prec signed multiply (4-word result) non-zero format;multiply (RØ,R1) by (R4,R5) and leave result in (RØ,R1,R2,R3);RØ and R4 are the low order words-result of MUL is in non-zero form

clesses states

MULDNZ: MOV R4, -(SP);save old R4 and R5 $MOV_R5,-(SP)$ ASL R4 ; convert (R4,R5) to zero-format ROL R5 BVS OFLØ ; (R4,R5) too large to convert to 31 CLC bit zero format ROR R5 ASL RØconvert (RØ, R1) to zero format ROL RI BVS OFLI CLC ROR RL MOV R1, R2 proceed as in 2.1; MULD: MUL R5, R2 R3 holds partial on bits 46-60 ;R2 holds partial on bits 30-45 MOV R2, -(SP)MUL R4, R1 * ;RL holds partial on bits 15-30 MOV R2, -(SP)R2 holds partial on bits 31-44; MOV R1,-(SP)MOV RØ, R1 MUL R5, R1 ;R2 holds partial on bits 31-44 MOV R1, -(SP)R1 holds partial on bits 15-30 MUL R4, RØ Rl holds partial on bits 16-29 PSUMS: ASL RØ ;align lo-lo product with cross product ROR RI ;a double precision left shift get lo order partial on cross product. ADD (SP) + R1;add carry into hi-order of cross prod. ADC R2 ;add other cross product (10) ADD (SP)+R1ADC R2 ADD (SP)+,R2and hi ASL RI align hi of cross partial into lo of h carry bit holds sign ROR R2 extend sign into R4 SBC R3 add lo order part of hi-hi $ADD^{+}(SP)+,R2$

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE DN1191-99

ASR R3 ;now shift right to non-zero format

ROR R2

ASR R3

ROR R2

ROR R1

ROR RØ

MOV (SP)+, R5 ; restore (R4, R5)

MOV (SP) + R4

ADD #2, (SP) - ; go to normal return

RTS PC

OFLØ: ASR R4 ;handle overflow

ROR R5

RTS PC : ; go to error return

ofli: Asr Rø

ROR RL

RTS PC

Thus while zero-format double precision multiplication with a signed operator takes approximately 65us (presuming a 1 usec per memory reference processor with a 7 usec multiply) the non-zero format requires roughly twice the core and 85 usec - roughly a 30% increase in time.

Including both signed and unsigned multiply operators does not help since the cross partials need to be taken as the product of signed integers in any case.

.13 Double Precision Formats in Mantissa Calculations for Floating Point Multiply Simulation.

Full double precision multiply (i.e. with a 4 word result) is probably not as common as double precision multiplication in which the result is taken as the high order double word - the mantissa of the product in a floating point multiply. We will compare the zero and non-zero formats for this case as well.

;31 bit mantissa of the product in a floating point multiplication; zero format multiply (RØ,RI) by (R4,R5)-result in (RØ,RI)

Title DN1101-00

MULM:

MOV R4,-(SP)

MOV R1, R2

MUL R5, RØ

;Rl holds hi of cross product

MOV R2, RØ

MUL R4, R2

;R3 holds hi of other cross

CLR R4

ADD R1, R3

BPL .+4

DEC R4

MUL R5, RØ ADD R3, RØ

BPL .+4

ADD R4, R1

BIC #1ØØØØØ, RØ

MOV (SP)+,R4

RTS PC

non-zero format multiply (RØ,Rl) by (R4,R5)-result in (RØ,Rl)

MULMNZ: CLC

; convert R4-R5 to zero format

;R4-R5 represents a fraction

CLC

ROR RØ

ROR R4

MOV R1, R2

MUL R5, RØ

;Rl holds hi of cross product

7R3 holds hi of other cross

MOV R2, RØ

MUL R4, R2

ADD R1, R3

MUL R5, RØ

ASL R3

SBC R1

ADD R3, RØ

ADC R1

ASL R4

restore (R4,R5)

RTS PC

Thus the mantissa operations in a floating point multiply for zero format will take approximately 40 usec and for non-zero format will take approximately 35 usec - actually shorter. This is chiefly so because doing double precision addition is more convenient in non-zero format - unless a special double precision add instruction is postulated as well.

Formats in Double Precision Add and Subtract -

TITLE DN11ø1-øø

The non-zero format facilitates double precision addition and subtraction:

:double precision addition - non-zero format

ADD AØ, BØ

;add lo-order

ADC B1

;add carry

ADD Al, Bl

;add hi-order

;double precision subtraction - non-zero format

SUB AØ, BØ

SBC B1

SUB A1, B1

:double precision addition - zero format

ADD AØ, BØ

ADCARY: BPL ADDHI

BIC #1ØØØØØ, BØ

INC B1

ADDHI ADD Al, Bl

and similarly for subtraction. Note that a special instruction to replace the code between ADCARY and ADDHI would need to be a double operand instruction — an inefficient use of op code space. Thus while non-zero format permits double precision add in 3 usec (on our hypothetical processor), zero format requires 5 usec — a 60% increase. The same is true for subtraction.

2.21 Formats in Floating Add and Subtract - Alignment of operands is the chief operation in floating addition and subtraction. Double precision shifting would be an instruction added by EAE in any case so either format would be acceptable - however, the zero format shift is special purpose and might not be as useful in shifts done for other than arithmetic operations. Further, the non-zero format makes for easier floating adds in machines with no EAE; a double precision shift in non-zero format on a nonEAE configuration is:

double precision shift - non-EAE - non-zero format

ASL AØ

:left shift - lo part

ROL A1

; hi part

ASR A1

:right shift - hi part

ROR AØ

;lo part

TITLE DN1101-00

;double precision shift - non-EAE - zero format

ASL AØ

ASL AØ

ROL Al

CLC

ROR AØ

ASL AØ

;rlght

;left

ASR A1

ROR AØ

CLC

ROR AØ

The overhead in the zero format shift is so great (approximately 250%) that a better plan for long shifts would be to convert zero to non-zero shift and then reconvert. Different conversion/reconversion routines would be used for floating point mantissas (where the double precision word is considered as a fraction) than for integer shifts.

convert from zero to non-zero - fraction ASL AØ ; change lo part

:convert from non-zero to zero - fraction
CLC

ROR AØ

convert from-zero to non-zero - integer

ASL AØ

ASR A1

ROR AØ

convert from non-zero to zero - integer

ASL AØ

ROL Al

BVS OFLO

; can't convert

CLC

ROR AØ

Thus the overhead for zero formats in shifts and therefore for floating point addition and subtraction in non-EAE machines ranges from Ø to 250% # 250% if the operands were within 1 place of alignment in floating add or subtract.

TITLE DN11ø1-øø

for double precision division - By far the largest use for double precision division will be for the mantissa calculations in emulation of floating divide. There, the mantissa of dividend, divisor, and quotient are all taken as double word fractions. The signed divide instruction (DIV) will be considered as dividing a two word signed dividend by a one word signed divisor and resulting in a one word signed quotient preceded by a one word remainder. The divisor will be the source operand. The quotient will replace the hiporder word of the dividend at the destination address + 2. The remainder will replace the lo-order word of the dividend at the word preceding the quotient. (In the preceding general register if the destination is a register.)

The procedure for double precision divide is to compute the first terms of the series expansion of $A/B = (a+2^{-15}\zeta)/(b+2^{-15}B)$ where a/a/a/a/b/a, and a/a/a are all a/a/a.

$$\frac{A}{B} = A(b+2-15B)-1 = \frac{A}{6} \left\{ 1 - 2-15B/b + 2-30 B^2/b^2 - 2^{-45} B^3/b^3 \right\}$$

and so A/B =
$$\frac{A}{5}$$
 {1 - 2-15 g/b + 2-30 g²/b²) + 0 (2-37)

if A/b is considered as $q_o + 2^{-15}r_o/b$ we may rewrite this as

$$A/B = q_e + \frac{2^{-15}(r_o - p_{q_i})}{b} - \frac{2^{-30}B(r_o - p_{q_o})}{b^2} + 0 (2^{-37})$$

and writing $(r_{a} - Fq_{a})/b = q_{1} + 2^{-15}r_{1}/b$

this becomes A/B =
$$q_0 + 2^{-15}q_1 - 2^{-30}q_1/b + 0 (2^{-37})$$
.

The cross product Eq. will retain accuracy only to 2-29 in our multiplication scheme (either zero or non-zero format). Thus, including the term -2-30 Eq./b, which is always less than 2-29, will not affect accuracy. Therefore we calculate

$$A/B = q_0 + 2^{-15}q_1 + 0 (2^{-30})$$
.

routine to divide the mantissa in (R2,R3) by (R4,R5) - nonzero format

DIVM: ASR R3

prevent overflow, divide A by 2

ROR R3

DIV R5, R2 ; get q_o /2 and r_c /2, q_o /2 in R3

MOV R2, RØ ____ save remainder

MOV R4, R1 : ; put P in zero format for cross multiple

JHIT DI

DN11Ø1-ØØ

CLC

ROR RI :-- ;-B in zero format

NEG R1

MUL R3, R1 : $p_{q_0}/2$: R2 holds bits for 2^{-17} to 2^{-27}

ASL RI

ROL R2

ADD RØ, R2 ; (ro - Bqo)

CLR RØ

DIV R5, R1 ;q, in R2

SBC RØ

ASL R2

ROL RØ

ADD $R\emptyset$, R3 ;A/2B in (R2, R3)

RTS PC

This procedure would take slightly longer in zero-format

2.4 Other formats - Two other formats have been considered: signed format and typed variable format.
Both suffer from the same computational difficulties as the zero format but posses none of its advantages.

signed format S S $3\emptyset$ 15 14 \emptyset

typed format S T T 30 - 15 14 0

S is the sign bit, T is the type bit. (T determines whether a variable is fixed or floating.)

Conclusions -

- a. While emulating unsigned multiplication with signed operators is substantially (~50%) more time consuming than calculating signed multiplication with unsigned operators, the incidence of signed multiplies is thought to be sufficiently great with respect to unsigned multiplies (excluding address arithmetic) that the choice is for a signed multiply operator.
- b. Division is far more often performed with signed than unsigned operands - thus signed divide will be the divide operator.
- c. The non-zero format is chosen because it facilitates non-EAE emulation of EAE operators, mantissa calculations

SIZE CODE

NUMBER

1

HT E

DN11Ø1-ØØ

in floating multiply and divide, and double precision addition, subtraction, negation, normalization, and shifts. The advantage of zero format in full, 4 word, integer multiplication is not felt to be sufficient to outweigh this.

SIZE CODE

NUMBER