

## IDENTIFICATION

Product Code: AC-8898E-MC  
Product Name: CZLACE0 LA36 TERM (DL11 & KL11)  
Date Created: August 1978  
Maintainer: DIAGNOSTIC GROUP  
Authors: Robert W. Baker  
R. Quenneville  
Ralph A. Schuber  
John V. Chatalian

The information in this document  
is subject to change without notice  
and should not be construed as a commitment  
by Digital Equipment Corporation.  
Digital Equipment Corporation assumes  
no responsibility for  
any errors that may appear in this manual.

The software described in this document is furnished to the purchaser  
under a license for use on a single computer system and can be copied  
(with inclusion of Digital's copyright notice) only for use in such  
systems, except as may otherwise be provided in writing by Digital.

Digital Equipment Corporation assumes no responsibility for the use or  
reliability of its software on equipment that is not supplied by Digital.

Copyright (C) 1974, 1977, 1978 by Digital Equipment Corporation

## HISTORY

1.0 DECO C2L  
AC-E-0

### 1.1.0 Closed Problem Report AA3318

1.1.1 It was reported that a DL11-A operated at 110 baud caused failure in the AREAD routine because the 200 msec. delay is not of sufficient duration to allow setting of the Receiver Register Status "DONE" bit through the Maintenance bit facility. The time delay was increased from 200 to 600 msec.

### 1.2.0 Closed Problem Report AA3643

1.2.1 Tests 56, 57, 60, 61, 62, 63, 64, 65, and 66 do not run properly when run on an LSI-11. This problem was resolved by changing the branch after the CHAIN command to go back to test for the LSI-11 switch in order to effect the appropriate action during each test.

1.2.2 Second time-out in Test 64 allows excessive wait for operator response. The time delay was reduced from "177777" to "600".

1.2.3 Common routine TYPE does not save the contents of R0 resulting in the loss of this information and consequent failure.

Instructions were included to save the contents of R0 on entry to the routine and to restore them upon exit.

1.2.4 Loss of stack contents for non-LSI-11 computers due to incorrect sequence of instructions in Test 65 was also reported in Problem Report AA3803. Refer to 1.3.1.

### 1.3.0 Closed Problem Report AA3803

1.3.1 Testing of non-LSI-11 computer  
s results in the program hanging  
up because the stack gets popped awa  
y in Test 65. The branch  
after the test for the LSI-11 switch in Test 6  
5 should go to  
the CHAIN command for proper exit from the test for n  
on-LSI-11  
machines. This change supersedes the change released in DEP  
0  
M0-11-DZLAC-D-1.

TABLE OF CONTENTS

1.0	ABSTRACT
2.0	REQUIREMENTS
2.1	Equipment and Assignments
2.2	Storage
2.3	Preliminary Programs
2.4	Additional Programs
3.0	LOADING
	PROCEDURE AND INITIALIZATION
4.0	STARTING PROCEDURE
4.1	Starting Addresses
4.2	Switch Register Control With I/O Tests
4.3	Switch Register Control Without I/O Tests
4.4	Keyboard Control With I/O Tests
4.5	Keyboard Control Without I/O Tests
5.0	OPERATING PROCEDURE
5.1	Switch Register Control
5.2	Keyboard Control
6.0	TEST DESCRIPTIONS
6.1	Printing Tests
6.1.1	Test0 - Data Path Test
6.1.2	Test1 - Printable Character Test
6.1.3	Test2 - Non-printable Character Test
6.1.4	Test3 - Carriage Return Test
6.1.5	Test4 - Multiple Line Feed Test
6.1.6	Test5 - Single Line Feed Test
6.1.7	Test6 - Backspace Test
6.1.8	Test7 - Overprint Test
6.1.9	Test8 - Te
6.1.10	Test9 - Printing Frequency Sweep Test
6.1.11	Test10 - Ribbon Feed Test
6.1.12	Test11 - Printer Bell Test
	Test12 - Life Test

6.2 Echo Tests  
6.2.1 Test20 - Character Echo Test  
6.2.2 Test21 - Line Echo Test, Fast Rate  
6.2.3 Test22 - Line Echo Test, Slow Rate  
6.  
6.2.4 Test23 - Character/Code Echo Test  
6.2.5 Test24 - Selected Pat  
tern Echo Test  
6.2.6 Test25 - Bell Echo Test  
6.4 Standard I/O Tes  
ts

## 1.0 ABSTRACT

This diagnostic is divided into three basic sections:

1. A check of the console terminal interface logic.
  2. A check of the printing characteristics and control logic.
  3. An echo portion designed to check the keyboard and to aid in the diagnosis of terminal problems.
- Patterns used by the printing tests were chosen for ease of visual verification. The echo tests were designed for maximum flexibility, with Test 24 allowing any desired pattern to be used.

## 2.0 REQUIREMENTS

### 2.1 EQUIPMENT AND ASSIGNMENTS

The diagnostic is written to run on all models of the PDP-11 computer with either a KL11 or DL11 console terminal interface. The diagnostic is preset to test up to 16 additional terminals (on DL11's) assigned between addresses 776500 and 776676. This preset quantity (16) and preset address (776500) can be changed by depositing the quantity in DLNR and the starting address in DLADR. For example, to allow for up to 31 additional terminals, the address 775610 could be placed into DLADR and the octal equivalent of 31, i.e., (37) would be placed into DLNR. The number of additional DL11's actually tested will be adjusted automatically downward based upon the first DL11 address (within the implied range) found to be unresponsive. Thus if there is no DL11 present to match the address in DLADR only the console terminal will be tested. Therefore, all DL11's in excess of the console terminal must have contiguous address assignments with the lowest address corresponding.

ponding to the value in DLADR.

The console terminal (assigned standard) can be reassigned by placing the address of its receiver status register into CNADD and its receiver interrupt vector into CONVEC. This reassignment can be made to a terminal within the set of terminals implied by DLNR and DLADR without adverse effect. Note that a terminal with a slower speed (if any will) determine the speed at which all of the terminals are tested. Such a terminal should generally be excluded from the test, or tested separately. (Refer to the symbol definitions in the listing for the above mentioned locations.)

## 2.2 STORAGE

The diagnostic program uses all of 4K of memory with exception of the area used by the absolute loader.

### 2.3 PRELIMINARY PROGRAMS

Any applicable PDP-11 diagnostics should be run on the processor. If any errors are encountered during the interface check, refer to the appropriate interface diagnostic for further help in locating the problem if needed.

### 2.4 ADDITIONAL PROGRAMS

This diagnostic is for verification of basic terminal functions only. If the terminals under test have hardware options installed run diagnostic MAINDEC-11-DZLAF-A, the LA36 TERMINAL OPTIONS TEST.

### 3.0 LOADING PROCEDURE AND INITIALIZATION

Load the LA36 diagnostic program tape following normal procedures. Before starting the program, refer to the description of the routine "DLV". Time delays used by the program are a function of the CPU model and memory type and should be set-up before running the diagnostic. The routine is preset for a PDP-11/05 with core memory. Refer to Section 2.1 for non-standard terminal addresses and for testing multiple DL11 interfaces.

If a hardware switch register does not exist, the program will use the contents of location 176 as the value of the switches. Therefore, be sure to load location 176 with the switch value before starting the program when not using hardware switches.

If the CPU is an LSI-11, 11/03 be sure to set switch register bit 9 to a 1. Special tests are run on the DLV11 interface.

#### 4.0 STARTING PROCEDURE

#### 4.1 STARTING ADDRESSES

200(8) = Run with Switch Register Control  
- perform Console T  
erminal I/O tests.  
204(8) = Run with Switch Register Control  
- skip Console Terminal I/O tests.  
210(8) = Run with Keyboar  
d Control - perform Console Terminal I/O tests.  
(8) = Run with Keyboard Control  
- skip Console Terminal I/O t  
ests.

#### 4.2 Switch Register Control With I/O Tests

- A. Set the switch register to 200(8) and press the load address switch.
- B. Set switch register bit 9 to a 1 if the processor is an LSI-11, 11/0
- C. Set the switch register bits 7-0 equal to the paper width in terms of the number of columns (octal). Refer to Section 5.1.8.
- D. Set the switch register bit 8 equal to 1 or 0 and press the start switch. A message will be printed indicating the number of DL11's being tested. Refer to Section 5.1.
- E. If bit 8 were zero when starting, the Printer tests are executed sequentially, after the entire series of I/O tests are executed.
- F. If bit 8 was set when the start switch was pressed, the entire series of I/O tests will be executed and the CPU will halt at location SELHLT. The program will then be waiting for control via the switch register.

#### 4.3 Switch Register Control - Without I/O Tests

Same as Section 4.2 except in step A, set the switch register to 204(8).

PAGE 7

#### 4.4 Keyboard Control - With I/O Tests

A. Set the switch register to 210(8) and press the load address switch.

B. Set the switch register bits 7-0 equal to the paper width in terms of the number of columns (octal). Refer to Section 5.1.8.

C. Set switch register bit 9 to a 1 if the processor is an LSI-11/03. Refer to Section 5.1.5.

D. Set switch 8 and press the start switch. A message will be printed indicating the number of DL11's being tested. Refer to Section 5.1.6.

E. If bit 8 was zero when starting, the printer tests are executed sequentially after the entire series of I/O tests are executed.

F. If bit 8 were set when the start switch was pressed, the entire series of I/O tests will be executed followed by the select test message. The program will then be waiting for a test selection via any terminal keyboard. Refer to Section 5.2.

#### 4.5 Keyboard Control - Without I/O Tests

Same as Section 4.4 except in step A, set the switch register to 214 (8).

### 5.0 OPERATING PROCEDURE

The program can be controlled in either of two methods: by the con-

sole switch register or from the keyboard of the terminal(s) under test.

## 5.1 SWITCH REGISTER CONTROL

The various switches and their functions are listed below. Switches may be changed and set as desired except as noted in the specific switch descriptions. Refer to the detailed switch descriptions for further, more complete information.

SWITCH NUMBER	DESCRIPTION
T AT END OF TEST	1(up) = HALT 0(down) = CONTINUE TEST SEQUENCE
14	1(up) = CONTINUE ON ERROR 0(down) = HALT ON ERROR
13	1(up) = DRIVE ONLY CONSOLE TERMINAL 0(down) = DRIVE ALL TERMINALS
INDIVIDUAL TEST	1(up) = LOOP ON 0(down) = NORMAL TEST SEQUENCE
9	1(up) = CPU TYPE IS AN LSI-11, 11/03 0(down) = ALL OTHER PDP-11'S
8	1(up) = RUN TEST ONCE AND HALT 0(down) = LOOP ON TEST SEQUENCE
TEST NUMBER SELECTION	5-0
ART-UP	7-0
	NUMBER OF COLUMNS AT ST

## 5.1.1 Switch 15

With switch 15 in the up position, the program will halt at the end of the current test. Replacing switch 15 to the down position and press-

ing CONTINUE will continue the normal test operation. During the halt, any of the control switches may be changed or set as desired.

#### 5.1.2 Switch 14

Placing switch 14 in the up position will cause the program to continue on errors during any of the I/O tests only. With switch 14 down, the program will halt (at ERRHLT) on any errors during the I-O tests with the location of the error in R0. Pressing CONTINUE will cause the program to continue if switch 14 is down. With switch 14 up, pressing continue will cause the program to loop on the error.

NOTE

Error halts can occur only during the I/O tests. The terminal is connected to a serial line and there is no error information returned to the program from the terminal. Therefore the program cannot report errors occurring in the terminal. Errors detected during the interface tests will result in halts as described above.

5.1.3 Switch 13

Placing switch 13 in the down position will cause the driving of all multiple terminals during the Printer tests only. If switch 13 is up, only the console terminal is driven.

\*\* Note: Switch 13 should only be changed when the program is waiting for a test selection.

5.1.  
4 Switch 11

Placing switch 11 up at any time will cause the program to loop on the current test as long as switch 11 remains up. Replacing switch 11 down will cause the program to resume normal operation at the completion of the test.

5.1.5 Switch 9

Placing switch 9 up at the start of the test will cause an automatic change in the DELAY timing, and the execution of special DVL11 I/O tests. The DVL11 has no maintenance mode and will cause the

e program  
to hang if tested as a DL11.

#### 5.1.6 Switch 8

With switch 8  
in the down position the program will continue to loop  
through the present t  
est sequence. Placing switch 8 up will cause the  
program to halt (at SELHLT) a  
t the completion of the current test.  
After the halt, set the control switc  
hes as desired and set switches 5  
to 0 to the next desired test number, and the  
n press CONTINUE to start  
the test.

When starting the diagnostic the operator can select a specific test rather than automatically starting the printing test sequence by setting switch 8 up before starting the diagnostic. Upon completion of the I/O test sequence (if being run) the program will either halt at SELHLT waiting for a test selection via the switch register or print the select test message and wait for a test selection from any keyboard. Refer to Section 4 for further information.

#### 5.1.7 Switches 5 to 0

Switches 5 to 0 are used to select specific tests when under switch register control. Test numbers are always in octal.

#### 5.1.8 Switches 7 to 0 (at start-up only)

At start-up only, switches 7 to 0 are used to set the desired maximum number of columns the diagnostic is to test. If the number set is greater than 132(10) or less than 30(10), the program will default to 132(10). The value set must be in octal form. Thus, for normal operation leave switches 7 to 0 down to test the full 132(10) columns.

## 5.2 KEYBOARD CONTROL

The program will be under keyboard control whenever the diagnostic is started at location 210 or 214. Switches on the console switch register will have no effect when under terminal control except for switch 15. The I/O tests cannot be selected when under keyboard control.

To stop a test at any time, type the "RUBOUT" or "DELETE" key on any keyboard. Any terminal may stop the test and select the next test if switch 13 is down. When a test is stopped by typing a "RUBOUT" or "DELETE", the test will terminate and the following message will be typed:

SELECT TEST NUMBER

At this time, type the desired test number followed by any one of the following control characters:

. (period) = Run the selected test once and return for another test selection.  
L = Loop on the selected test until a "RUBOUT" is typed.  
S = Start the test sequence with the selected test. Continue to loop on the printing test sequence until a "RUBOUT" is typed.  
P = Print the selected test sequence.

The "L" or "S" may be either upper or lower case, but the test number must always be a 2 digit octal number. The test number and terminator are echoed by the program, thus each character will be printed twice if the terminal is in half duplex. For all echo tests, the "L" and "S" will only run the test once (the same as if typing a period). For

all option tests, the "S" will only run the test once (the same as if typing a period), however, typing an "L" will cause the program to loop on the selected test. If an error is detected in the test selection (illegal test number or control character), a question mark is printed and the message will be repeated.

## **S-3 TEST DESCRIPTION**

## 6.1 PRINTING TESTS

These tests are designed as a test of the printing mechanism and the associated control logic. At the beginning of each test, the test number will be printed indicating which test is being executed and, if the test is a function of the number of columns, the number of columns being tested will be indicated. A detailed description and sample patterns for each printing test follows:

### 6.1.1 Test C - Data Path Test

This test is used to test the data lines to and through the interface and to the terminal. An alternating bit pattern is sent which will print alternating '\*'s and U's in a checkerboard pattern to the maximum column width. The starting character for each line is alternated and a total of four lines are printed.

With the Auto Line Feed Option set to produce an automatic line feed after every received carriage return, there will be a blank line between each printed line.

**EXAMPLE:**

### 6.1.2 Test 1 - Printable Character Test

This test produces a check of all 94(10) printable characters. The

ch  
aracters are printed in groups of three with three groups per line,  
separated by three spaces between groups. The first column will contain all ASCII  
codes from 040 to 077. Column two will contain all ASCII codes from 100 to 137 - primarily the capital letter set. The last column will contain all ASCII codes from 140 to 176 - primarily the small letter set.

With the Auto Line Feed Option set to produce an automatic line feed after every received carriage return, there will be a blank line between each printed line.

## EXAMPLE:

		!!!	@@@	---
B	bbb	##\$	AAA	aaa
		%%%	BBB	
EE	eee	&&^	CCC	ccc
		%%%	DDD	ddd
		((	E	
HHH	hhh	)*)	FFF	fff
		***	GGG	ggg
KKK	kkk	+++		
		***	III	iii
NNN	nnn	---	JJJ	jjj
		---	LLL	lll
		---	MMM	mmm
QQQ	qqq	666	OOO	ooo
		111	PPP	ppp
		222		
		333	RRR	rrr
		44	SSS	sss
4	TTT	ttt		
		555	UUU	uuu
		666	VVV	vvv
		7		
77	WWW	www		
		888	XXX	xxx
		999	YYY	yyy
:::	ZZZ	zzz	[[[	
		==<	\\\	
]		>>	]]	
		???		

## 6.1.3 Test 2 - Non-printable Character Test

This test checks all non-printable characters that have no control function in the LA36 terminal or the LA36 options (such as CR, LF, BS,

& BEL). First the ASCII code will be printed followed by the mnemonic after a few separating spaces. Following the mnemonic, the actual control character will be sent three times and nothing should happen at the printer. This pattern is repeated three times on a line, until all of the non-printing characters have been tested.

With the Auto Line Feed Option set to produce an automatic line feed after every received carriage return, there will be a blank line between each printed line.

EXAMPLE:

		001	SOH	002	STX	
006	ACK	020	DLE	021	DC1	022 DC2
		023	DC3	024	DC	
4	025 NAK	026	SYN	027	ETB	030 CAN
		031	EM	032		
SUB	034 FS	035	GS	036	RS	037 US
		177	DEL			

6.1.4 Test 3 - Carriage Return Test

This test checks the carriage return from all even numbered columns and the spacing of the solenoid head from the left margin. It is also a good check for proper operation of the position decoder.

The test prints a full line of alternating 0's and spaces, starting with a 0. At the end of the line the print head is returned to the left margin with a carriage return. The spaces are then filled in by spacing the print head out from the left margin to the first space, printing an "X", and executing a carriage return. This pattern is repeated until the line is completed. Check to see that all X's are in the middle of the space between the two zeroes on either side of it.

EXAMPLE:

0X0X0X0X0X0X0X0X0X0X0X0X0X0X0  
XOXOX

With the Auto Line Feed Option set to produce an automatic line feed after every received carriage return, this test will print a line of 0's and spaces, then print a diagonal line of X's. To correctly check the encoder, the Auto Line Feed Option should be disabled.

**EXAMPLE:**

0 0 0 0 0 0 0 0  
  x   x   x   x  
         x   x   x  
             x

PAGE 15

#### 6.1.5 Test 4 - Multiple Line Feed Test

This test checks the line feed capability of the printer by sending various groups of line feeds interspaced with reference lines. The number printed as the reference line indicates the number of line feeds that follow. The first and last lines also contain a string of dashes as reference points for measuring the total distance between the two dashed lines, i.e., 63(10) lines.

With the Auto Line Feed Option set to produce an automatic line feed after every carriage return, the number printed will indicate one less than the number of line feeds (the number of blank lines) that follow. The total distance between the two dashed lines will then be 69 lines.

##### EXAMPLE:

```
01-----  
-----  
02  
04
```

08

```
16  
s 15 Blank Line  
/ 32  
/ 31 Blank Lines  
00-----
```

#### 6.1.6 Test 5 - Single Line Feed Test

This test is designed to check the timing of single line feeds and the capability of doing line feeds in all columns. Two reference lines are used by this test (and Test 6) which also can be used to easily check the number of columns the printer is printing.

The first reference line contains 130(10) zeroes followed by two 2's if testing 132(10) columns. If less than 132 columns, the line will contain 0's for two less than the maximum number of columns followed by the two 2's. This reference line is a quick check for 132(10) columns if testing the full 132(10) columns. The second reference line prints a string of numbers (1 to 9 & 0) repeated to the maximum column. This line, again, can be used as a quick check of the number of columns.

The line feed test is accomplished by: printing the first reference line of 0's and two 2's; then either sending 60 (10) 3's, if testing 132(10) columns, or waiting 1.8 seconds for an LCV, if testing less than 132(10) columns. If testing 132(10) columns, nothing should happen, except for an LCV, at the end of the line. The 3's should be lost and never printed. After the LCV, with the print head at the extreme right, a carriage return - line feed will be sent followed by repeated backslashes \" and linefeeds to print a diagonal line down the paper. When a backslash is printed in the maximum column, a carriage return will be sent immediately after the line feed and the second reference line of sequential numbers will be printed. After completing the line, a carriage return - line feed will be sent and the program will wait one second for the carriage return function to complete. After the delay, the reference line will be repeated, the last line being guaranteed to be correct. Any timing problems

during the line feeds will show as misprints or missing characters during the first 16(10) characters of the middle reference line.  
Also, any paper feed problems will cause misalignment of the slashes forming the diagonal line.

EXAMP  
LE:

0000000000000000000000000000000000000022

123456789012345678901234567890  
123456789012345678901234567890

With the Auto Line Feed Option set to produce an automatic line feed after every received carriage return, there will be a blank line every

place a  
carriage return is executed.

EXAMPLE:

0000000022



1234567890

1234567890

6.1.7 Test 6 - Backspace Test

This test is designed to test the print timing as in Test 5 as well as the backward and forward movement of the print solenoid head.

The test consists of the same first reference line as in Test 5 then a carriage return-line feed. A full line is then printed using the following pattern:

Forward Slash    "/"  
Backspace  
Back Slash        "\\"

This pattern produces a line of all X's. The two slashes should cross exactly at the middle, producing the X character. When the line is completed a carriage return-line feed is sent and the last two reference lines are printed as in Test 5. Any timing problems will show in the first 16(10) characters of the middle reference line; again as in Test 5.

With the Auto Line Feed Option set  
to produce an automatic line feed  
after every received carriage return,  
there will be a blank line  
between each printed line.

EXAMPLE:

```
0000000000000000000000000000000022
XXXXXXXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
123456789012345678901234567890
123456789012345678901234567890
```

#### 6.1.8 Test 7 - Overprint Test

This test is designed to check the spacing and repeatable printing characteristics of the printer. Three rows of characters are each overprinted two times. The rows consist of the following characters alternated across the line:

Row 1	M-SP
Row 2	SP-a
Row 3	&-SP

The resulting pattern will be a checkerboard pattern and the overprinted characters should be aligned properly with the initial characters.

#### EXAMPLE:

M M M M M M M M M M M M  
@ @ @ @ @ @ @ @ @ @ @ @  
& & & & & & & & & & & &

With the Auto Line Feed Option set to produce an automatic line feed after every received carriage return, the lines will not be overprinted. There will be three lines of each character with a blank line between each group of characters. The characters in each group should be in the same columns.

#### EXAMPLE:

M M M M M M M M M M  
M M M M M M M M M M  
M M M M M M M M M M  
@ @ @ @ @ @ @ @ @ @  
@ @ @ @ @ @ @ @ @ @  
@ @ @ @ @ @ @ @ @ @

ଶୁଣି ମୁଁ କିମ୍ବା କିମ୍ବା କିମ୍ବା କିମ୍ବା କିମ୍ବା  
କିମ୍ବା କିମ୍ବା କିମ୍ବା କିମ୍ବା କିମ୍ବା କିମ୍ବା କିମ୍ବା

#### 6.1.9 Test 10 - Printing Frequency Sweep Test

This test prints the character "H" repeatedly, 30(10) characters per line for four lines. During the first two lines, the time interval between characters is increased from 30(10) milliseconds to 1.8 seconds using the following formula to create a logarithmic increase:

$$\text{New Delay} = \text{Old Delay} + \text{Old Delay}/16 + \text{Old Delay}/128$$

The last two lines do just the reverse. The time interval between characters is decreased from 1.8 seconds to 30(10) milliseconds using the following formula to again create a logarithmic decrease:

$$\text{New Delay} = \text{Old Delay} - \text{Old Delay}/16 - \text{Old Delay}/128$$

Look for possible misalignment of the characters or spaces between characters as an indication of timing problems.

With the Auto Line Feed Option set to produce an automatic line feed after every received carriage return, there will be a blank line between each printed line.

EXAMPLE:

H HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH  
H HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH  
H HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH  
H HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH

#### 6.1.10 Test 11 - Ribbon Feed Test

This test checks the ribbon feed mechanism by printing a single column of 24 lines of X's down the left hand margin of the page. Visually check for proper operation of the ribbon feed mechanism during this test.

With the  
Auto Line Feed Option set to produce an automatic line feed  
after every received carriage return, there will be a blank line  
between each printed line.

EXAMPLE:

X  
X  
X  
X  
X  
X

#### 6.1.11 Test 12 - Printer Bell Test

This test checks the printer bell buffer to insure that eight bells are distinctly heard, even when sent at the maximum transfer rate. The program sends 8 bell codes at the maximum rate to the printer then waits 2.5 seconds to allow the operator to hear the bells.

#### 6.1.12 Test 17 - Life Test

This test runs continuously and is run as an individual, special test. It is not part of the standard printing test sequence.

This test prints 2 lines of each printable character and then repeats continuously. The second line of each character is overprinted 4 times to conserve paper. At the end of each complete pass through the character set, a message is printed indicating the number of passes executed. If any character (except "Rubout") is typed on the keyboard during this test, the pattern will change and restart with the typed character. This will only happen if keyboard control is in use.

EXAMPLE:

```
AAAAAAAAAAAAAAAAAAAAA  
AAAAAAAAAAAAAAAAAAAAA  
AA      BBBBRRRRRRBBBRRRRRRRRBBBBBBBB  
BBBBBB  BBBBRRRRRRRRRRRRRRRRRRRRRRR
```

If the Auto Line Feed Option is set to produce an automatic line feed after every received carriage return, the test will print six lines of each character with a blank line between the first and second lines as well as between each group of characters.

EXAMPLE:

```
AAAAAAAAAAAAAAA
```

AAAAAAA  
AAAAAAA  
AAAAAAA  
AAAAAAA  
AAAAAAA  
BBBBBBB  
BBBBBBB  
BBBBBBB  
BBBBBBB  
BBBBBBB  
BBBBBBB  
BBBBBBB

## 6.2 ECHO TESTS

These tests are designed as a test of the keyboard and an aid in isolating troubles within the terminal. At the beginning of each test, the test number will be printed indicating which test is being executed. Typing a "RUBOUT" or "DELETE" at any time, whether in keyboard control or not, will exit the current Echo test and print a test termination message. If in keyboard control the select test message will be printed and the program will await a test selection as usual. In switch register control, the program will halt (at SELLHLT) waiting for control via the switch register. A detailed description of each test follows:

### 6.2.1 Test 20 - Character Echo Test

This test is designed to operate the terminal in a simulated local mode. Any character typed on the keyboard (except a "rubout") will be echoed to the printer.

If the LA36 terminal is in half duplex with the Auto Line Feed Option available, typing a carriage return may cause a garbled response on the terminal during this test.

### 6.2.2 Test 21 - Line Echo Test, Fast Rate

This test continually sends full lines of any character up to the maximum column width. The test prints a "0" character when started until a key is typed on the keyboard. The program will then send the typed character until another character is typed or the test is terminated by typing a "rubout". The characters are transmitted at the maximum rate with a carriage return-line feed inserted after

every 132(10) printable characters.

If the LA36 is in half duplex when running this test, characters may be lost or garbled whenever a character is typed on the keyboard.

With the Auto Line Feed Option set to produce an automatic line feed after every carriage return, there will be a blank line between each printed line.

#### 6.2.3 Test 22 - Line Echo Test, Slow Rate

This test is identical to Test 21 except a delay of 1.8 seconds is inserted between each character to allow the print head to perform an LCV between characters.

#### 6.2.4 Test 23 - Character/Code Echo Test

This test will print the octal code received by the processor followed by the character or the mnemonic of the character every time a key is pressed on the keyboard. The parity of the received code will be indicated as either odd or even. Allow sufficient time between characters for the line to be printed.

With the Auto Line Feed Option set to produce an automatic line feed after every received carriage return, there will be a blank line between each printed line.

EXAMPLE:

	301	A	ODD
	263	3	ODD
VEN	215	CR	E
	240	SP	EVEN

#### 6.2.5 Test 24 - Selected Pattern Echo Test

This test is designed to give maintenance the flexibility to choose their own patterns for isolating any specific problems which may arise in the field.

Type any characters (except control-C and rubout) and each character will be echoed as typed. A maximum of 256(10) characters may be inputted. No carriage returns or line feeds are inserted by the program, all characters must be inputted by the operator. To terminate the input string type a control-C, the program will then continually echo the inputted pattern. To stop the printing, type control-C. The program will stop printing the pattern and will wait for either another pattern input terminated by a control-C, or the same pattern may be used again by typing control-C. To exit the test at any time, type a "rubout".

When any options are available, be careful what characters or character sequences are selected.

#### 6.2.6 Test 25 - Bell Echo

This test is designed to test the bell on column 64 if typing has occurred on the line. The test prints a message:

TYPE ANY PRINTABLE CHARACTER AND LISTEN FOR BELL .....

After the test message is printed, type any printable character on the keyboard. The character will be echoed and the bell should ring. The message will then be typed again. Type the "rubout" key to terminate the test at any time.

#### 6.4 STANDARD I/O TESTS

These tests are designed as a brief check of the console terminal interface logic. Each check is structured as an independent test and the switch register control may be used. A description of each test is given in the program listing. Any errors encountered during the I/O tests will cause a halt at location "ER RHLT" if switch 14 is down.

CZLACE0 LA36 TERM (DL11 & KL11) MACRO M1110 25-AUG-78 10:13  
TABLE OF CONTENTS

1-	100	SWITCH REGISTER OPTIONS
2-	4500	SPECIAL OPERATIONAL INFORMATION
3-	6700	SYSTEM EQUATES
4-	13500	TRAP CATCHER & STARTING ADDRESSES
5-	19100	SYMBOL DEFINITIONS
7-	100	PROGRAM INITIALIZATION & CONTROL
13-	46300	COMMON ROUTINES USED BY LA36 TESTS
26-	100	I/O LOGIC TESTS
42-	100	LA36 PRINTER TESTS
55-	100	LA36 ECHO TESTS
62-	100	MISC. DIAGNOSTIC MESSAGES

```

400
500
600
700
800
900
1000
1100
1200
1300
1400
1500
1600
1700
1800
1900
2000
2100
2200
2300
2400
2500
2600
2700
2800
2900
3000
3100
3200
3300
3400
3500
3600
3700
3800
3900
4000
4100
4200
4300
      .TITLE CZLACEO LA36 TERM (DL11 & KL11)
      ,LA36 DIAGNOSTIC (DL11 & KL11 INTERFACE)

      AUTHORS: ROBERT W. BAKER
              R. QUENNEVILLE
              RALPH A. SCHAUER
              JOHN V. CHATALYAN

      ;COPYRIGHT 1974,1977,1978 DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754

      .SBTTL SWITCH REGISTER OPTIONS
      SWITCH POSITION FUNCTION
      15 UP (1) HALT AT COMPLETION OF CURRENT TEST
      DOWN (0) CONTINUE NORMAL TEST SEQUENCE
      14 UP (1) CONTINUE ON ERROR
      DOWN (0) HALT ON ERROR
      13 UP (1) DRIVE ONLY CONSOLE TERMINAL
      DOWN (0) DRIVE ALL TERMINALS
      11 UP (1) LOOP ON INDIVIDUAL TEST
      DOWN (0) NORMAL TEST SEQUENCE
      09 UP (1) CPU TYPE IS AN LSI-11, PDP-11/03
      DOWN (0) ALL OTHER PDP-11 CPUs
      08 UP (1) HALT TO SELECT TEST AT END OF CURRENT TEST
      DOWN (0) LOOP ON TEST SEQUENCE
      05-00 TEST # SELECTION
      07-00 # OF COLUMNS AT START-UP

```

```

4500
4600
4700
4800
4900
5000
5100
5200
5300
5400
5500
5600
5700
5800
5900
6000
6100
6200
6300
6400
6500
      .SBTTL SPECIAL OPERATIONAL INFORMATION
      1.-- THE STANDARD CONSOLE TERMINAL INTERRUPT VECTOR AND REGISTER
      ADDRESSES ARE USED. TO REFER TO THE LOCATION OF THE CONSOLE
      TERMINAL THE SYMBOLIC LOCATIONS "CONADD" AND "CONVEC" SHOULD
      BE CHANGED BEFORE START UP.
      2.-- BEFORE START UP REFER TO THE DESCRIPTION OF THE ROUTINE "DLVY".
      TIMING IS A FUNCTION OF THE PDP-11 MODEL AND MEMORY TYPE AND
      SHOULD BE SET UP BEFORE RUNNING THE DIAGNOSTIC.
      3.-- IF CPU IS A PDP-11/03, LSI-11 SET SWITCH REGISTER
      BIT 09 TO A 1. SPECIAL TESTS ARE RUN ON THE DLVII.
      4.-- SYSTEMS WITHOUT A HARDWARE SWITCH REGISTER SHOULD USE
      MEMORY LOCATION 176 AS A SOFTWARE SWITCH REGISTER.
      5.-- THIS DIAGNOSTIC IS FOR VERIFICATION OF BASIC TERMINAL
      FUNCTIONS ONLY. IF THE TERMINAL UNDER TEST HAS HARDWARE
      OPTIONS INSTALLED RUN DIAGNOSTIC MAINDEC-11-DZLAF-A, THE
      LA36 TERMINAL OPTIONS TEST.

```

```

6700          ; SYSTEM EQUATES
6800
6900
7000          ; REGISTER EQUATES
7100          ; R0=R0
7200          ; R1=R1
7300          ; R2=R2
7400          ; R3=R3
7500          ; R4=R4
7600          ; R5=R5
7700          ; SP=SP
7800          ; PC=PC
8000          ; PSW=177776
8100
8200          ; SYSTEM EQUATES
8300          ; BIT0=1
8400          ; BIT1=2
8500          ; BIT2=4
8600          ; BIT3=8
8700          ; BIT4=16
8800          ; BIT5=32
8900          ; BIT6=64
9000          ; BIT7=128
9100          ; BIT8=256
9200          ; BIT9=512
9300          ; BIT10=1024
9400          ; BIT11=2048
9500          ; BIT12=4096
9600          ; BIT13=8192
9700          ; BIT14=16384
9800          ; BIT15=32768
10100         ; SCOPSS=BIT14
10200         ; NITRSM=BIT11
10300         ; POPSP=5726
10400         ; POPSP2=22626
10500         ; PRTY7=340
10600         ; PRTY4=200
10700         ; PRTY1=100
10800         ; USI11=BIT9
11000          ; FLAG FOR LSI-11,11/03
11100          ; PROGRAM TRAP EQUATES
11200         ; TYPE=EMT+0
11300         ; ERROR=EMT+1
11400         ; HALT=EMT+2
11500         ; STRDRV=EMT+3
11600         ; STPCHR=EMT+4
11700         ; CHAIN=EMT+5
11800         ; CHALT=EMT+6
11900         ; TYPEH=EMT+7
12000         ; DEFACT=EMT+10
12100         ; TTYPE=EMT+11
12200         ; CPLF=EMT+12
12300         ; SCRLF=EMT+13

```

```

12400         104014          LF=EMT+14
12500         104012          PRINTC=EMT+15
12600         104018          PRTHDR=EMT+16
12700         104019          PRTRD=EMT+17
12800         104020          REAR=EMT+18
12900         104021          AREAD=EMT+19
13000         104022          CR=EMT+22
13100         104023          BTOSC=EMT+23
13200         104024          FORMD=EMT+24
13300         104025          READC=EMT+25

```

```

13500          .SBTTL TRAP CATCHER & STARTING ADDRESSES
13500          ;ENABL ARS,AMA
13600          ;ASELECT
14000          .=0
14200          000000 000002
14300          000002 000006
14400          000004 000006
14500          000006 000006
14600          000010 000012
14700          000012 000000
14800          000014 000016
14900          000016 000000
15000          000018 000000
15100          000022 000002
15200          000024 000026
15300          000026 000000
15400          000030 002722
15500          000032 000340
15600          0000340
15700          000042
15800          000042 000000
15900          000046
16000          000046 011522
16100          000052
16200          000052 010000
16300          000052 010000
16400          000052 010000
16500          000052 010000
16600          000052 010000
16700          000052 010000
16800          000052 010000
16900          000052 010000
17000          000052 010000
17100          000052 010000
17200          000052 010000
17300          000052 010000
17400          000052 010000
17500          000052 010000
17600          000052 010000
17700          000052 010000
17800          000052 010000
17900          000052 010000
18000          000052 010000
18100          000200 000167 000604
18200          000204 000167 000526
18300          000210 000167 000540
18400          000214 000167 000552
18500          000600
18600          000600
18700          000600
18800          000600 000000
18900          000600 000000
19000          .SBTTL SYMBOL DEFINITIONS
19100          ;SYMBOL DEFINITIONS
19200          ;
19300          ;
19400          ;
19500          000602 177560  CONADD: 177560 ;ADDR OF CONSOLE RECEIVER STATUS REG
19600          000604 000060  CONVEC: 60 ;CONSOLE TERMINAL INTERRUPT VECTOR
19700          000606 176500  DLADR: 176500 ;ADDRESS OF FIRST DLL1, DEFAULT TO DL11-A,B
19800          ;IF DL11-C,D,E, THEN
19900          ;SET TO 175610 FOR FIRST 16 (OF 31) OR
20000          ;SET TO 176000 FOR LAST 16 (OF 31)
20100          ;OR SEE OTHER DESIRED START ADDRESS
20200          000610 000020  DLNR: 16 ;# OF DECODED ADDRESSING MODES ASSUMED
20300          000612 177560  TKS: 177560 ;CONSOLE RECEIVER STATUS REG
20400          000614 177562  TKB: 177562 ;CONSOLE RECEIVER BUFFER
20500          000616 177564  TPS: 177564 ;CONSOLE TRANSMITTER STATUS REG
20600          000620 177566  TPB: 177566 ;CONSOLE TRANSMITTER BUFFER
20700          000622 000000  TPKR: 60 ;C.T. RECEIVER INTERRUPT VECTOR
20800          000624 000000  TPLV: PRTY4 ;C.T. TRANSMITTER INTERRUPT VECTOR
20900          000626 000064  TPVTR: 64 ;C.T. TRANSMITTER PRIORITY LEVEL
21000          000630 000200  TPLVL: PRTY4 ;C.T. TRANSMITTER PRIORITY LEVEL
21100          000632 000000  FSTOL: OPEN ;ADDRESS OF FIRST ACTIVE DLL1
21200          000634 000000  CNTLSW: OPEN ;CONSOLE TERMINAL CONTROL SWITCH
21300          000636 000000  CNTLN: OPEN ;CONTAINS CURRENT TEST NUMBER
21400          000638 000000  NXTST: OPEN ;CONTAINS ADDRESS OF NEXT TEST
21500          000640 000000  SCRTO: OPEN ;CONTAINS ADDRESS OF TEST SCOPE ENTRY
21600          000644 000000  SPCID: OPEN ;CONTAINS TEST PROGRAM INDICATORS
21700          000646 000000  CRBUF: OPEN
21800          000650 000000  CTRA: OPEN
21900          000652 000000  WIDTH: OPEN ;CURRENT PAPER WIDTH, BINARY
22000          000654 000000  LEVEL: OPEN ;LEVEL OF MULTIPLE DLL1S
22100          000656 000000  DLCNT: OPEN ;TEST ITERATION COUNT
22200          000658 000000  JUER: OPEN ;JUMP STORAGE FOR RBS 2021 & E022
22300          000662 000000  PRPT: OPEN ;COUNTER FOR ROUTINE "PRINTC"
22400          000664 000000  BRCTR: OPEN ;COUNTER FOR ROUTINE "PRT4"
22500          000666 000000  COUNT3: OPEN ;COUNTER FOR ROUTINE "PRT4"
22600          000670 000000  XCSR: OPEN ;ADDRESS OF MULTIPLE DL11 STATUS
22700          000672 000251  TIMER: 251 ;1 SEC COUNTER FOR ROUTINE "DELAY"
22800          000674 000000  SPCNT: OPEN ;COUNTER FOR TEST ROUTINE "T3"
22900          000676 000000  QCSH: OPEN ;ADDRESS OF CURRENT TEST
23000          000678 000000  TEMERH: OPEN ;TEST STORE FOR RECEIVED CHAR
23100          000680 000000  PARITY: OPEN ;PARITY FLAG FOR RECEIVED CHAR
23200          000682 000000  PCHAR: OPEN ;CHAR CODE WITH PARITY BIT
23300          000684 000000  LFCNT: OPEN ;COUNTER FOR TEST ROUTINE "PT4"
23400          000686 000000  INCHK: OPEN ;CHECK FOR INPUT FLAG
23500          000688 000000  TEMP: OPEN ;TEMPORARY WORKING STORAGE
23600          000690 000570  SR: 177570 ;SW REG ADDRESS
23700          000692 000000  CNTR: OPEN ;TIME COUNTER FOR LSI-11 TESTS

```

23900

```

100          .SBTTL PROGRAM INITIALIZATION & CONTROL
200
300          ;*****  

400          ;COMMON HALT---WHEN IN SWITCH REGISTER CONTROL THE CPU  

500          ;    WILL BE ADVANCED TO THIS COMMON HALT WHERE  

600          ;    A NEW TEST WILL BE EXPECTED TO BE STARTED  

700          ;*****  

800
900 000720 005767 177730      CHLT: TST    LEVEL      ;TEST CURRENT LEVEL
1000 000724 001403      BRNCH 000726  ;BRANCH TO DO NOT HALT
1100 000726 011600      MOV    RSP, R0   ;PUT ADDRESS OF CALLER INTO R0
1200 000730 005740      TST    -(RD)   ;TEST FOR HALT
1300 000732 000000      HALT
1400 000734 001276      SELHLT: RTI
1500 000736 012767 177777 004324  START1: MOV    #177777, ATOX ;RETURN FROM INTERRUPT
1600 000738 000424      MOV    #NCHALT, WAITF ;FORCE END OF I/O TESTS
1700 000752 012767 104011 000716  START2: MOV    #STARCTL, WAITF ;FORCE SR CONTROL
1800 000754 012767 104011 000716  START3: MOV    #STAR1, ATOX ;FORCE TERMINAL CONTROL
1900 000762 012767 005320 004300  START4: BR    STAR1X
2000 000770 000415      MOV    #STAR1X, WAITF ;FORCE ALL I/O TESTS
2100 000772 012767 104011 000700  START5: MOV    #STAR1X, WAITF ;FORCE TERMINAL CONTROL
2200 000774 000426      MOV    #177777, ATOX ;FORCE END OF I/O TESTS
2300 000776 001276      START6: MOV    #NCHALT, ATOX ;FORCE ALL I/O TESTS
2400 000780 012767 005320 004252  START7: MOV    #NCHALT, WAITF ;FORCE SR CONTROL
2500 000782 012767 104066 000654  START8: MOV    #SPB0T, SP   ;SET STACK POINTER
2600 000784 012767 000600      STARTX: MOV    6, -(SP)  ;SAVE CURRENT VECTOR
2700 000786 016746 176752      MOV    4, -(SP)
2800 000788 016746 176744      MOV    105, 4   ;SET UP TIMEOUT VECTOR
2900 000790 012767 001054 176736      TST    RSR    ;PUSH TO REFERENCE HARDWARE SW REG
3000 000792 000411      BRNCH 000794  ;POINT TO SOFTWARE TIMEOUT TRAP OCCURS
3100 000794 012767 000176 177632 10$:   MOV    #SWREG, SR ;POINT TO SOFTWARE SWITCH REGISTER
3200 000796 012767      CMP    (SP)+, (SP)+ ;RESTORE STACK
3300 000798 012767 000626      TYPE
3400 000800 014000      NOSWR
3500 000802 014424      MOV    #202, TIMER ;SWITCH REG AT LOC 176
3600 000804 012767 000203 177574 11$:   MOV    #202, TIMER ;ADJUST TIMER FOR LSI-11
3700 000806 012767 176700      MOV    #SP1, 6   ;RESTORE TIMEOUT VECTOR
3800 000808 012767 005067 177576      CLR    INCCHK ;ALLOW INPUT CHECKING
3900 000810 005067 177576      CLR    PRCIDR ;CLEAR UP
4000 000812 012767 000006 176664      MOV    #6, HACHER ;INITIALIZE PROGRAM FLAGS
4100 000814 005067 177520      CLR    PRGID ;INITIALIZE TERMINAL CONTROL SWITCH
4200 000816 005067 177504      CLR    CNTLSW ;INITIALIZE LEVEL
4300 000818 005067 177520      CLR    LEVEL   ;INITIALIZE LEVEL
4400 000820 012767 003462 176662      MOV    #PFFAIL, 24 ;SET ADDR POWER FAIL ROUTINE
4500 000822 004767 002342      JSR    PC, CONFI ;SET UP CONSOLE TERMINAL ADDRESS

```

```

4700 ***** READ THE PAPER WIDTH, NUMBER OF COLUMNS
4900 FROM SWITCH REGISTER POSITIONS 0-7. SAVE AND
5000 CONVERT TO 3 ASCII CHARACTERS. A WIDTH GT132
5100 OR LT32 COLUMNS (DECIMAL) WILL BE ABORTED TO 132
5200 THE PRINTERS MAY BE CHANGED ONCE THE PROGRAM TITLE OR THE DL11 COUNT
5300 MESSAGE HAS STARTED TO PRINT.
5400 ****
5600 001146 012701 177542      MOV    #SB,R1      ;PUT (SR) INTO R1
5700 001152 042701 177400      BIC    #177400,R1      ;SAVE ONLY BITS 0-7
5800 001156 020127 000204      CMP    R1,#204      ;TEST NO. COLUMNS
5900 001162 0001193 000035      BGT    R2,#35      ;COLUMNS GT32 DEFAULT
6000 001174 012701 177393      BHI    R2,35      ;CHECK IF NO. COLUMNS LT 30
6100 001170 161402 000035      1$:    MOV    #204,R1      ;COLUMNS LT 30 OR GT 132
6200 001172 012701 000204      2$:    MOV    R1,WIDH      ;SAVE NO. COLUMNS IN WIDTH
6300 001176 010161 177450      MOV    #HDRO,RO      ;ADDR TO STORE ASCII COLUMN VALUE
6400 001202 012700 014127      MOV    #3,R2      ;DATA CHAR CONVERSION
6500 001206 012702 000003      BTOSAC      ;CONVERT NO. COLUMNS TO ASCII
6600 001214 000461      4$:    BR    5$      ;TRANSMIT A
6800 001216 000410      5$:    BR    6$      ;NULL CODE
6900 001220 012700 000000      MOV    #0,PO      ;TYPE PROGRAM TITLE FIRST TIME RUN
7000 001224 104315      PRINTC      ;TYPEM
7100 001226 104007      STARTM
7200 001230 013576      MOVS
7300 001232 012767 000240 177754      MOV    #NOP,4$      ;TYPE DLLIS

```

```

7500 **** THIS NEXT PART CHECKS THE PRESENCE OF DL11-A OR DL11-C
7600 STARTING AT 776500. A MESSAGE WILL BE PRINTED INDICATING THE NUMBER
7700 PRESENT. THE PRINTER DIAGNOSTIC WILL ADDRESS EACH OF
7800 THE MULTIPLE DL11S IN THE SYSTEM IF SWITCH 13 IS DOWN (0).
7900 ****
8200 001240 012767 001320 176536 6$:    MOV    #END2A,MACHER      ;INITIALIZE TIME OUT TRAP
8300 001246 016700 177334      MOV    DLADR,RO      ;ADDRESS OF FIRST DL11 TO RO
8400 001252 016701 177332      MOV    DLNR,R1      ;SET DL CHECK COUNT
8500 001256 005067 177374      CLR    DLCNT      ;INITIALIZE DLCNT
8600 001262 005710      END3: TST    (R0)      ;IS DL PRESENT?
8700 001274 016627 001332 176512 6$:    MOV    #END2,MACHER      ;INITIALIZE TIME OUT TRAP
8800 001277 000401      2$:    MOV    R0,FSIDL      ;STORE ADDRESS OF FIRST DL11
8900 001278 0005710      2$:    BR    2$      ;CONTINUE
9000 001300 005710      1$:    TST    (R0)      ;IS DL11 PRESENT
9100 001302 062700 000010      2$:    ADD    #10,RO      ;POINTER AND DL11 ADDRESS
9200 001306 005267 177344      INC    DLCNT      ;INCREMENT COUNT OF DL11'S
9300 001312 005301      END2A: DEC    R1      ;DECREMENT DL CHECK COUNT, DONE?
9400 001314 004170      REQ    R1      ;CHECK IF DONE
9500 001320 005301      END2A: DEC    R1      ;DONE DL CHECK?
9600 001322 001404      REQ    END4      ;YES, EXIT
9700 001322 001404      ADD    #10,RO      ;NO, CHECK NEXT DL
9800 001324 062700 000010      END2: POP,SP2      ;CONTINUE
9900 001330 001754      END4: MOV    DL11SI,RO      ;DL11 NOT PRESENT
10000 001332 022626      END4: MOV    #DL11SI,R1      ;GET DL11
10200 001334 012700 177315      MOV    #D11SI,RO      ;# OF ASCII CHAR STORAGE
10300 001344 012702 000002      MOV    #2,R2      ;# OF ASCII CHARS
10400 001350 104923      BTOSAC      ;CONVERT NUMBER
10500 001352 104057      TYPEM      ;TYPE MESSAGE
10600 001354 014051      DLLIS
10700 ****
10800 **** EXECUTE THE STRING OF CONSOLE TERMINAL I/O TESTS
10900 THEN EITHER HALT AT LOCATION SELHT OR CONTINUE WITH
11000 PRINTER TESTS AS A FUNCTION OF SR BIT 9.
11100 ****
11300 ****
11400 001356 005067 177254      CLR    RTNND      ;SET ROUTINE NO = 0
11500 001362 005967 177266      CLR    LEVEL      ;SET LEVEL = 0
11600 001362 005967 003677 177777      CMP    #A,RTNND      ;SEE IF I/O IS TO BE SKIPPED
11700 001374 001415      BEQ    SKIP      ;IF NO, GO TO I/O TEST
11800 001376 012767 005266 177234      MOV    #A,NXTST      ;ADDRESS OF FIRST I/O TEST
11900 001404 104924      FWD    Nxtst      ;SET UP TEST PARAMETERS
12000 001406 000177 177264      JMP    ACURST      ;GO TO I/O TEST ROUTINE

```

```

12200 ***** THIS PORTION IS THE COMMON RETURN
12300 CHAINN-- FOR ALL THREE CLASSES OF TESTS.
12400
12500
12600 1-- IF AN ERROR OCCURRED DURING AN I/O TEST THE
12700 OPERATOR CAN CAUSE THAT TEST TO BE LOOPED
12800 WITHOUT A FURTHER ERROR HALT.  BE
12900 SELECTED THE PGPSPW,BIT0 WILL SET THE SR=1.
13000 SETTING SR BYT14 WILL CLEAR THE SR=1.
13100 RESETING SR BYT14 WILL ALLOW THE
13200 ERROR HALT TO OCCUR AGAIN IF IT STILL EXISTS.
13300
13400
13500
13600 2-- IF THE OPERATOR IS IN THE MAINTENANCE
13700 MODE (BIT 8 SET =1 AT START UP TIME), THE
13800 SELECTED PROGRAM WILL LOOP CONTINUOUSLY.
13900 IF THE OPERATOR SETS THE REGISTERS IS =0
14000 THEN THE PROGRAM WILL BE ADVANCED TO
14100 THE NEXT TEST IN ITS CLASS IF BIT 8=0.
14200 AS LONG AS BIT 11 AND
14300 BIT 8 ARE OF THE CLASS OF TESTS SELECTED
14400 WILL BE CONTINUOUSLY SEQUENCED THROUGH.
14500 IF BIT 11 IS 0 AND BIT 8=1, THEN THE CPU
14600 WILL HAVE AN LOCATION SELBLT AND WAIT FOR THE
14700 NEXT TEST NUMBER TO BE SET IN THE
14800 ****
14900 001412 032767 000001 177214 CHAINN: BIT #1,CNTLSW ;CHECK IF TERMINAL CONTROL
15000 001424 005691 177214 1S: BEQ 1S ;BRANCH IF NOT
15100 001424 005691 177214 ITYCTL ;GOTO TERMINAL CONTROL
15200 001430 100016 1S: BPL 3S ;TEST SELECTION IN PRGID
15300 001432 032777 040000 177254 1S: PRGID ;BRANCH IF ERROR BIT NOT SET
15400 001440 001407 177254 BEQ 3S ;ERROR, CHECK IF SCOPE OPTION ON
15500 001442 022767 177777 177172 CMP #1,SCOPTR ;YES, CHECK IF 0 TO SCOPE THIS TEST
15600 001450 001403 BEQ 2S ;BRANCH IF NOT 0
15700 001452 007765 177164 MOV #SCOPTR,ASP ;PUT ADDR OF SCOPE ENTRY INTO STACK
15800 001460 043764 100000 177156 2S: RTI #BIT15,PRGID ;CLEAR SCOPE ENTRY IN TEST
15900 001466 005767 177182 3S: TST LEVEL ;CLEAR LEVEL IND. IN PRGID
16000 001472 014045 177182 BEQ 4S ;CHECK LEVEL
16100 001474 032777 004000 177212 3S: #INITRSW,@SR ;BRANCH IF LEVEL=0
16200 001502 001405 BEQ 5S ;TEST LOOP SWITCH ON (=)
16300 001504 000002 RTI ;BRANCH IF NO LOOP TEST
16400 001504 000002 177146 4S: DEC ICTR ;GOTO BACK TO TEST
16500 001504 000002 177146 RTI ;INCREMENENT TEST ITERATION COUNT
16600 001514 000002 177146 ADD CNTLW ;NOT ZERO, REPEAT TEST
16700 001514 000002 177146 BEQ 6S ;TEST IP SEQUENCE TEST (BITS8-0
16800 001516 032777 000400 177170 5S: BIT #BIT8,@SR ;BRANCH TO NEXT TEST IF BITS8=0
16900 001524 001402 177170 BEQ 6S ;GOTO WAIT FOR MORE INPUT
17000 001526 000167 000146 6S: JMP POPSP2 ;POP 2 OFF STACK
17100 001532 022626 CHAINY: NOP ;THIS IS FORMERLY WAS RESET
17200 001534 000240 177152 RTI ;CHECK SR
17300 001534 000003 177066 MOVR RNNNO,RO ;BRANCH IF NO HALT WANTED
17400 001534 000003 177066 HALT ;CURRENT TEST NUMBER TO RO
17500 001550 116700 177066 ;HALT (NOT FOR TEST SELECTION)
17600 001550 000000 177076 1S: TST LEVEL ;TEST THE CURRENT LEVEL
17700 001552 005767 177076 BEQ 3S ;BRANCH IF 0
17800 001556 001420

```

```

17900 001560 012767 000006 176216    MOV    #6,MACHER      ;CLEAN UP
17900 001560 012767 000500 176216    MOV    #SPB0T,SP      ;SET UP STACK POINTER
18210 001574 012767 177777 177036    CMP    #1,NXTST      ;SET UP VALUES FOR NEXT TEST
18300 001602 001004 177777 177036    SNE    #1,NXTST      ;END OF I/O TESTS (-=1)
18400 001604 012767 005266 177026    MOV    #ATO,NXTST      ;BRANCH IF NOT END
18500 001612 104024 005266 177026    FORWD      ;RESET NXTST TO FIRST I/O TEST
18600 001612 012767 177056 177012    JMP    ACURST      ;SET UP VALUES FOR NEXT TEST
18700 001620 005267 177056 177012    2$:   CMP    #1,NXTST      ;GO TO TEST
18800 001620 005267 177012 177012    BNE    NEXT       ;END OF I/O TESTS (-=1)
18900 001620 005267 000400 177056    SKIP:   BTF    #IT10,.USR      ;BRANCH IF NOT
19000 001620 005267 000400 177056    BTF    #IT11,.USR      ;TEST IF WANT TEST SELECTION RIGHT AWAY
19100 001640 012767 000200 176776    BNE    NEXT       ;BYPASS SCOPING
19200 001640 012767 000372 176764    MOV    #ATO,NXTST      ;PROD TESTING, GO TO PRINTER TESTS
19300 001654 012767 000006 176122    NEXT:   MOV    #6,MACHER      ;CLEAN UP
19400 001652 012767 000500 176122    MOV    #SPB0T,SP      ;SET UP STACK POINTER
19500 001652 012767 000500 176122    FORWD      ;SET UP NEXT TEST PARAMETERS
19600 001674 000124 177024 177024    JMP    ACURST      ;GO TO ROUTINE
19700 001674 005267 177024 177024    NEXT1: INC      LEVEL
19800

19900 ****
20000 **** WAIT FOR FURTHER INSTRUCTIONS:
20100 **** -LOAD PROGRAM NUMBER INTO BITS 0-5 OF THE SR
20200 **** -SET SR BIT 11=1 TO LOOP ON SELECTED TEST
20300 **** -SET SR BIT 11=1 AND BIT 8=0 TO LOOP THROUGH
20400 **** -SEQUENCE OF SELECTED TESTS
20500 **** -SET SR BIT 11=0 AND BIT 8=1 TO HALT AGAIN AFTER
20600 **** EXECUTING TEST ONCE
20700 ****
20800 ****

21000 001700 104006 000006 176074    WAITF: CHALT      ;OR TTYCTL IF START WAS AT 210
21100 001700 012766 000006 176074    MOV    #6,MACHER      ;CLEAN UP
21200 001700 012766 000500 176074    MOV    #SPB0T,SP      ;SET UP STACK POINTER
21300 001700 012766 176774 176774    BTF    #IT10,.RO      ;GET CURRENT SR REG
21400 001724 020027 000037 176706    BTC    #IT10,.RO,RO
21500 001730 101403 000006 176074    CMP    #0,#37      ;TEST IF PROG NO. IS I/O TEST
21600 001732 005567 176706 176706    BLDOS      ;BRANCH IF EQ OR LT #37. AN ECHO OR PRINTER
21700 001736 000403 176676 176676    CLR    #PRGID      ;I/O TEST, CLEAR PRGID
21800 001740 000200 176676 176676    BIS    #IT17,PRCID      ;BYPASS SCOPING
21900 001740 000200 176676 176676    CCL    RO          ;CLEAR C BIT
22000 001750 000100 176676 176676    MOV    PPGTAB(RO),NXTST      ;GET PROGRAM ADDRESS OUT OF
22100 001750 016067 002522 176660    CMP    NXTST,WA1FF      ;PROGRAM, ADDRESS IS LARL
22200 001760 028727 176654 001700    BEQ    WA1FF      ;TEST IF LEGAL TEST NO.
22300 001760 001744 176700 176700    FORWD      ;BRANCH IF ILLEGAL
22400 001770 000124 176700 176700    JMP    ACURST      ;SET UP TEST PARAMETERS
22500 001772 000124 176700 176700    **** GO TO TEST

```

```

22700 ;*****
22800 ;TTV1-- THIS SECTION IS USED WHEN THE DIAGNOSTIC IS BEING CONTROLLED BY
22900 ;THE CONSOLE TERMINAL, IT IS EFFECTIVE ONLY WHEN THE DIAGNOSTIC
23000 ;STARTING ADDRESS IS 210 AND SR RIT 8 WAS SET AT START TIME.
23100 ;THE RESPONSE TO THE MESSAGE "SELECT TEST NO." MUST BE THE 2
23200 ;DIGIT OCCUPYING TEST NUMBER FOLLOWED BY :
23300 ;    "H" TO LOOP ON TEST
23400 ;    "S" TO LOOP ON SEQUENCE
23500 ;    ":" TO EXECUTE TEST ONCE
23600 ;    ALL SPACES WILL BE IGNORED, AN ILLEGAL INPUT WILL BE FLAGGED BY A "?"
23700 ;    AND THE RETYPING OF THE ABOVE MESSAGE.
23800 ;*****
23900
24000 001776 022626 TTY1: POPSP2 ;POP 2 FROM STACK
24100 002000 105777 176606 TSTB ;TEST IF ANY INPUT
24200 002004 000113 ATKS ;BRANCH IF NOT
24300 002006 017705 176602 MOV R5 ;GET CHAR
24400 002012 032763 #177600,R5 ;MASK BITS
24500 002012 032763 000177 CMP R5,#177 ;CHECK IF RUDOUT
24600 002024 001004 BNE R5 ;BRANCH IF NOT
24700 002024 042767 004400 176602 BIC R5 ;CLEAR LOOP BITS
24800 002032 006413 BR TTY1B ;CLEAR LOOP BITS
24900 002032 032767 004000 176572 1$: BIT #NITRSW,CNTLSW ;CHECK IF LOOP ON TEST
25000 002042 001401 BEQ 2$ ;BRANCH IF NO LOOP ON TEST
25100 002042 000004 000400 176560 2$: BIT #RIT8,CNTLSW ;LOOP ON TEST
25200 002054 001402 BEQ TTY1B ;TEST IF LOOP ON SEQUENCE
25300 002054 000167 177452 JMP CHAINY ;BRANCH IF NO LOOP ON SEQUENCE
25400 002056 012267 177777 176620 TTY1B: MOV #-1,INCHK ;CHAIN TO NEXT TEST
25500 002056 021267 000036 MOV #30,,R0 ;STOP INPUT CHECKING
25600 002070 104010 DELAY ;DELAY FOR HALF DUPLEX
25700 002070 104017 MPEM ;TYPE MESSAGE
25800 002102 005067 176602 CLR INCHK ;ALLOW INPUT CHECKING AGAIN
25900 002106 104020 READ ;WAIT FOR INPUT
26000 002110 026727 176564 000040 1$: CMP TEMPCH,#40 ;TEST IF CHAR IS A SPACE
26100 002116 001773 BEQ 2$ ;BRANCH IF YES
26200 002120 002700 000036 MOV #30,,R0 ;DELAY FOR HALF DUPLEX
26300 002125 104017 PRNT ;READY?
26400 002130 004761 176460 176462 MOVB ATKB,ATPB ;PC TESTC
26500 002142 000541 JSR PC,TESTC ;CHECK IF CHAR IS OK
26600 002144 001005 BR 8$ ;NO, ERROR
26700 002148 002700 MOV R0,R5 ;OK, PUT CHAR INTO R5
26800 002156 008305 ASL R5 ;SHIFT INTO POSITION 5-3
26900 002152 006305 ASL R5
27000 002156 104020 2$: ASL R5
27100 002156 026727 176516 000040 READ ;WAIT FOR NEXT CHAR
27200 002164 001773 BEQ TEMPCH,#40 ;CHECK IF A SPACE
27300 002166 012700 000036 BEQ 2$ ;BRANCH IF SPACE
27400 002172 104010 DELAY ;DELAY FOR HALF DUPLEX
27500 002172 104017 PRNT ;READY?
27600 002204 004767 176412 176414 MOVB ATKB,ATPB ;PC TESTC
27700 002210 005156 JSR PC,TESTC ;CHECK IF CHAR IS OK
27800 002212 060005 ADD R0,R5 ;ERROR IN CHAR
27900 ;OK, RS NOW = OCTAL TEST NO.

```

```

28400 002214 104020 3$: READ ;WAIT FOR TERMINATION CHARACTER
28500 002224 001773 176456 000040 CMP TEMPCH,#40 ;CHECK IF SPACE
28600 002226 012700 000036 BEQ 3$ ;BRANCH IF SPACE
28700 002232 104017 DELAY ;DELAY FOR HALF DUPLEX
28800 002234 104017 PRNT ;READY?
28900 002236 117777 176352 176354 MOVB ATKB,ATPB ;ECHO CHAR
29000 002244 012767 004001 176362 #4001,CNTLSW ;SET BITS 11 & 0
29100 002252 026727 176422 000114 CMP TEMPCH,#114 ;NO, IS IT AN "L" ?
29200 002260 001427 BEQ 5$ ;BRANCH IF YES
29300 002268 026727 176412 000154 CMP TEMPCH,#154 ;CHECK LOWER CASE
29400 002272 026727 176402 000123 BEQ 5$ ;NO, IS IT AN "S"
29500 002300 001414 176372 000163 BEQ 4$ ;BRANCH IF YES
29600 002310 001410 176362 000056 CMP TEMPCH,#163 ;CHECK LOWER CASE
29700 002312 026727 BNE R5 ;NO, IS IT A "?" ?
29800 002320 001052 000001 176304 MOV #51,CNTLSW ;NO, ERROR
29900 002332 000673 000401 176274 4$: SET BITS 8 & 0
30400 002332 012767 000006 175436 5$: MOV #401,CNTLSW ;CLEAN UP
30500 002340 012767 000600 MOV #6,WACHER ;INIT SP
30600 002346 012706 #SPOT,SP ;IS THIS AN I/O TEST
30700 002352 020527 000040 CMP R5,#40 ;BRANCH IF YES
30800 002352 103033 RHIS R5 ;IS THIS AN OPTION TEST?
30900 002356 026701 000030 CMP R5,#30 ;SKILL IF YES
31000 002356 026701 000200 RHIS R5 ;IS THIS AN ECHO TEST
31100 002366 020527 000020 CMP R5,#20 ;BRANCH IF NOT
31200 002366 103404 BLD R5 ;FORCE ECHO TEST TO A SINGLE RUN
31300 002374 012767 000001 176232 MOV #1,CNTLSW ;LEAVE THIS TERMINAL AS CONSOLE
31400 002402 006402 BR 7$ ;RESET CONSOLE TERMINAL ADDRESS
31500 002404 004767 001300 JSR PC,CONIT ;BYPASS SCOPING
31600 002410 055767 000200 176226 6$: BIS #BIT7,PRGID ;CLEAR C BIT
31700 002410 006105 LOC R5 ;PRGTAB(R5),NXTST:ADDR OF TEST TO NXST
31800 002422 016567 002522 176210 CMP NXTST,#WAITF ;CHECK IF TEST EXISTS
32000 002430 026727 176204 001700 BEQ 8$ ;BRANCH IF NOT
32100 002436 001403 FORMD ;SET UP TEST PARAMETERS
32200 002440 104024 JMP OCURTST ;GO TO TEST
32300 002440 000177 176230 PRNT ;CHECK IF PRINTER IS READY
32400 002450 104024 000077 176142 #77,ATPR ;SEND A "?"
32500 002450 104024 BR TTY1B ;TRY AGAIN
32600 002456 000601

```

CZLACEO LA36 TERM (DL11 & KL11) MACRO M1110 25-AUG-78 10:13 PAGE 12  
PROGRAM INITIALIZATION & CONTROL

SEQ 0060

```

32800 ;TESTC--CHECKS THAT THE INPUTTED CHARACTER IS BETWEEN 0 AND 7 INCLUSIVE
32900
33000 002460 026777 176214 000060 TESTC: CMP TEMPCH,#60 ;CHECK IF NUMERIC AND EQ OR GT 0
33100 BHIS PC ;BRANCH IF OK
33200 RTS PC ;ZERO RETURN
33300 002472 026727 176202 000067 1$: PTP TEMPCH,#67 ;CHECK IF EQ OR LT 7
33400 BLD5 PC ;BRANCH IF OK
33500 RTS PC ;ERROR RETURN
33600 002502 002017 ADD #2,8SP ;SET UP RETURN ADDRESS
33700 002510 016700 176164 MOV TEMPCH,RO ;GET CHAR
33800 002514 042700 177770 BIC #177770,RO ;SAVE ONLY THE DIGIT
33900 002520 002027 RTS PC ;NORMAL RETURN

```

CZLACEO LA36 TERM (DL11 & KL11) MACRO M1110 25-AUG-78 10:13 PAGE 13  
PROGRAM INITIALIZATION & CONTROL

SEQ 0061

PRGTAB:	P0	DATA PATH TEST
4100	002522	PRINTER CHARACTER TEST
4300	002524	PARALLEL CHARACTER TEST
4300	002540	MULTILINE FEED TEST
4300	001064	SINGLE LINE FEED TEST
4500	002550	BACKSPACE TEST
4500	002532	OVERPRINT TEST
4500	010304	PRINTING FREQUENCY SWEEP TEST
4500	010462	PAPER FEED TEST
4500	010666	PAPER BELL TEST
4700	002536	SPARE
4800	002540	SPARE
4800	011054	SPARE
4800	011256	SPARE
4800	011456	SPARE
5200	002550	LIFE TEST
5300	002552	CHARACTER ECHO TEST
5300	002554	LINE ECHO TEST, ECHO RATE
5400	001700	CHARACTER/CODE ECHO TEST
5500	002556	SELECTIVE PATTERN ECHO TEST
5500	002560	BELL ECHO TEST
5500	011546	SPARE
5600	002562	SPARE
5600	012116	SPARE
5800	002566	SPARE
5800	015594	SPARE
5900	002570	SPARE
5900	012476	SPARE
6100	002572	SPARE
6100	013020	SPARE
6200	002574	SPARE
6200	013566	SPARE
6300	002576	SPARE
6300	001700	SPARE
6400	002590	SPARE
6400	001700	SPARE
6600	002594	SPARE
6600	001700	SPARE
6700	002596	SPARE
6700	001700	SPARE
36800	002610	SPARE
36900	002612	SPARE
37000	002614	SPARE
37000	001700	SPARE
37200	002616	SPARE
37200	001700	SPARE
37300	002622	SPARE
37400	002624	I/O TEST NO. 40
37500	002626	I/O TEST NO. 41
37600	002630	I/O TEST NO. 42
37600	005404	I/O TEST NO. 43
37700	002532	I/O TEST NO. 44
37800	002634	I/O TEST NO. 45
37800	005620	I/O TEST NO. 46
38000	002636	I/O TEST NO. 47
38100	002638	I/O TEST NO. 48
38200	002640	I/O TEST NO. 49
38300	002642	I/O TEST NO. 50
38400	002644	I/O TEST NO. 51
38500	002646	I/O TEST NO. 52
38500	006116	I/O TEST NO. 53
38500	002652	I/O TEST NO. 54
38600	002654	I/O TEST NO. 55
38700	002656	I/O TEST NO. 56
38800	002658	I/O TEST NO. 57
38900	002660	I/O TEST NO. 58
38900	006500	I/O TEST NO. 59
39000	002662	I/O TEST NO. 60
39000	006572	I/O TEST NO. 61
39100	002664	I/O TEST NO. 62
39100	006672	I/O TEST NO. 63
39200	002666	I/O TEST NO. 64
39200	007000	LSI TEST NO. 65
39300	002670	I/O TEST NO. 66
39300	007112	LSI TEST NO. 67
39400	002672	SPARE
39400	007224	SPARE
39500	002674	SPARE
39500	007246	SPARE
39600	002676	SPARE
39600	001700	SPARE
39700	002702	SPARE
39700	001700	SPARE

```

39800 002704 001700      WAITF          ;SPARE
39900 002708 001700      WAITF          ;SPARE
40000 002710 001700      WAITF          ;SPARE
40100 002712 001700      WAITF          ;SPARE
40200 002714 001700      WAITF          ;SPARE
40300 002716 001700      WAITF          ;SPARE
40400 002720 001700      WAITF          ;SPARE
40500
40500
40600
40700
40800
40900
41000
41100 002722 011646      EMTINT: MOV    @SP,-(SP)    ;PUSH STACKED PC TO GET A WORK COPY. (Q)
41200 002724 162116 000002      SUB    #2,@SP      ;SUBTRACT 2 FROM SP
41300 002730 017616 000000      ADD    @SP,@SP      ;ADD SP TO SP
41400 002732 161362 000035      CMPB   @SP,#35      ;EXAMINE SP'S RIGHT SIDE TO
41500 002734 161362          BLOS   25          ;BRANCH IF WITHIN RANGE OF ESTABLISHED TABLE.
41600 002742 000000          HALT
41700 002744 000776          LS
41800 002746 006116          RR
41900 002750 042716 177001      1S:   ROL    @SP      ;MULT INSTR BY 2 TO GET WORD DISPLACEMENT.
42000 002752 064716 000770      ADD    #EMTTAB,@SP    ;STRIP OFF DCODE AND LS BIT.
42100 002754 050546          ADD    @SP,@SP      ;ALIAS STARTING ADDRESS OF TABLE.
42200 002756 012746 002774      MOV    @SP,-(SP)    ;FROM TABLE GET OUT DESIRED POINTER.
42300 002758 000002          CLR
42400 002760 000136          MOV    #3$,-(SP)    ;PUSH A PC = TO #3$ OF THIS ROUTINE,
42500 002774          RTI
42600
42700
42800 002776 000000          JNP    @SP,+      ;DO RTI (POP-POP) TO ESTABLISH THE ZERO PSW.
42900
43000 003002 003446          EMTTAB: TYP    ;MESSAGE OUTPUT ROUTINE
43100 003004 003356          ERLT   ;170 TEST ERROR ROUTINE
43200 003006 003406          STLSRV ;UNCONDITIONAL HALT
43300 003010 001412          CHAINN ;KEYBOARD VECTOR/PRIORITY SETUP
43400 003012 000720          CHLT   ;PRINTER VECTOR/PRIORITY SETUP
43500 003014 003164          TDM
43600 003016 001726          DLY
43700 003022 003214          TTY1   ;MESSAGE OUTPUT ROUTINE, MULTI DEVICES
43800 003024 003142          SCRFLF ;CONSOLE TERMINAL CONTROL
43900 003026 003216          SSRCRF ;CARRIAGE RETURN-LINE FEED TO ALL DL11'S
44000 003030 004324          SELF
44100 003032 003316          SPRTC
44200 003034 004316          SRRHOR ;PRINT CHAR
44300 003036 004113          PRTR
44400 003040 003640          READ
44500 003042 003226          SAPEAD ;I/O TEST READ ROUTINE
44600 003044 004006          SCRASC ;CARRIAGE RETURN ONLY (TO ALL)
44700 003046 003592          SFORMD ;BINARY TO ASCII CONVERSION
44800 003050 004204          SRECD  ;FORWARD ROUTINE (BETWEEN TESTS)
44900 003052 003225          SPARET ;READ CONSOLE KYBD ONLY
45000 003054 003225          SPARET ;SPARE EMT
45100 003056 003345          SPARET ;SPARE EMT
45200 003060 003072          SPARET ;SPARE EMT
45300 003062 003072          SPARET ;SPARE EMT
45400 003064 003072          SPARET ;SPARE EMT

```

```

45500 003066 003972      SPARET          ;SPARE EMT
45600 003070 003172      SPARET          ;SPARE EMT
45700 003072 000000      SPARET: HALT    ;HALT IF TRAP TO UNDEFINED
45800 003074 000776      BR    SPARET    ;EMT IS ATTEMPTED.
46000
46100
46200
46300
46400
46500
46600
46700
46800
46900
47000
47100
47200
47300
47400
47500
47600
47700
47800
47900
48000
48100
48200
48300
48400
48500
48600
48700
48800
48900
49000
49100
49200
49300
49400
49500
49600
49700
49800
49900
50000
      .SBttl COMMON ROUTINES USED BY LA36 TESTS
*****  

*****  

THIS SECTION CONTAINS MOST ROUTINES CALLED BY  

THE VARIOUS TESTS EITHER BY TRAPPING THROUGH LOCATION  

30 OR BY SUBROUTINE CALLS (JSR PC, ***)  

*****  

*****  

TYPE-- A COMMON ROUTINE USED TO TYPE MESSAGES ON THE  

CONSOLE TERMINAL ONLY. THE NULL CHARACTER TERMINATES  

THE MESSAGE. CALLED THROUGH AN EMT TRAP.  

*****  

TYPE   MSG   ;ADDRESS OF MESSAGE
*****  

TYP:   MOV    R0,(SP)      ;SAVE R0
      MOV    2(SP),R1      ;GET POINTER TO ADDR. OF MSG.
48300 003104 062766 000002 000002      ADD    #2,2(SP)    ;ADDR. OF MSG TO R1
48400 003112 011101          1S:   MOVB   (R1),R0      ;GET CHAR
48500 003114 112100          BNE    2S          ;BRANCH IF WANT AUTO CR-LF
48600 003116 100403          BNE    3S          ;PRINT CHAR IF NOT NULL
48700 003118 091404          MOVB   (SP),R0      ;RESTORE R0
48800 003120 000002          RTI
48900 003124 000002          LS
49000 003126 104913          2S:   SCRFLF ;SEND CR-LF
49100 003130 000771          BR    1$          ;GET NEXT CHAR
49200 003132 104017          3S:   PRNT   1$          ;PRINTER READY?
49300 003134 110077 175460      MOVB   R0,@TPB     ;LOAD PRINTER BUFFER WITH CHAR
49400 003140 000765          BR    1$          ;GO GET NEXT CHAR
49500
49600 003142 104917          $SSCRFL: PRNT ;PRINTER READY?
49700 003144 112977 000015 175446      MOVB   #15,@TPB    ;SEND CR
49800 003152 104917          PRNT   ;PRINTER READY?
49900 003154 112777 000012 175436      MOVB   #12,@TPB    ;SEND LF
50000 003162 000002          RTI

```

```

50200 ;XXXXXXXXXX
50300 ;TYPM---MULTI TYPE-A COMMON ROUTINE TO OUTPUT
50400 ; A MESSAGE ON ALL DL11S IF THE MULTI TEST
50500 ; SWITCH (BIT 13) IS RESET. THIS ROUTINE IS USED BY
50600 ; THE PRINTER TESTS TO TYPE HEADINGS. IF A UNIT
50700 ; IS NOT READY, THE CHARACTER WILL NOT BE TYPED.
50800 ;
50900 ;
51000 ;
51100 ;
51200 003164 011601 000002
51300 003165 062716 000002
51400 003172 011103
51500 003175 104002
51600 003200 001003
51700 003202 104012
51800 003204 104012
51900 003206 000772
52000 003210 104012
52100 003212 000770
52200 ;
52300 ;
52400 003214 104022
52500 003216 012700 000012
52600 003222 104015
52700 003224 000002
52800 ;
52900 003226 012700 000015
53000 003232 000015
53100 003234 000002
53200 ;
53300 ;
53400 ;
53500 ;
53600 ;
53700 ;
53800 ;
53900 003236 012700 000000
54000 003242 104015
54100 003244 104007
54200 003250 012700 175362
54300 003254 006200
54400 003256 006200
54500 003260 006200
54600 003262 042700 177770
54700 003265 062700 000060
54800 003274 012700
54900 003276 012700 175336
55000 003300 042700 177770
55100 003304 062700 000060
55200 003310 104015
55300 003312 104012
55400 003314 104014
55500 003316 000002
55600 ;
55700 ;
55800 ;
55900 ;
56000 ;
56100 ;
56200 ;
56300 ;
56400 ;
56500 ;
56600 ;
56700 ;
56800 ;
56900 ;
57000 ;
57100 ;
57200 ;
57300 ;
57400 ;
57500 ;
57600 ;
57700 ;
57800 ;
57900 ;
58000 ;
58100 ;
58200 ;
58300 ;
58400 ;
58500 ;
58600 ;
58700 ;
58800 ;
58900 ;
59000 ;
59100 ;
59200 ;
59300 ;
59400 ;
59500 ;
59600 ;
59700 ;
59800 ;
59900 ;
60000 ;
60100 ;
60200 ;
60300 ;
60400 ;
60500 ;
60600 ;
60700 ;
60800 ;
60900 ;
61000 ;

```

\*\*\*\*\*  
ROUTINE TO PRINT TEST HEADER  
\*\*\*\*\*

\*\*\*\*\*  
ROUTINE TO PRINT TEST NUMBER  
\*\*\*\*\*

```

55800 ;
55900 ;
56000 ;
56100 ;
56200 ;
56300 ;
56400 ;
56500 ;
56600 ;
56700 ;
56800 ;
56900 ;
57000 ;
57100 ;
57200 ;
57300 ;
57400 ;
57500 ;
57600 ;
57700 ;
57800 ;
57900 ;
58000 ;
58100 ;
58200 ;
58300 ;
58400 ;
58500 ;
58600 ;
58700 ;
58800 ;
58900 ;
59000 ;
59100 ;
59200 ;
59300 ;
59400 ;
59500 ;
59600 ;
59700 ;
59800 ;
59900 ;
60000 ;
60100 ;
60200 ;
60300 ;
60400 ;
60500 ;
60600 ;
60700 ;
60800 ;
60900 ;
61000 ;

56800 003230 032777 040000 175366 ERR: BIT #2COPSW,SR ;CHECK SCOPE SWITCH
56900 003232 001404 000000 175310 BEQ #2RSP ;BRANCH IF NO SCOPE
57000 003233 055767 175310 TST PRCID ;SCOPING WANTED, FIRST ERROR?
57100 003334 100001 BPL 1S ;BRANCH AND HALT ON FIRST ERROR
57200 003336 000002 RTI ;SCOPE EXIT
57300 003340 052767 100000 175276 1S: BIS #BIT15,PRCID ;SET ERROR INDICATOR
57400 003345 011600 000000 EHLT: MOV #SP,R0 ;ADDRESS OF CALL INTO R0
57500 003349 005740 TST -(R0) ;LOCATION OF NEW INTERRUPT VECTOR
57600 003354 000002 HALT ;RETURN TO TEST FOLLOWING CALL
57700 003355 RTI ;RETURN TO CALLER

58700 ;
58800 ;
58900 ;
59000 ;
59100 ;
59200 ;
59300 ;
59400 ;
59500 ;
59600 ;
59700 ;
59800 ;
59900 ;
60000 ;
60100 ;
60200 ;
60300 ;
60400 ;
60500 ;
60600 ;
60700 ;
60800 ;
60900 ;
61000 ;

58800 003356 017667 000000 000012 STLSRV: MOV @SP,STPRA+2 ;SET RETURN ADR AND VECTOR
58900 003358 062716 000002 ADD #2RSP ;SET VTR,R1
59000 003360 016701 175226 MOV @VTR,R1
59100 003374 016721 000000 STPRA: MOV #0,(R1)+ ;LOCATION OF NEW INTERRUPT VECTOR
59200 003400 016721 175220 RTI ;RETURN TO CALLER

59700 ;
59800 ;
59900 ;
60000 ;
60100 ;
60200 ;
60300 ;
60400 ;
60500 ;
60600 ;
60700 ;
60800 ;
60900 ;
61000 ;

60500 003406 017667 000000 000012 STLSPV: MOV @SP,STPPA+2 ;SET RETURN ADR AND VECTOR
60600 003414 062716 000002 ADD #2RSP ;SET VTR,R1
60700 003420 016701 175202 MOV @VTR,R1
60800 003424 012721 000000 STPPA: MOV #0,(R1)+ ;LOCATION OF NEW INTERRUPT VECTOR
60900 003430 016721 175174 RTI ;RETURN TO CALLER
61000 003434 000002 RTI ;RETURN TO CALLER

```

```

61200      ****
61300      //DELAY--A COMMON ROUTINE TO DELAY PROCESSING
61400      //A GIVEN NUMBER OF MSEC.
61500      //CALLING SEQUENCE:
61600      //    MOV #5,R0 ;R0 CONTAINS THE NUMBER OF MSEC DELAY DESIRED
61700      //    DELAY
61800      //        THE DELAY IS EFFECTED BY THE EXECUTION OF THE LOOP;
61900      //        15: DEC R1
62000      //        BNE 15
62100      //        SINCE THE EXECUTION TIMES OF THE PDP11 LINE DOES VARY FROM
62200      //        MACHINE TO MACHINE, THE VALUE AT SYMBOLIC LOCATION
62300      //        "TIMER" MUST BE CHANGED TO THE APPROPRIATE VALUE AS SHOWN BELOW
62400      //        BEFORE STARTING THE DIAGNOSTIC. "TIMER" IS INITIALIZED
62500      //        FOR AN 11/05,11/10(=251).
62600      //MACHINE   05610  35640  15&20  LSI603  BIPOLAR 11/45 & 11/70
62700      //                                MOS      CORE
62800      //LOOP: DEC R1  3.4    .99   2.3    .30    .51   .90
62900      //          BNE LOOP 2.5    1.76   2.6    .60    .98   1.13
63000      //          TIME=  5.9USEC 2.75   4.9    .90USEC 1.49USEC
63100      //          SET TIMER 251    554    314    202    2127   755   2.03USEC
63200      //XXXXXXXXXX
63300      //DLY:   MOV     R1,-(SP)    ;SAVE R1
63400      //IS:    MOV     TIMER,R1    ;MOV 1 MSEC LOOP CNT TO R1
63500      //25:   DEC     R1           ;DECREMENT COUNT
63600      //        RTX    25           ;RELOAD IF NOT ZERO
63700      //        DEC     R0           ;DEC NO. OF MSEC DELAY
63800      //        BNE    15           ;DELAY AGAIN IF NOT ZERO
63900      //        MOV     (SP)+,R1    ;ALL DONE RESTORE R1
64000      003436  010146
64100      003440  016701  175226
64200      003444  005301
64300      003456  005300
64400      003450  005300
64500      003452  001372
64600      003454  012601
64700      003456  000002
RTI

```

```

64900      ****
65000      //PFAIL--POWER FAIL ROUTINE
65100      //    SAVE ALL REGISTERS AND SET RESTART ADDRESS
65200      //    INTO LOCATION 24
65300      //RESTART--POWER FAIL RECOVERY
65400
65500

```

CZLACBO LA36 TERM (DL11 & KL11) MACRO M1110 25-AUG-78 10:13 PAGE 18  
COMMON ROUTINES USED BY LA36 TESTS

SEQ 0068

100

;

RESTORE ALL REGISTERS AND GO TO START

CZLACBO LA36 TERM (DL11 & KL11) MACRO M1110 25-AUG-78 10:13 PAGE 19

SEQ 0069

```
200          ****
300 003460 010046      PFAIL: MOV    R0,-(SP)
400 003462 010046      MOV    R1,-(SP)
500 003464 010046      MOV    R2,-(SP)
600 003466 010046      MOV    R3,-(SP)
700 003468 010046      MOV    R4,-(SP)
800 003470 010046      MOV    R5,-(SP)
900 003472 010546      MOV    R6,-(SP)
1000 003474 016746 174324      MOV    R7,-(SP)
1100 003500 010567 000010      MOV    SP,SAVR6      ;SAVE STACK POSITION
1200 003502 000087 003516 174312      MOV    #RESTART,24      ;STORE RESTART ADDRESS
1300 003504 000000      HALT
1400 003514 000000      SAVR6: WORD 0
1500 003516 104007      RESTART: TYPEM 15
1600 003518 003552
1700 003522 016706 177766      MOV    SAVR6,SP      ;RESTORE STACK POINTER
1800 003526 012667 174272      MOV    (SP)+,24      ;RESTORE PFAIL ADDRESS
1900 003528 012669      MOV    (SP)+,R4
2000 003530 012671      MOV    (SP)+,R4
2100 003532 012603      MOV    (SP)+,R3
2200 003534 012600      MOV    (SP)+,R2
2300 003542 012601      MOV    (SP)+,R1
2400 003544 012600      MOV    (SP)+,R0
2500 003546 000167 175236      JMP    START
2600
2700 003526 200 100 117 1$:. ASCIZ <ACRLF>/POWER/<ACRLF>
2800 003520 200 000 .EVEN
```

```

3000 *****  

3100 FORWARD-- THIS ROUTINE TRANSFERS THE 2 OR 4 ARGUMENTS  

3200 FROM THE TEST ROUTINE. THEY ARE;  

3300  

3400 1- ROUTINE NUMBER  

3500 2- ADDRESS OF NEXT TEST  

3600 3- ITERATION COUNT (I/O TESTS ONLY)  

3700 4- SCOPE ENTRY ADDRESS (I/O TESTS ONLY)  

3800  

3900 *****  

4000  

4100 4200 003652 016705 175052 SFORWD: MOV NYTST,R5 ;ADDR OF NEXT TEST TO R5  

4300 003599 012361 175044 MOV (R5)+,RINNO ;GET NUMBER OF NEXT TEST  

4400 003597 012367 175042 MOV (R5)+,NXTST ;GET ADDR OF FOLLOWING TEST  

4500 003595 012367 175042 TSTB PRID ;CHECK IF I/O TEST  

4600 003602 100407 DMI FORWDB ;SKIP THE FETCH OF ITER CNT AND SCOPE  

4700 003604 012567 175050 MOV (R5)+,ICTR ;GET ITERATION COUNT  

4800 003610 012567 175026 MOV (R5)+,SCOPTR ;GET SCOPE ENTRY POINT  

4900 003614 000567 175056 FORWDA: MOV R5,CURST ;ENTRY POINT TO TEST IN CUR TST  

5000 003620 002762 177777 175012 FORWDB: MOV #1,SCOPTR ;FORCE NO SCOPE  

5100 003620 012367 000001 175022 FORWDB: MOV #1,ICTR ;FORCE INTERATION COUNT OF 1  

5200 BR FORWDA  

5300 003636 000166

```

```

5600 *****  

5700 AREAD--A ROUTINE WHICH, THROUGH THE FACILITY OF  

5800 THE MAINTENANCE BIT, OUTPUTS TO THE  

5900 PRINTER BUFFER AND READS THE KEYBOARD  

6000 STATUS DONE. IF THE DONE IS NOT SET  

6100 WITHIN 600 MSEC, THE CPU WILL HALT WITH  

6200 THE LOCATION OF THE ERROR IN R0. PRESS  

6300 , CONTINUE TO CONTINUE WITH TESTS.  

6400  

6500 *****  

6600 6700 003640 012767 000600 175016 SARREAD: MOV #600,BRCTR ;SET UP 600 MSEC DELAY  

6800 003646 005271 000004 174742 BTS #4,TPS ;SET MAINTENANCE BIT  

6900 003654 005977 174740 CLR TPBS ;LOAD PRINTER BUFFER  

7000 003660 105777 174726 1$: TSTB TKS ;CHECK DONE BIT  

7100 003664 100400 000000 BMI ZS ;BRANCH IF DONE  

7200 003695 104010 000001 MOV #1,R0 ;ONE TO R0  

7300 003674 005367 174764 DDAY 0 ;DELAY 1 SEC.  

7400 003700 001367 DSC BRCTR ;600 MSEC OVER  

7500 003702 104002 RNE 1$ ;BRANCH IF NO  

7600 003704 000755 EHALT BR ;HALT  

7700 003706 000002 SAREAD TRY AGAIN  

7800 2$: RTI RETURN TO TEST  

7900  

8000 *****  

8100 CONIT--THIS ROUTINE SETS UP THE DEVICE ADDRESSES  

8200 AND INTERRUPT VECTORS FOR THE CONSOLE  

8300 TERMINAL.  

8400  

8500 *****  

8600 8700 003710 016700 174666 CONIT: MOV CONADD,R0 ;CONSOLE KEYBOARD STATUS ADDR TO R0  

8800 003714 010067 174672 CONSET: MOV R0,TKS ;KEYBOARD STATUS ADDRESS (777560) TO TKS  

8900 003720 005720 TST (R0)+ ;INCREMENT R0 BY TWO  

9000 003722 010067 174666 MOV R0,TKB ;KEYBOARD DATA ADDR (777562) TO TKB  

9100 003726 005720 TST (R0)+ ;INCREMENT R0 BY TWO  

9200 003730 012677 174662 000044 MOV TPS,TPSS ;SAVE TPS OF LAST TERMINAL  

9300 003734 012677 174654 000044 MOV R0,TPS ;PRINTER STATUS ADDR(777564) TO TPS  

9400 003742 005950 TST (R0)+ ;INCREMENT R0 BY TWO  

9500 003744 016767 174650 000032 MOV TPB,TPBS ;SAVE TPB OF LAST TERMINAL  

9600 003752 010067 174642 000032 MOV R0,TPB ;PRINTER DATA ADDR (777566) TO TPB  

9700 003756 016767 174622 174636 MOV CONVEC,TKVTR ;KEYBOARD INTERRUPT VECTOR (60) TO TKVTR  

9800 003762 016767 174614 174634 MOV CONVEC,TPVTR ;PRINTER INTERRUPT VECTOR (64) TO TPVTR  

10000 003774 016767 000004 174626 ADD #4,TPVTR  

10200 004000 000207 RTS PC ;PRINTER INTERRUPT VECTOR (64) TO TPVTR  

10300 004002 000000 TPSS: .WORD 0 ;LAST TERM STATUS REG ADR  

10400 004004 000000 TPBS: .WORD 0 ;LAST TERM BUFFER REG ADR

```

```

10500 ****
10700 ;BINARY TO ASCII CONVERSION (1 TO 5 ASCII CHARACTERS)
10800 ;CALLING SEQUENCE
10900 ;      MOVE ADDRESS OF LOC. TO STORE FIRST ASCII CHAR. INTO R0
11000 ;      MOVE BINARY NUMBER TO BE CONVERTED INTO R1
11100 ;      MOVE NUMBER TO BE CONVERTED AS A POWER OF TEN INTO R2
11200 ;      BTASC
11300 ;
11400 ****
11500
11600 004006 010267 000060 SBTASC: MOV R2,CNVCTR ;SAVE TEN POWER
11800 004014 062703 004100 ASL R2 ;R2*2
12000 ADD #1DTENP,R2 ;CALCULATE ADDRESS OF
12100 004020 012677 000052 1S: MOV -(R2),TENPWR ;STARTING TEN POWER
12200 004024 005067 000044 CLR DIGIT ;CLEAR CURRENT DIGIT
12300 004028 169567 000042 2S: SUB TENPWR,R1 ;SUBTRACT TEN POWER FROM BINARY VALUE
12400 004034 000043 BCS DIGIT ;BRANCH IF END
12500 004036 000042 INC DIGIT
12600 004042 000042 BR 2S
12700 004044 006701 000026 3S: ADD TENPWR,R1 ;RESTORE SUBTRACTED VALUE
12800 004050 062767 000060 000016 ADD #60,DIGIT ;CONVERT (DIGIT) TO ASCII
12900 004054 000002 MOVR DIGIT,(RD)+ ;PUT ASCII CHAR INTO USER BUFFER
13000 004058 000004 DECR CNVCTR ;FINISHED ALL CHARS. CALLED FOR
13100 004060 000004 BTF 1S ;BRANCH IF NOT FINISHED
13200 004064 RTI ;YES, EXIT
13300 004072 000006 CNVCTR: .WORD 0 ;CONVERSION CHARACTER COUNT
13400 004074 000000 DIGIT: .WORD 0 ;CONVERTED CHARACTER
13500 004076 000000 TENPWR: .WORD 0 ;CURRENT TEN POWER
13600 004106 000012 000144 ADTENP: .WORD 1..10..,100.,1000.,10000.
001750 023420

```

```

13800 ;XXXXXXXXXX
14000 ;READ-- A COMMON ROUTINE WHICH CHECKS THE KEYBOARD
14100 ;DONE FLAG & SETS A FLAG INDICATING CHAR PARITY
14200 ;
14300 ;XXXXXXXXXX
14400
14500 004112 004767 177572 $READ: JSR PC,CONIT ;RESET CONSOLE ADR AND VECTORS
14600 004116 005767 174534 TST ;CHECK IF MORE DL11'S AVAILABLE
14700 004122 001430 BEQ SPREADC ;NO, RETURN FOR CONSOLE INPUT
14800 004124 016767 174526 174534 1S: MOV DL,CNT,COUNT3 ;SET DL11 COUNT
14900 004132 016767 174474 174530 MOV FSTD1,XCSR ;ADDRESS OF FIRST DL11 INTO XCSR
15000 004140 105777 174524 2S: TSTB #XCSR ;TEST IF ANY INPUT
15100 004144 000008 BPL 3S ;CONTINUE IF NO INPUT
15200 004146 000008 MOV XCSR,RO ;SET THIS DL11 AS CONSOLE
15300 004150 004769 177536 JSR R1,CONSET ;CONSET
15400 004156 0004150 TST ;READ CHAR AND RETURN
15500 004160 005367 174502 3S: DEC COUNT3 ;DECREMENT DL11 COUNT
15600 004164 001404 BEQ 4S ;TEST CONSOLE WHEN DONE DL11'S
15700 004166 062767 000010 174474 ADD #10,XCSR ;NEXT DL11 ADDRESS
15800 004174 000761 TSTB #XCSR ;CONTINUE
15900 004176 105777 174410 4S: TSTB #TKS ;CHECK CONSOLE
16000 004200 105777 174402 $READC: BPL #TKS ;WAIT, NO INPUT
16100 004210 105735 SPREADC ;CHECK KEYBOARD DONE FLAG
16200 004212 117767 174376 174460 READ1: BEQ 5S ;BRANCH IF SET
16300 004216 016767 174454 174456 MOV R1,TMPCH ;SAVE CHARACTER
16400 004220 116767 174454 174456 MOVR TEMPCH,PCHAR ;SAVE CODE WITH PARITY BIT
16500 004226 042767 177400 174450 BIC #177400,PCHAR ;SAVE UNWANTED BITS
16600 004232 016767 174440 174441 MOVB TEMPCH,PARITY+1 ;SAVE CHAR WITH PARITY BIT
16700 004236 016767 177500 0074430 BIC #177600,TEMPCH ;MAKE IT 7 BIT ASCII
16800 004250 026779 174424 000004 CMP TMPCH,#4 ;DISREGARD EOT
16900 004256 000715 BEQ 6S ;BRANCH
17000 004260 012700 000011 000011 MOV R1,RO ;SET SHIFT COUNT
17100 004264 042767 000011 174410 1S: BIC #177,PARITY ;CLEAR PARITY FLAG
17200 004272 005300 DEC RO ;DECREMENT SHIFT COUNT
17300 004274 001406 BEQ 2S ;EXIT IF DONE
17400 004302 1053393 174401 ASLB PARITY+1 ;SHIFT CODE
17500 004306 105167 174372 BOR PARITY ;CONTINUE IF BIT WAS ZERO
17600 004304 105167 COMR PARITY ;CLEAR PARITY FLAG IF BIT WAS ONE
17700 004310 000770 BR 1S ;CONTINUE
17800 004312 000002 2S: RTI ;SET, RET. TO CALLER
17900 ;
18000 ;XXXXXXXXXX
18100 ;
18200 ;PRINT-- A COMMON ROUTINE TO CHECK THE PRINTER READY FLAG
18300 ;
18400 ;XXXXXXXXXX
18500
18600 004314 105777 174276 SPRNT: TSTR #TPS ;CHECK PRINTER READY FLAG
18700 004320 100375 SPRTN RTI ;BRANCH IF NOT SET
18800 004322 000002 ;SET, RETURN

```

```

19000
19200
19300
19400
19500
19600
19700
19800
19900
20000
20100
20200
20300
20400
20500
20600
20700
20800
20900
21000
21100
21200
21300
21400
21500
21600
21700
21800
21900
22000
22100
22200
22300
22400
22500
22600
22700
22800
22900
23000
23100
23200
23300
23400
23500
23600
23700
23800
23900
24000
24100
24200
24300
24400
24500
24600
24700
24800
24900
25000
25100
25200
25300
25400
25500
25600
25700
25800
25900
26000
26100
26200
26300
26400
26500
26600
26700
26800
26900
27000
27100
27200
27300
27400
27500
27600
27700
27800
27900
28000
28100
28200
28300
28400
28500
28600
28700
28800
28900
29000
29100
29200
29300
29400
29500
29600
29700
29800
29900
30000
30100
30200
30300

*****  

;PRINTC--SENDS A CHARACTER AT A TIME FIRST TO THE  

;CONSOLE DL11 THEN TO ALL MULTIPLE DL11'S IF  

;SR BT13 IS = 0. IF THE REFERENCED PRINTER  

;REG. BT13 IS NOT SET, THE CHARACTER WILL NOT BE  

;SENT TO THAT PRINTER. ENTER WITH CHARACTER IN R0.  

;CALL: PRINTC  

*****  

;SET CONSOLE ADR  

;WAIT FOR CONSOLE READY  

;SET ADR  

;LOAD CONSOLE PRINTER BUFFER  

;CHECK SW 13  

;SEND ALL TERMS IF SW13 DOWN  

;CHECK IF MULTIPLE DL11'S  

;CHECK FOR INPUT IF THERE  

;PUT NO. DL11'S INTO COUNT3  

;ADDR OF FIRST DL INTO XCSR  

;CHECK FOR INPUT?  

;PRINTING TEST?  

;BRANCH IF NOT  

;KEYBOARD CONTROL?  

;SKIP INPUT CHECK IF NOT  

;TEST IF ANY INPUT  

;CONTINUE IF NO INPUT  

;SET BUFFER ADDRESS  

;CHECK IF CONTROL-C  

;CONTINUE IF NOT  

;CHECK IF TEST 24  

;CONTINUE IF NOT CONTROL-C  

;CHECK IF RUBOUT  

;YES, CHECK TEST NUMBER  

;TEST 17?  

;BRANCH IF NOT  

;SAVE CHARACTER  

;CONTINUE  

;TEST 21?  

;BRANCH IF NOT  

;SAVE CHARACTER  

;CONTINUE  

;TEST 22?  

;CONTINUE IF NOT  

;SAVE CHARACTER  

;CONTINUE  

;CHECK TEST 21  

;NO, CHECK IF TEST 22  

;ADJUST STACK

```

```

24700 004620 012700 000036          MOV    #30.,R0      ;DELAY FOR HALF DUPLEX
24800 004624 014010          DELAY
24900 004628 014005          TYPEM
25000 004630 014005          ECOND
25100 004632 014005          CHAIN
25200 004634 000167 005334          JUMP   EO21A
25300 004640 026727 173772 000022 10$:  CMP    RTNNO,#22
25400 004646 010101          BNE    11S
25500 004650 026262 000036          POPSP2
25600 004656 012626 000036          MOV    #30.,R0      ;DELAY FOR HALF DUPLEX
25700 004660 014007          TYPEM
25800 004662 014272          ECOND
25900 004664 000451          CHAIN
26000 004666 000167 005340          JUMP   EO22A
26100 004670 026727 173740 000024 11$:  CMP    RTNNO,#24
26200 004672 015133          BNE    22S
26300 004674 026727 000036          POPSP2
26400 004676 010129 006244          JUMP   TERM
26500 004710 012700 000036          MOV    #30.,R0      ;DELAY FOR HALF DUPLEX
26600 004714 014010          DELAY
26700 004718 010700 173756          MOV    TEMPCH,R0
26800 004722 026727 000022          BR    14S
26900 004724 062761 000033 173736 13$:  ADD    #2,XCSR
27000 004726 062761 000033 173736 14$:  ADD    #2,XCSR
27100 004740 016767 173636 173724          MOV    CONADD,TEMP
27200 004746 062767 000004 173736 173736          ADD    #4,TEMP
27300 004754 026767 173732 173706          CMP    #4,TEMP,XCSR
27400 004762 010140          BEQ    17S
27500 004764 105177 173700 15$:  TSTB   #XCSR
27600 004772 062765 000002 173670          ADD    #2,XCSR
27700 005000 010077 173654 16$:  MOV    RTNNO,COUNT3
27800 005004 010537 173653          DEC    COUNT3
27900 005010 010411          BEQ    1BS
28000 005012 026276 000002 173650          ADD    #2,XCSR
28100 005020 000167 173732 173636 17$:  ADD    #2,XCSR
28200 005024 062767 000002 173636          ADD    #2,XCSR
28300 005034 015767 173650 18$:  TST    INCRK
28400 005042 026729 173570 000020          BNE    20S
28500 005050 020204          CMP    RTNNO,#20
28600 005052 022767 104011 174620          BGE    19S
28700 005054 000501 0173514          CMP    #TTVCTL,WAITF
28800 005066 100076 173505 19$:  BNE    26S
28900 005076 062767 000003 173600          BCNADD
29000 005104 111767 173602 20$:  ADD    #2,TEMP,TEMP
29100 005112 042767 177600 173566          MOVB  #TEMP,TEMPCH
29200 005120 026727 173554 000003          BIC    #177600,TEMPCH
29300 005130 026763 173502 000024          CMP    TEMPCH,#3
29400 005140 010077 104010 20$:  BNE    21S
29500 005144 012700 000036          MOV    RTNNO,#24
29600 005148 104010          DELAY

```

```
30400 005146 10412  ;SEND CR-LF
30500 005150 022626 ;RESET STACK
30600 005152 000167 005650 ;RETURN TO TEST
30700 005156 000167 173516 000177 21$: ;CHECK IF RIBOUT
30800 005156 000167 ;BRANCH IF NO
30900 005166 000607 ;BR 95
31000 005170 012767 000001 173436 22$: ;CLEAR LOOP AND SEQUENCE BITS
31100 005176 000167 174660 23$: ;GO WAIT FOR NEXT TEST
31200 005202 010046 ;MOV R0-(SP)
31300 005204 012700 000036 ;SAVE R0
31400 005210 104910 ;DELAY FOR HALF DUPLEX
31500 005214 012727 ;MOV (SP)+,R0
31600 005222 001002 173416 000017 ;RESTORE R0
31700 005222 001002 ;CHECK IF TEST 17
31800 005224 016703 173450 ;BRANCH IF NOT TEST 17
31900 005230 026727 173402 000021 24$: ;STORE INPUTTED CHARACTER
32000 005236 001003 ;CHECK IF TEST 21
32100 005240 036767 173434 173414 ;BRANCH IF NOT TEST 21
32200 005240 036767 173364 000022 25$: ;STORE INPUTTED CHARACTER
32300 005254 001003 ;CHECK IF TEST 22
32400 005256 016767 173416 173376 ;BRANCH IF NOT TEST 22
32500 005264 000002 ;STORE INPUTTED CHARACTER
32600 ;RETURN TO TEST
```

32800

```

100          .SBTLL I/O LOGIC TESTS
200
300
400
500      ;ONLY THE CONSOLE TERMINAL IS TESTED.
600      ;UPON COMPLETION, THE CPU WILL EITHER HALT IF SR
700      ;BIT IS = 1 AND AWAIT FURTHER INSTRUCTIONS OR CONTINUE
800      ;AND EXECUTE THE PRINTER TESTS CONTINUOUSLY
900      ;IF AN I/O TEST IS PASSED, THE CPU WILL HALT AT BR(BLT)
1000     ;WITH THE ADDRESS OF THE ERROR INTO LOC 77700). PRESSING
1100     ;THE CONTINUE SWITCH WILL CAUSE THE I/O TEST TO
1200     ;CONTINUE WITH THE NEXT TEST. HOWEVER IF SWITCH 14
1300     ;WERE SET, OR IS SET BEFORE THE CONTINUE SWITCH IS
1400     ;PRESSED, THE FAILED TEST WILL LOOP ON ITSELF
1500
1600
1700
1800     ;ATO-- TEST #40--TESTS THE ABILITY TO REFERENCE THE
1900     ;RECEIVER STATUS WORD (TR5) WITHOUT TRAPPING.
2000
2100
2200 005266 000040    ATO:   40      ;TEST NUMBER
2300 005270 005329    ATOX:  A1      ;NEXT TEST
2400 005274 005302    10*     ;ITERATION COUNT
2500 005274 005304    1S      ;SCOPE ENTRY
2600 005276 012767    005314  172500  1S:    MOV    #35,MACHER  ;SET UP MACHINE ERROR TRAP
2700 005304 005777    173302    TST    @TR5  ;REFERENCE RECEIVER STATUS WORD
2800 005310 104005    CHAIN  1S      ;CHAIN TO NEXT TEST
2900 005312 000774    BR     1S      ;REPEAT TEST
3000 005314 104001    ERROR   BR    2S      ;ERROR TRAPPED WHEN REFERENCING
3100 005316 000774    BR     2S      ;RECEIVER STATUS WORD (TR5)
3200
3300
3400     ;AT1-- TEST #41--TESTS THE ABILITY TO REFERENCE THE
3500     ;RECEIVER BUFFER (TR8) WITHOUT TRAPPING.
3600
3700
3800 005320 000041    AT1:   41      ;TEST NUMBER
3900 005324 000012    AT2      ;NEXT TEST
4000 005324 000012    10*     ;ITERATION COUNT
4100 005326 005336    1S      ;SCOPE ENTRY
4200 005330 012767    005346  172446  1S:    MOV    #35,MACHER  ;SET UP MACHINE ERROR TRAP
4300 005336 005777    173252    TST    @TR8  ;REFERENCE RECEIVER BUFFER
4400 005342 104005    CHAIN  1S      ;CHAIN TO NEXT TEST
4500 005344 000774    BR     1S      ;REPEAT TEST
4600 005345 104001    ERROR   BR    2S      ;ERROR TRAPPED WHEN REFERENCING
4700 005350 000774    BR     2S      ;RECEIVER BUFFER (TR8)

```

```

4900
5000
5100
5200
5300
5400 005352 000042    AT2:   42      ;TEST NUMBER
5500 005354 000042    AT3      ;NEXT TEST
5600 005356 000042    10*     ;ITERATION COUNT
5700 005360 005370    1S      ;SCOPE ENTRY
5800 005362 012767    005400  172414  1S:    MOV    #35,MACHER  ;SET UP MACHINE ERROR TRAP
5900 005370 005777    173222    TST    @TP5  ;REFERENCE TRANSMITTER STATUS
6000 005374 104005    CHAIN  1S      ;CHAIN TO NEXT TEST
6100 005376 000774    BR     1S      ;REPEAT TEST
6200 005400 104901    3S:    ERROR   BR    2S      ;TRAPPED WHEN REFERENCING
6300 005402 000774    BR     2S      ;TRANSMITTER STATUS WORD
6400
6500
6600     ;AT3-- TEST #43--TESTS THE ABILITY TO REFERENCE THE
6700     ;TRANSMITTER BUFFER (TP8) WITHOUT TRAPPING.
6800
6900
7000 005404 000043    AT3:   43      ;TEST NUMBER
7100 005406 005436    A4      ;NEXT TEST
7200 005410 000012    10*     ;ITERATION COUNT
7300 005412 005422    1S      ;SCOPE ENTRY
7400 005414 012767    005432  172362  1S:    MOV    #35,MACHER  ;SET UP ERROR TRAP
7500 005422 005777    173172    TST    @TP8  ;REFERENCE TRANSMITTER BUFFER
7600 005426 104005    CHAIN  1S      ;CHAIN TO NEXT TEST
7700 005430 000774    BR     1S      ;REPEAT TEST
7800 005434 104901    3S:    ERROR   BR    2S      ;TRAPPED WHEN REFERENCING
7900 005434 000774    BR     2S      ;TRANSMITTER BUFFER.

```

```

8100
8200
8300
8400
8500
8600 005436 000044
8700 005440 005526
8800 005442 000012
8900 005444 005460
9000 005446 012746 000340
9100 005450 002524 006746 005460
9200 005460 052777 000100 173124 1S: AT4: 44 ;TEST NUMBER
9300 005460 052777 000100 173116 1S: AT5 ;NEXT TEST
9400 005460 052777 000100 173116 1S: 10* ;ITERATION COUNT
9500 005474 001002
9600 005476 104001
9700 005500 000410
9800 005520 002524 004377 000100 173102 3S: BIC #BIT6,@TPS ;SET INTERRUPT ENABLE BIT
9900 005520 002524 004377 000100 173104 3S: BR #BIT6,@TPS ;CHECK IF BIT IS SET
10000 005520 002524 004377 000100 173104 3S: BNE 3S ;BRANCH IF SET
10100 005520 104001
10200 005522 104005
10300 005524 000755
10400
10500
10600
10700
10800
10900
11000 005526 000045
11100 005529 000092
11200 005530 000092
11300 005534 005556
11400 005536 012746 000340
11500 005542 012746 000550
11600 005546 000002
11700 005550 052777 000100 173034 1S: AT5: 45 ;TEST NUMBER
11800 005556 005577 173034 3S: AT6 ;NEXT TEST
11900 005556 005577 173034 3S: 10* ;ITERATION COUNT
12000 005562 000005
12100 005566 032777 000100 173016 1S: BIS #BIT6,@TPS ;SET INTERRUPT ENABLE BIT
12200 005574 001401
12300 005576 104001
12400 005600 104005
12500 005602 000762
12600
12700
12800
12900
13000
13100
13200 005604 000046
13300 005606 005674
13400 005610 000012
13500 005612 005626
13600 005614 012746 000340
13700 005616 002524 006746 005626
13800 005620 000002
13900 005626 052777 000100 172762 1S: AT6: 46 ;TEST NUMBER
14000 005634 032777 000100 172754 1S: AT7 ;NEXT TEST
14100 005642 001002
14200 005644 104001
14300 005646 000410
14400 005650 000005
14500 005656 032777 000100 172740 2S: BIC #BIT6,@TPS ;CLEAR INTERRUPT ENABLE BIT
14600 005664 001401
14700 005666 104001
14800 005670 104005
14900 005672 000755
15000
15100
15200
15300
15400
15500
15600 005674 000047
15700 005676 005744
15800 005700 000012
15900 005704 012746 000340
16000 005710 0012746 000005
16100 005710 012746 005716
16200 005714 000002
16300 005716 052777 000100 172672 1S: AT7: 47 ;TEST NUMBER
16400 005724 000005
16500 005726 032777 000100 172662 2S: RESET #BIT6,@TPS ;RESET
16600 005734 001401
16700 005736 104001
16800 005738 104005
16900 005742 000765
17000
17100
17200
17300
17400
17500
17600
17700
17800
17900
18000
18100
18200
18300
18400
18500
18600
18700
18800
18900
19000
19100
19200
19300
19400
19500
19600
19700
19800
19900
20000
20100
20200
20300
20400
20500
20600
20700
20800
20900
21000
21100
21200
21300
21400
21500
21600
21700
21800
21900
22000
22100
22200
22300
22400
22500
22600
22700
22800
22900
23000
23100
23200
23300
23400
23500
23600
23700
23800
23900
24000
24100
24200
24300
24400
24500
24600
24700
24800
24900
25000
25100
25200
25300
25400
25500
25600
25700
25800
25900
26000
26100
26200
26300
26400
26500
26600
26700
26800
26900
27000
27100
27200
27300
27400
27500
27600
27700
27800
27900
28000
28100
28200
28300
28400
28500
28600
28700
28800
28900
29000
29100
29200
29300
29400
29500
29600
29700
29800
29900
30000
30100
30200
30300
30400
30500
30600
30700
30800
30900
31000
31100
31200
31300
31400
31500
31600
31700
31800
31900
32000
32100
32200
32300
32400
32500
32600
32700
32800
32900
33000
33100
33200
33300
33400
33500
33600
33700
33800
33900
34000
34100
34200
34300
34400
34500
34600
34700
34800
34900
35000
35100
35200
35300
35400
35500
35600
35700
35800
35900
36000
36100
36200
36300
36400
36500
36600
36700
36800
36900
37000
37100
37200
37300
37400
37500
37600
37700
37800
37900
38000
38100
38200
38300
38400
38500
38600
38700
38800
38900
39000
39100
39200
39300
39400
39500
39600
39700
39800
39900
40000
40100
40200
40300
40400
40500
40600
40700
40800
40900
41000
41100
41200
41300
41400
41500
41600
41700
41800
41900
42000
42100
42200
42300
42400
42500
42600
42700
42800
42900
43000
43100
43200
43300
43400
43500
43600
43700
43800
43900
44000
44100
44200
44300
44400
44500
44600
44700
44800
44900
45000
45100
45200
45300
45400
45500
45600
45700
45800
45900
46000
46100
46200
46300
46400
46500
46600
46700
46800
46900
47000
47100
47200
47300
47400
47500
47600
47700
47800
47900
48000
48100
48200
48300
48400
48500
48600
48700
48800
48900
49000
49100
49200
49300
49400
49500
49600
49700
49800
49900
50000
50100
50200
50300
50400
50500
50600
50700
50800
50900
51000
51100
51200
51300
51400
51500
51600
51700
51800
51900
52000
52100
52200
52300
52400
52500
52600
52700
52800
52900
53000
53100
53200
53300
53400
53500
53600
53700
53800
53900
54000
54100
54200
54300
54400
54500
54600
54700
54800
54900
55000
55100
55200
55300
55400
55500
55600
55700
55800
55900
56000
56100
56200
56300
56400
56500
56600
56700
56800
56900
57000
57100
57200
57300
57400
57500
57600
57700
57800
57900
58000
58100
58200
58300
58400
58500
58600
58700
58800
58900
59000
59100
59200
59300
59400
59500
59600
59700
59800
59900
60000
60100
60200
60300
60400
60500
60600
60700
60800
60900
61000
61100
61200
61300
61400
61500
61600
61700
61800
61900
62000
62100
62200
62300
62400
62500
62600
62700
62800
62900
63000
63100
63200
63300
63400
63500
63600
63700
63800
63900
64000
64100
64200
64300
64400
64500
64600
64700
64800
64900
65000
65100
65200
65300
65400
65500
65600
65700
65800
65900
66000
66100
66200
66300
66400
66500
66600
66700
66800
66900
67000
67100
67200
67300
67400
67500
67600
67700
67800
67900
68000
68100
68200
68300
68400
68500
68600
68700
68800
68900
69000
69100
69200
69300
69400
69500
69600
69700
69800
69900
70000
70100
70200
70300
70400
70500
70600
70700
70800
70900
71000
71100
71200
71300
71400
71500
71600
71700
71800
71900
72000
72100
72200
72300
72400
72500
72600
72700
72800
72900
73000
73100
73200
73300
73400
73500
73600
73700
73800
73900
74000
74100
74200
74300
74400
74500
74600
74700
74800
74900
75000
75100
75200
75300
75400
75500
75600
75700
75800
75900
76000
76100
76200
76300
76400
76500
76600
76700
76800
76900
77000
77100
77200
77300
77400
77500
77600
77700
77800
77900
78000
78100
78200
78300
78400
78500
78600
78700
78800
78900
79000
79100
79200
79300
79400
79500
79600
79700
79800
79900
80000
80100
80200
80300
80400
80500
80600
80700
80800
80900
81000
81100
81200
81300
81400
81500
81600
81700
81800
81900
82000
82100
82200
82300
82400
82500
82600
82700
82800
82900
83000
83100
83200
83300
83400
83500
83600
83700
83800
83900
84000
84100
84200
84300
84400
84500
84600
84700
84800
84900
85000
85100
85200
85300
85400
85500
85600
85700
85800
85900
86000
86100
86200
86300
86400
86500
86600
86700
86800
86900
87000
87100
87200
87300
87400
87500
87600
87700
87800
87900
88000
88100
88200
88300
88400
88500
88600
88700
88800
88900
89000
89100
89200
89300
89400
89500
89600
89700
89800
89900
90000
90100
90200
90300
90400
90500
90600
90700
90800
90900
91000
91100
91200
91300
91400
91500
91600
91700
91800
91900
92000
92100
92200
92300
92400
92500
92600
92700
92800
92900
93000
93100
93200
93300
93400
93500
93600
93700
93800
93900
94000
94100
94200
94300
94400
94500
94600
94700
94800
94900
95000
95100
95200
95300
95400
95500
95600
95700
95800
95900
96000
96100
96200
96300
96400
96500
96600
96700
96800
96900
97000
97100
97200
97300
97400
97500
97600
97700
97800
97900
98000
98100
98200
98300
98400
98500
98600
98700
98800
98900
99000
99100
99200
99300
99400
99500
99600
99700
99800
99900
100000
100100
100200
100300
100400
100500
100600
100700
100800
100900
101000
101100
101200
101300
101400
101500
101600
101700
101800
101900
102000
102100
102200
102300
102400
102500
102600
102700
102800
102900
103000
103100
103200
103300
103400
103500
103600
103700
103800
103900
104000
104100
104200
104300
104400
104500
104600
104700
104800
104900
105000
105100
105200
105300
105400
105500
105600
105700
105800
105900
106000
106100
106200
106300
106400
106500
106600
106700
106800
106900
107000
107100
107200
107300
107400
107500
107600
107700
107800
107900
108000
108100
108200
108300
108400
108500
108600
108700
108800
108900
109000
109100
109200
109300
109400
109500
109600
109700
109800
109900
110000
110100
110200
110300
110400
110500
110600
110700
110800
110900
111000
111100
111200
111300
111400
111500
111600
111700
111800
111900
112000
112100
112200
112300
112400
112500
112600
112700
112800
112900
113000
113100
113200
113300
113400
113500
113600
113700
113800
113900
114000
114100
114200
114300
114400
114500
114600
114700
114800
114900
115000
115100
115200
115300
115400
115500
115600
115700
115800
115900
116000
116100
116200
116300
116400
116500
116600
116700
116800
116900
117000
117100
117200
117300
117400
117500
117600
117700
117800
117900
118000
118100
118200
118300
118400
118500
118600
118700
118800
118900
119000
119100
119200
119300
119400
119500
119600
119700
119800
119900
120000
120100
120200
120300
120400
120500
120600
120700
120800
120900
121000
121100
121200
121300
121400
121500
121600
121700
121800
121900
122000
122100
122200
122300
122400
122500
122600
122700
122800
122900
123000
123100
123200
123300
123400
123500
123600
123700
123800
123900
124000
124100
124200
124300
124400
124500
124600
124700
124800
124900
125000
125100
125200
125300
125400
125500
125600
125700
125800
125900
126000
126100
126200
126300
126400
126500
126600
126700
126800
126900
127000
127100
127200
127300
127400
127500
127600
127700
127800
127900
128000
128100
128200
128300
128400
128500
128600
128700
128800
128900
129000
129100
129200
129300
129400
129500
129600
129700
129800
129900
130000
130100
130200
130300
130400
130500
130600
130700
130800
130900
131000
131100
131200
131300
131400
131500
131600
131700
131800
131900
132000
132100
132200
132300
132400
132500
132600
132700
132800
132900
133000
133100
133200
133300
133400
133500
133600
133700
133800
133900
134000
134100
134200
134300
134400
134500
134600
134700
134800
134900
135000
135100
135200
135300
135400
135500
135600
135700
135800
135900
136000
136100
136200
136300
136400
136500
136600
136700
136800
136900
137000
137100
137200
137300
137400
137500
137600
137700
137800
137900
138000
138100
138200
138300
138400
138500
138600
138700
138800
138900
139000
139100
139200
139300
139400
139500
139600
139700
139800
139900
140000
140100
140200
140300
140400
140500
140600
140700
140800
140900
141000
141100
141200
141300
141400
141500
141600
141700
141800
141900
142000
142100
142200
142300
142400
142500
142600
142700
142800
142900
143000
143100
143200
143300
143400
143500
143600
143700
143800
143900
144000
144100
144200
144300
144400
144500
144600
144700
144800
144900
145000
145100
145200
145300
145400
145500
145600
145700
145800
145900
146000
146100
146200
146300
146400
146500
146600
146700
146800
146900
147000
147100
147200
147300
147400
147500
147600
147700
147800
147900
148000
148100
148200
148300
148400
148500
148600
148700
148800
148900
149000
149100
149200
149300
149400
149500
149600
149700
149800
149900
150000
150100
150200
150300
150400
150500
150600
150700
150800
150900
151000
151100
151200
151300
151400
151500
151600
151700
151800
151900
152000
152100
152200
152300
152400
152500
152600
152700
152800
152900
153000
153100
153200
153300
153400
153500
153600
153700
153800
153900
154000
154100
154200
154300
154400
154500
154600
154700
154800
154900
155000
155100
155200
155300
155400
155500
155600
155700
155800
155900
156000
156100
156200
156300
156400
156500
156600
156700
156800
156900
157000
157100
157200
157300
157400
157500
157600
157700
157800
157900
158000
158100
158200
158300
158400
158500
158600
158700
158800
158900
159
```

```

17100
17300      ;*****TEST #50--CHECKS THAT RESET SETS THE TRANSMITTER
17400      ;READY BIT AND THAT THE READY BIT CAN BE READ RELIABLY.
17500
17600 005744 000050      AT10: 50      ;TEST NUMBER
17700 005726 000002      AT11      ;NEXT TEST
17800 005729 000012      10.      ;ITERATION COUNT
17900 005754 000002      1S:      ;SCOPE ENTRY
18000 005754 032777 001000 172732 1S:      ;SKIP TEST IF AN LSI-11
18100 005762 001005      BNE    2$      ;TEST NUMBER
18200 005764 000005      RESET   ;RESET
18300 005766 103277 172624      TSTB   @TPS      ;CHECK TRANSMIT READY BIT
18400 005772 103277      BM     25      ;BRANCH IF SET
18500 005774 104001      ERROR   ;ERROR
18600 005776 104005      CHAIN   ;CHAIN TO NEXT TEST
18700 006000 000765      BR     1$      ;DO AGAIN
18800
18900      ;*****TEST #51--TESTS THAT THE TRANSMITTER READY RESETS
19000      ;BY LOADING THE TRANSMITTER BUFFER.
19100
19200 006002 000051      AT11: 51      ;TEST NUMBER
19300 006004 000042      AT12      ;NEXT TEST
19400 006006 000012      10.      ;ITERATION COUNT
19500 006010 000002      1S:      ;SCOPE ENTRY
19600 006012 000002      MOV    #226,R0      ;TEST NUMBER
19700 006014 000002      DELAY  150 MSEC.
19800 006020 000005      RESET   ;RESET
19900 006022 000005      CLR    @TPB      ;LOAD TRANSMITTER BUFFER
20000 006026 005077 172572      TSTB   @TPS      ;CHECK TRANSMIT READY BIT
20100 006032 105077 172564      BPL   25      ;BRANCH IF CLEARED
20200 006034 104001      ERROR   ;NOT CLEARED, ERROR
20300 006034 104005      CHAIN   ;CHAIN TO NEXT TEST
20400 006040 000764      BR     1$      ;REPEAT TEST
20500
20600

```

```

20800
20900      ;*****TEST #52--CHECKS THAT THE TRANSMIT READY BIT CAN
21000      ;CAUSE AN INTERRUPT
21100
21200
21300 006042 000052      AT12: 52      ;TEST NUMBER
21400 006044 006116      AT13      ;NEXT TEST
21500 006046 000012      10.      ;ITERATION COUNT
21600 006050 006056      1S:      ;SCOPE ENTRY
21700 006054 000012      STPCHV      ;SET UP TRANSMITTER INTERRUPT VECTOR
21800 006056 000005      4S:      ;TO 4S
21900 006056 000005      RESET   ;SEE CHAINY COMMENT
22000 006060 005077 172532      CLR    @TPS      ;DISABLE TRANSMIT INTERRUPT
22100 006064 005046      CLR    -(SP)      ;SET PRIORITY TO ZERO
22200 006066 012746 006074      MOV    #2$,-(SP)
22300 006062 000004      RTI
22400 006073 000004 000100 172514 2S:      BITS  #BIT6,@TPS      ;ENABLE TRANSMIT INTERRUPT
22500 006104 000004      NOP
22600 006106 104005      3S:      ;TRANSMIT READY DID NOT CAUSE INTERRUPT
22700 006110 000762      CHAIN   ;REPEAT TEST
22800 006112 022626      4S:      ;INTERRUPT OCCURRED, CLEAN STACK
22900 006114 000774      POPSP2  1$      ;CHAIN TO NEXT TEST
23000
23100
23200
23300      ;*****TEST #53--TESTS THAT THE TRANSMITTER READY DOES NOT CAUSE AN
23400      ;INTERRUPT WHEN THE PROCESSOR IS AT THE SAME LEVEL
23500
23600
23700 006116 000035      AT13: 35      ;TEST NUMBER
23800 006149 000019      AT14      ;NEXT TEST
23900 006154 006137      10.      ;ITERATION COUNT
24000 006156 104004      1S:      ;SCOPE ENTRY
24100 006150 006170      STPCHV      ;SET UP TRANSMITTER INTERRUPT
24200 006136 012746 006144      4S:      ;VECTOR TO 4S
24300 006132 016746 172472      MOV    TPLVL,-(SP)      ;SET PROCESSOR TO SAME LEVEL AS XMITTER
24400 006136 012746      MOV    #2$,-(SP)
24500 006144 000002      RTI
24600 006150 025377 000100 172440 2S:      CLR    @TPS      ;DISABLE TRANSMITTER INTERRUPTS
24700 006156 000240      BM     #BIT6,@TPS      ;ENABLE TRANSMITTER INTERRUPTS
24800 006160 005077 172432      3S:      ;OK, NO INTERRUPT OCCURRED
24900 006164 104005      CHAIN   ;REPEAT TEST
25000 006166 000761      BR     1$      ;INTERRUPT OCCURRED, ERROR, CLEAN
25100 006170 022626      4S:      ;UP STACK
25200 006174 102901      POPSP2  3S      ;CHAIN TO NEXT TEST
25300
25400

```

```

25600      ;*****
25700      ;AT14-- TEST#54--TESTS THAT THE TRANSMIT READY DOES CAUSE AN
25800      ;INTERRUPT WHEN THE PROCESSOR IS AT A PRIORITY LEVEL
25900      ;ONE LOWER THAN THE TRANSMIT INTERRUPT REQUEST LEVEL
26000      ;*****
26100      AT14: 54          ;TEST NUMBER
26200      006176 000954    ;NEXT TEST
26300      006100 000955    ;ITERATION COUNT
26400      006202 000012    ;SCOPE ENTRY
26500      006204 006212    ;SET UP TRANSMIT INTERRUPT
26600      006206 104004    ;VECTOR TO 35
26700      006210 006250    ;DISABLE TRANSMITTER INTERRUPTS
26800      006212 005077    ;SET PROCESSOR PRIORITY ONE
26900      006216 015745    172400 000040    ;LEVEL LOWER THAN TRANSMITTER
27000      006226 006232    ;MOV #40,(SP)
27100      006228 006234    ;MOV #25,(SP)
27200      006232 006002    ;RTI
27300      006234 052777    000100 172354 25:  BIS #BIT6,@TPS  ;ENABLE TRANSMITTER INTERRUPTS
27400      006242 000240    ;NOP
27500      006244 104001    ;ERROR
27600      006246 000401    ;BR 45
27700      006248 006249    ;POPSP2
27800      006250 104005    172340 35:  CLR @TPS  ;RECEIVER ACCURED OF CLEAN STACK
27900      006252 000002    ;CHAIN TO NEXT TEST
28000      006254 000754    ;RR 15
28100      ;REPEAT TEST

```

```

28200      ;*****
28300      ;AT15-- TEST#55--TESTS THAT THE TRANSMIT READY DOES NOT
28400      ;REINTERRUPT AFTER AN RTI WHEN THE READY BIT HAS
28500      ;NOT BEEN RESET.
28600      ;*****
28700      AT15: 55          ;TEST NUMBER
28800      006262 000055    ;NEXT TEST
28900      006264 006362    ;ITERATION COUNT
29000      006266 006313    ;SCOPE ENTRY
29100      006272 104004    ;SET TRANSMIT INTERRUPT VECTOR
29200      006274 006334    ;45 TO 45
29300      006276 005077    172314 006312    ;CLEAR @TPS
29400      006304 012746    ;CLR #25,(SP)
29500      006319 006004    000100 172276 25:  BIS #BIT6,@TPS  ;ENABLE TRANSMITTER INTERRUPTS
29600      006320 006240    ;NOP
29700      006322 104001    ;ERROR
29800      006324 005077    172266 35:  CLR @TPS  ;DISABLE TRANSMITTER INTERRUPTS
29900      006326 104005    ;CHAIN TO NEXT TEST
30000      006328 006057    006354 172264 45:  MOV #55,@TPVTR  ;INTERRUPT OCCURRED, CHANGE INTERRUPT
30100      006330 006057    ;MOV #55,ESP
30200      006332 006002    ;RTI
30300      006334 006002    ;NOP
30400      006342 015716    006350 172264 45:  RR 15
30500      006346 006002    ;MOV #55,ESP
30600      006350 006002    ;RTI
30700      006352 000764    55:  NOP
30800      006354 022626    65:  POPSP2 35
30900      006356 104001    ;ERROR
31000      006360 000761    ;BR 35
31100      ;REPEAT TEST
31200      ;*****
31300      ;AT16--TEST#56--CHECKS THAT RESET CLEARS THE RECEIVER DONE BIT
31400      ;*****
31500      ;AT16--TEST#56--CHECKS THAT RESET CLEARS THE RECEIVER DONE BIT
31600      ;*****
31700      AT16: 56          ;TEST NUMBER
31800      006362 000056    ;NEXT TEST
31900      006364 006030    ;ITERATION COUNT
32000      006376 006072    ;SCOPE ENTRY
32100      006372 032777    001000 172314 15:  BIT #LSI11,@SR  ;SKIP TEST IF LSI-11
32200      006400 010111    ;BNE 35
32300      006402 012700    000226 25:  MOV #226,R0  ;DELAY 150 NSEC
32400      006406 104910    ;AREAD
32500      006419 006005    ;RESET
32600      006414 105777    172172  TPS @TKS  ;TEST DONE BIT
32700      006420 108001    ;BRANCH IF DONE IS CLEARED
32800      006422 104001    ;ERROR
32900      006424 104005    35:  CHAIN
33000      006426 000761    ;RR 15
33100      ;REPEAT TEST

```

```

33300          ****
33400          ;AT17-- TEST#57--CHECKS THAT REFERENCING THE RECEIVER BUFFER
33500          ;CLEAR THE DONE BIT.
33600          ****
33700          006430 000057      AT17:  57          ;TEST NUMBER
33800          006432 006500      AT20          ;NEXT TEST
33900          006434 000012      10.           ;ITERATION COUNT
34000          006436 006449      1S:            ;SCOPE ENTRY
34100          006438 006449      BIT #LSI11,ASR ;TEST FOR LSI-11
34200          006446 001112      BNE #226,RO  ;SKIP TEST IF SET
34300          006446 001112      MOV #226,RO
34400          006454 104010      DELAY 150 MSEC
34500          006454 104021      APREAD ;ENABLE RECEIVER
34600          006460 105777      TSTB @TKR ;REFERENCE RECEIVER BUFFER
34700          006460 105777      172130      TSTS @TKS ;TEST DONE BIT
34800          006464 100747      172122      35             ;BRANCH IF NOT SET
34900          006472 104001      ERROR
35000          006472 104001      CHAIN    ;DONE BIT IS SET, ERROR
35100          006474 104005      BR     1$        ;CHAIN TO NEXT TEST
35200          006476 000760      RR
35300          ****
35400          ;AT20-- TEST#60--CHECK THAT THE RECEIVER DONE BIT IS ABLE TO
35500          ;CAUSE AN INTERRUPT.
35600          ****
35700          006500 000060      AT20:  60          ;TEST NUMBER
35800          006502 006572      AT21          ;NEXT TEST
35900          006504 000012      10.           ;ITERATION COUNT
36000          006506 006503      1S:            ;SCOPE ENTRY
36100          006508 006503      STDRV ;SET UP RECEIVER INTERRUPT
36200          006512 006564      4S:            ;VECTOR TO 4S
36300          006514 032777      001000 172172  BIT #LSI11,ASR ;CHECK FOR LSI-11
36400          006522 001021      BNE 55       ;SKIP TEST IF SET
36500          006524 012700      000226      MOV #226,RO
36600          006530 104010      DELAY 150 MSEC
36700          006534 006547      172052      APREAD ;ENABLE RECEIVER
36800          006534 006547      CLR @TKS ;DISABLE RECEIVER INTERRUPTS
36900          006540 005046      172052      5$             ;SET PROCESS STATUS TO ZERO
37000          006542 102746      006550      MOV #35,-(SP)
37100          006546 000002      RTI
37200          006556 00240       BIS #BIT6,@TKS ;ENABLE RECEIVER INTERRUPT
37300          006556 00240       NOP
37400          006550 052777      000100 172034  ERROR
37500          006556 00240       3S:            ;ERROR, RECEIVER FAILED TO INTERRUPT
37600          006560 104001      CHAIN TO NEXT TEST
37700          006562 006566      4S:            ;OK, CLEAN STACK
37800          006566 104005      5S:            ;CHAIN TO NEXT TEST
37900          006570 000751      CHAIN    ;REPEAT TEST
38000          ****

```

```

38200          ****
38300          ;AT21-- TEST#61--TESTS THAT THE RECEIVER DONE DOES NOT CAUSE AN
38400          ;INTERRUPT WHEN THE PROCESSOR IS AT THE SAME LEVEL AS
38500          ;THE RECEIVER'S INTERRUPT REQUEST LEVEL.
38600          ****
38700          006572 000061      AT21:  61          ;TEST NUMBER
38800          006574 006672      AT22          ;NEXT TEST
38900          006576 006672      10.           ;ITERATION COUNT
39000          006660 006606      1S:            ;SCOPE ENTRY
39100          006660 006606      STDRV ;SET RECEIVER VECTOR TO 55
39200          006662 104003      4S:            ;SET RECEIVER VECTOR TO 55
39300          006664 006664      032777 001000 172100  BIT #LSI11,ASR ;CHECK FOR LSI-11
39400          006664 006664      BNE 4S       ;SKIP TEST IF SET
39500          006614 001017      002700 000226      MOV #226,RO
39600          006616 002700      DELAY 150 MSEC
39700          006624 104010      APREAD ;ENABLE RECEIVER
39800          006624 104010      CLR @TKS ;DISABLE RECEIVER INTERRUPTS
39900          006626 005047      171760      2S:            ;SET PROCESSOR PRIORITY TO SAME LEVEL AS RECEIVER
40000          006632 015746      171766      MOV TKLVL,-(SP)
40100          006636 012746      006644      MOV #35,-(SP)
40200          006642 000002      RTI
40300          006654 052777      000100 171740  BIS #BIT6,@TKS ;ENABLE RECEIVER INTERRUPTS
40400          006654 052777      4S:            ;OK, NO INTERRUPT OCCURRED
40500          006654 005047      171732      CHAIN    ;REPEAT TEST
40600          006660 104005      5S:            ;ERROR, RECEIVER INTERRUPTED, CLEAN STACK
40700          006662 006751
40800          006664 022626
40900          006666 104001
41000          006670 000771      BR     4S
41100          ****

```

```

41300          ;*****  

41300          ;AT22-- TEST#62--TESTS THAT THE RECEIVER DONE DOES CAUSE AN  

41400          ;INTERRUPT WHEN THE PROCESSOR IS AT A PRIORITY ONE  

41500          ;LEVEL LOWER THAN THE RECEIVER'S INTERRUPT  

41600          ;REQUEST LEVEL  

41700          ;*****  

41800          AT22: 62          ;TEST NUMBER  

41800          0006674 0000667 0000667 ;NEXT TEST  

42100          0066756 000012 000012    ;ITERATION COUNT  

42200          0067006 006706 006706    ;SCOPE ENTRY  

42300          0067002 006703 006703    ;SET RECEIVER INTERRUPT  

42400          0067004 006706 006706    ;VECTOR TO 4$  

42500          0067006 032777 001000 172000 1S: BIT #LSI11,0SR  

42500          0067124 001225 000226    ;CHECK FOR LSI11  

42500          0067124 001225 000226    ;SKIP TEST IF SET  

42500          0067124 001225 000226    ;BTS #226,R0  

42500          0067124 001225 000226    ;DELAY 150 MSEC  

42500          0067124 001225 000226    ;READ  

42500          0067124 001225 000226    ;ENABLE RECEIVER  

43000          0067126 005077 171660 2S: CLR #TKLVL,-(SP)  

43100          0067132 016746 171666 2S: MOV #35,-(SP)  

43200          0067136 012746 006744 2S: MOV #35,-(SP)  

43300          0067142 000002 000002 2S: RTI  

43300          0067142 000002 000002 2S: RTS  

43300          0067142 000002 000002 2S: BTW #40,PSW  

43300          0067142 000002 000002 2S: BTS #81F6,0TKS  

43300          0067142 000002 000002 2S: LOWER THAN READER  

43300          0067142 000002 000002 2S: ENABLE INTERRUPTS  

43300          0067142 000002 000002 2S: NOP  

43300          0067142 000002 000002 2S: ERROR  

43300          0067142 000002 000002 2S: BR 5$  

43300          0067142 000002 000002 2S: POPSP2  

43300          0067142 000002 000002 2S: CLR 0TKS  

43300          0067142 000002 000002 2S: CHAIN  

43300          0067142 000002 000002 2S: BR 1S  

43300          0067142 000002 000002 2S: REPEAT TEST  

43700          0067162 104001 000001 000001 2S: ;FAILED TO INTERRUPT  

43800          0067164 000401 000001 000001 2S: ;CHAIN TO NEXT TEST  

43900          0067166 022626 000001 000001 2S: ;OK, CLEAN STACK  

44000          0067170 005077 171616 4S: POPSP2  

44000          0067170 005077 171616 5S: CLR 0TKS  

44000          0067170 005077 171616 5S: CHAIN  

44000          0067170 005077 171616 5S: BR 1S  

44000          0067170 005077 171616 5S: REPEAT TEST

```

```

44400          ;*****  

44500          ;AT23-- TEST#63--CHECKS THAT THE RECEIVER DONE DOES NOT  

44600          ;INTERRUPT AFTER RTI INSTRUCTION WHEN DONE  

44700          ;BIT IS LEFT SET.  

44800          ;*****  

44800          AT23: 63          ;TEST NUMBER  

44800          0070000 000063 000063 ;NEXT TEST  

45100          0070002 000112 000112    ;ITERATION COUNT  

45200          0070004 000112 000112    ;SCOPE ENTRY  

45300          0070006 007010 007010    ;CHECK FOR LSI-11  

45400          0070110 032777 001000 171676 1S: BNE #LSI11,0SR  

45500          0070116 001015 000226 2S: BNE #226,R0  

45600          0070120 012700 000226 2S: MOV #226,R0  

45600          0070124 1040010 0000010    ;DELAY 150 MSEC  

45600          0070124 1040010 0000010    ;READ  

45600          0070124 1040010 0000010    ;SET RECEIVER  

45600          0070124 1040010 0000010    ;STDRV  

45600          0070124 1040010 0000010    ;SET RECEIVER INTERRUPT  

45600          0070124 1040010 0000010    ;VECTOR TO 4$  

45900          0070132 007064 007064    ;DISABLE RECEIVER INTERRUPTS  

46000          0070132 007064 007064    ;ENABLE RECEIVER  

46100          0070134 005077 171552 000100 171544    ;NO INTERRUPT, ERROR  

46200          0070140 052777 000100 171544    ;RESET  

46300          0070146 000240 000240    ;RETRY  

46300          0070146 000240 000240    ;NO INTERRUPT, ERROR  

46500          0070150 1040010 0000010 171534 3S: CHAIN  

46600          0070156 000805 000805 171534 3S: RESET  

46700          0070160 1040005 0000005 171534 3S: CHAIN  

46800          0070162 000752 000752 171534 3S: CHAIN  

46900          0070164 012777 007104 171530 4S: MOV #5$,0TKVTR  

47100          0070166 000002 000002 171530 4S: MOV #55,0SP  

47100          0070166 000002 000002 171530 4S: RTI  

47100          0070166 000002 000002 171530 4S: RTS  

47100          0070166 000002 000002 171530 4S: NOP  

47300          007102 004463 004463 171530 5S: BR 5$  

47400          007104 022626 022626 171530 5S: POPSP2  

47500          007106 104001 000001 171530 6S: CLR 0TKS  

47600          007110 000760 000760 171530 6S: CHAIN

```

```

47800 *****  

47900 ;AT24--TEST#64--HAVE OPERATOR TYPE A CHARACTER ON THE  

48000 KEYBOARD, THEN CHECK FOR RECEIVER DONE.  

48100 *****  

48200 ALLOW 12 SECONDS FOR OPERATOR RESPONSE.  

48300 *****  

48400  

48500 007112 000064 AT24: 64 ;TEST NUMBER  

48600 007114 007212 AT25 ;NEXT TEST  

48700 007116 000001 1$:  

48800 007119 002149 ;BIT 6  

48900 007130 001426 171564 1$: ;LSI11,RSR ;SCOPE ENTRY  

49000 007132 005777 171454 ;REQ 55 ;SKIP TEST IF NOT AN LSI-11  

49100 007136 001401 ;TST 0TKS ;SHOULD BE CLEAR  

49200 007140 104001 ;REQ 25 ;RECEIVER STATUS NOT =0  

49300 007142 012700 000600 ;MOV #600,RO ;1/2 SEC DELAY  

49400 007146 104000 000030 171542 ;MOV #30,CNTR ;SET UP FOR 12 SEC WAIT  

49500 007156 014401 ;TYPE DMSG ;MESSAGE TO TYPE A CHARACTER  

49600 007160 104010 ;DISPLAY 1/2 SECOND  

49700 007162 105777 171424 ;TSTB 0TKS ;CHECK DONE BIT  

49800 007166 100407 ;BMI 55 ;SET - EXIT LOOP  

50100 007170 005367 171522 ;DEC CNTR  

50200 007172 001403 000600 ;REQ 45 ;TIME HAS RUN OUT...  

50300 007176 000766 ;MOV #600,RO ;CONTINUE 1/4 SEC  

50400 007202 104001 ;BR 35 ;NO RECEIVER DONE, OR  

50500 007204 104001 ;ERROR ;OPERATOR DID NOT RESPOND  

50600 007206 104005 ;CHAIN ;CHAIN TO NEXT TEST  

50800 007210 000744 BR 1$
```

```

51000 *****  

51100 ;AT25--TEST#65--CHECK THAT RECEIVER DONE CAUSES AN INTERRUPT  

51200 WHEN BIT 6 (INTERRUPT ENABLE) IS SET.  

51300 *****  

51400  

51500 007212 000065 AT25: 65 ;TEST NUMBER  

51600 007214 007270 AT26 ;NEXT TEST  

51700 007216 000001 1$:  

51800 007220 007222 ;BIT 6  

51900 007222 032777 001000 171464 1$: ;LSI11,RSR ;SCOPE ENTRY  

52000 007230 001415 ;REQ 65 ;SKIP TEST IF NOT AN LSI-11  

52100 007232 105777 171354 2$: ;TSTB 0TKS ;DONE SHOULD BE SET  

52200 007236 001401 ;RNE 35 ;RECEIVER DONE NOT SET  

52300 007242 104001 ;ERROR ;SET RECEIVER INTERRUPT  

52400 007244 007262 3$: ;STRDRV ;VECTOR TO 55  

52500 007246 052777 000100 171336 ;BIS #RIT6,0TKS ;ENABLE INTERRUPT  

52600 007254 000240 ;NOP  

52700 007256 000240 ;NOP ;RECEIVER DID NOT INTERRUPT  

52800 007260 104001 ;4$: ;ERROR ;CLEAN UP THE STACK  

52900 007262 104002 ;5$: ;POSP2 ;CHAIN TO NEXT TEST  

53100 007264 104005 ;6$: ;CHAIN  

53300 007266 000755 BR 1$
```

```
53500 ;*****  
53600 ;AT26--TEST#66--CHECK THAT READING TKB CLEARS DONE BIT  
53700 ;AND THAT DONE CLEARED DOES NOT CAUSE AN INTERRUPT  
53800 ;*****  
53900 007270 000066 AT26: 66 ;TEST NUMBER  
54100 007272 177777 -1 ;LAST TEST  
54200 007274 000001 1$ ;ITERATION COUNT  
54300 007300 007777 001000 171406 1$: BIT #LSI11,RSR ;SCOPE ENTRY  
54400 007300 007777 001000 171406 1$: BEO 66 ;SKIP TEST IF NOT AN LSI-11  
54500 007306 001444 171276 2$: TSTB #TKS ;MAKE SURE DONE IS STILL SET  
54600 007314 001001 171276 2$: BNE 35 ;RECEIVER DONE NOT SET  
54800 007316 104001 ERROR ;READ DATA BUFFER  
54900 007320 017767 171270 171370 3$: MOV #TKB,CNTR ;CHECK THE DONE BIT  
55000 007329 105777 171260 TSTB #TKS ;OK  
55100 007334 104001 171260 BNE 45 ;READING DATA BUFFER DID NOT CLEAR DONE  
55200 007336 104003 4$: STRDRV ;SET RECEIVER INTERRUPT  
55300 007340 007364 6$: VECTOR TO 65 ;ENABLE INTERRUPT  
55500 007342 052777 000100 171242 BIS #BIT6,#TKS ;OK- CLEAN UP  
55600 007350 000240 NOP ;EXIT TESTS  
55700 007352 000249 171232 5$: CLR #TKS ;OK- CLEAN UP  
55800 007359 000249 CHAIN #TKS ;EXIT TESTS  
56100 007362 000746 6$: RR 1$ ;DLV INTERRUPTED WITH DONE CLEAR  
56200 007364 104001 POPSP2 ;CLEAN UP THE STACK  
56300 007366 022626 BR 5$ ;EXIT TESTS
```

56500

```

100          .SBTTL LA36 PRINTER TESTS
200
300
400
500
600
700
800
900
1000
1100
1200
1300
1400
1500
1600
1700
1800
1900
2000
2100
2200
2300
2400
2500
2600
2700
2800
2900
3000
3100
3200
3300
3400
3500
3600
3700
3800
3900
4000
4100
4200
4300
4400
      ;THE LA36 PRINTER TESTS WILL BE EXECUTED IN A
      ;CONTINUOUS LOOP OUTPUTTING TO ALL MULTIPLE DL11'S
      ;IF SR BIT 8 IS SET TO ZERO AT START UP TIME, IF
      ;BIT 8 IS SET TO 1 AT START UP THEY MAY BE EXECUTED
      ;INDIVIDUALLY ONCE OR CONTINUALLY LOODED, OR
      ;BECOME THE FIRST OF THE ENTIRE SEQUENCE OF PRINTER
      ;TESTS. REFERENCE INSTRUCTIONS IN THE INTRODUCTION
      ;FOR PROPER MODE OF OPERATION.

      ;XXXXXXXXXX
      ;PTO -- DATA PATH TEST---FOUR LINES OF ALTERNATING
      ;"U" AND "V" ARE PRINTED OUT TO THE GIVEN PAPER
      ;WIDTH. THE PATTERN WILL APPEAR AS FOLLOWS.
      ;           *U*U*U*U*U*U*
      ;           U*U*U*U*U*U*
      ;           *U*U*U*U*U*U*
      ;           U*U*U*U*U*U*
      ;XXXXXXXXXX
      ;XXXXXXXXXX
      ;PTO:    0          ;TEST NUMBER
      ;        PT1          ;NEXT TEST
      ;        PRTHDR       ;PRINT COLUMN # MSG
      ;        TYPEM
      ;        HDR0
      ;        MOV #U*,R3   ;SET FIRST CHAR PAIR
      ;        MOV R4,R5
      ;        MOV R3,R6
      ;        MOV R3,R1   ;SET LINE COUNT
      ;        PRINTC      ;PRINT CHAR
      ;        SWAB R0     ;SET NEXT CHAR
      ;        DEC R1     ;DEC COLUMN COUNT
      ;        BNE R3     ;NEXT LINE?
      ;        SWAB R3     ;SET NEXT LINE START CHAR
      ;        CRLF
      ;        DEC R2     ;DEC LINE COUNT
      ;        BNE R5     ;FINISH TEST
      ;        CHAIN      ;ALL DONE, EXIT
      ;        BR 1S      ;REPEAT TEST
      007372 000000
      007374 007446
      007376 104015
      007400 104015
      007402 014127
      007404 012703 025125
      007406 000004
      007414 010306
      007416 016701 171230
      007422 104015
      007424 000300
      007426 005301
      007428 000303
      007434 104015
      007436 005305
      007440 001365
      007442 104005
      007444 000757

```

```

4600
4700
4800
4900
5000
5100
5200
5300
5400
5500
5600
5700
5800
5900
6000
6100
6200
6300
6400
6500
6600
6700
6800
6900
7000
7100
7200
7300
7400
7500
7600
7700
7800
7900
8000
8100
8200
      ;XXXXXXXXXX
      ;PT1 -- PRINTER CHARACTER TEST --- PRINTS ALL PRINTABLE CHARACTERS
      ;XXXXXXXXXX
      ;PT1:    1          ;TEST NUMBER
      ;        PT2          ;NEXT TEST
      ;        PRTHDR       ;PRINT COLUMN # MSG
      ;        TYPEM
      ;        1$:
      ;        MOV #40,R1   ;SPACE TO R1
      ;        MOV #100,R2   ;# TO R2
      ;        MOV #40,R3   ;\ TO R3
      ;        2$:
      ;        MWVB R1,R6   ;SEND TWO SPACES
      ;        JSR PC,SPSP
      ;        MWVB R2,R0   ;NEXT CHAR TO R0
      ;        JSR PC,SPSP
      ;        MWVB R3,R0   ;SEND TWO SPACES
      ;        MOV #3,R4     ;PRINT COUNT TO R4
      ;        MWVB R3,R0   ;THIRD CHAR TO R0
      ;        DCA R4      ;PRINT THE CHAR
      ;        BNE R5      ;BRANCH IF NOT
      ;        CRLF
      ;        CMPR (R1)+(R2)+ ;NEXT CHAR
      ;        TSTR (P3)+   ;CARRIAGE RETURN LINE FEED
      ;        CMP R3,#200
      ;        BLD R5      ;CHECK IF ALL DONE
      ;        CHAIN      ;BRANCH IF NOT
      ;        BR 1$      ;REPEAT TEST
      ;        3$:
      ;        PRINTC      ;PRINT COUNT TO R4
      ;        SWAB R4     ;PRINT CHAR
      ;        DEC R4     ;THREE TIMES?
      ;        BNE 1$      ;BRANCH IF NOT
      ;        SPC:       ;PRINTC      ;SPACE TO R0
      ;        MOV #40,R0   ;SEND A SPACE
      ;        PRINTC      ;PRINTC      ;SEND ANOTHER
      ;        RTS PC     ;RETURN
      007446 000001
      007450 007570
      007452 104016
      007454 012701 000040
      007460 012702 000100
      007462 000000
      007464 116700 000140
      007472 004767 000042
      007476 110200
      007500 004767
      007504 012704 000003
      007510 110300
      007514 004905
      007516 001375
      007520 104012
      007522 122122
      007524 105723
      007526 020327 000200
      007530 103100
      007536 000746
      007540 012704 000003
      007544 104015
      007546 005304
      007550 003755
      007552 012700 000040
      007556 104015
      007560 012704 000040
      007564 104015
      007566 000207

```

```

8400
8500
8600
8700
8800
8900
9000
9100
9200
9300
9400
9500
9600
9700 007570 000002 PT2: 2 ;TEST NUMBER
9800 007572 010164 PT3: ;NEXT TEST
9900 007576 004915 PRT HDR ;PRINT TEST HEADER
10000 007602 012703 007676 1S: MOV #IDEZ,R1 ;ADDR OF IDENT TO R1
10100 007602 012703 010137 MOV #NPCode,R3 ;ADDR OF NON-PRINT-CODES TO R3
10200 007602 012703 000003 2S: MOV #3,R2 ;NO. OF ID'S PER LINE TO R2
10300 007612 012703 000010 3S: MOV #10,R4 ;NO. OF CHARS PER ID TO R4
10400 007612 012704 000055 4S: CMPB (R3),#55 ;ZERO TERMINATOR IN NP TABLE?
10500 007622 004922 REQ 7S ;BRANCH IF YES
10600 007625 004915 HLT ;HALT
10700 007630 005304 PRINTC (R1)+,R0 ;GET NON-PRINTING CHARACTERS
10800 007632 001371 DEC R4 ;AND PRINT A
10900 007634 012300 BNE 4S ;GROUP OF
11000 007634 012300 MOV B (R3)+,R0 ;8 CHARACTERS
11100 007634 012704 000003 5S: GET NP CODE FROM TABLE
11200 007642 004915 PRINTC (R3)+,R0 ;AND NP
11300 007642 005304 DEC R5 ;TRY TO PRINT IT
11400 007650 005302 DEC R2 ;THREE SPACES
11500 007650 005302 BEQ 6S ;MORE TO GO ON THIS LINE ?
11600 007652 004915 JSR PC,SP2 ;BRANCH IF NO
11700 007654 004767 177672 PRINTC PC,SP2 ;SEND 3 SPACES
11800 007660 004915 BR 3S ;BRANCH TO CONTINUE LINE
11900 007662 004915 6S: CRLF ;GO DO NEXT LINE
12000 007666 000747 BR 2S
12100 007670 004912 7S: CRLF ;CHAIN TO NEXT TEST
12200 007672 004905 CHAIN
12300 007672 004905 BR 1S ;CHAIN TO NEXT TEST
12400 007674 000740
12500
12600
12700
12800 007676 060 IDEZ: .ASCII /000 NUL001 SOH002 STX/
007701 040 060 060 060
007704 125 061 040 060
007707 060 061 040 060
007712 040 123 060 060
007715 112 060 060 060
007718 193 024 130 060
007726 060 060 066 060
007731 040 040 101 060
007734 103 113 060 060
007737 062 060 040 060
007742 040 104 114 060
12900 007726 .ASCII /006 ACK020 DL8021 DC1/
007731
007734
007737
007742

```

```

007745 105 060 062
007750 061 040 040
007753 104 103 061
13000 007756 060 062 062 .ASCII /022 DC2023 DC3024 DC4/
007760 040 040 040
007761 062 063 060
007764 040 060 060
007767 062 063 060
007772 040 104 103
007775 063 060 062
010000 064 040 040
010003 104 103 064
010006 060 062 065
010011 060 062 065
010014 101 113 060
010017 062 066 040
010022 040 123 131
010025 115 060 062
010028 104 040 040
010033 060 063 060
13200 010036 060 063 060 .ASCII /030 CAN031 EM 032 SUB/
010041 040 040 103
010044 101 116 060
010047 063 061 040
010052 040 105 115
010055 040 060 063
010060 060 063 060
010063 063 062 060
13300 010066 060 063 064 .ASCII /034 FS 035 GS 036 RS /
010071 040 040 106
010074 123 040 060
010077 063 065 040
010102 040 107 123
010105 040 060 063
010108 060 063 060
010113 105 050 040
010116 060 063 060
13400 010116 060 063 067 .ASCII /037 US 177 DEL /
010121 040 040 125
010124 123 040 061
010127 067 067 040
010132 040 104 105
010135 060 063 060
010137 100 040 040
010142 020 021 022 006 NPCODE: -BYTE 0,2,6,20,21,22,23,24
010145 023 024
13500 010145 020 021 022 -BYTE 25,25,27,30,31,32,34,35
13600 010147 025 025 027
010152 030 031 032
010155 034 035
13700 010157 036 037 177 -BYTE 36,37,177,55
010162 055
13800

```

.EVEN

```

14000      ;XXXXXXXXXX
14100      PT3 -- CARRIAGE RETURN TEST
14200      ;THE LINE CONSISTS OF A STRING OF 0'S AND
14300      ;X'S. FIRST, THE 0'S ARE PRINTED OUT TO THE LAST
14400      ;COLUMN WITH A SPACE SEPARATING EACH. THEN THE
14500      ;CARRIAGE IS SPACED TO THE FIRST BLANK SPACE, AN X
14600      ;IS PRINTED AND THEN RETURNED TO THE MARGIN. THIS
14700      ;PROCESS IS CONTINUED UNTIL ALL SPACES BETWEEN
14800      ;THE ZERODES HAVE BEEN FILLED.
14900      ;XXXXXXXXXX
15000      PT3:   3      ;TEST NUMBER
15100      PT4      ;NEXT TEST
15200      PRTHDR  ;TYPE HEADER
15300      1$:    CLR   ;CLEAR POSITION COUNTER
15400      010164 000003
15500      010166 010304
15600      010179 104916
15700      010176 016701 170475
15800      010206 016700 000117
15900      010202 012700
16000      010206 014015
16100      010210 005301
16200      010212 001404
16300      010214 004767 177340
16400      010220 005304
16500      010222 005304
16600      010224 104022
16700      010226 012767 000001 170440
16800      010230 016701 170434
16900      010240 004767 177314
17000      010244 005304
17100      010246 005304
17200      010250 012700 000130
17300      010254 104015
17400      010256 104022
17500      010260 062767 000002 170406
17600      010264 026767 170402 170356
17700      010276 104015
17800      010280 104015
17900      010302 000733
18000      ;XXXXXXXXXX
18100      PT3:   3      ;TEST NUMBER
18200      PT4      ;NEXT TEST
18300      PRTHDR  ;TYPE HEADER
18400      1$:    MOV   #1,SPCNT
18500      010310 104016
18600      010312 012767 000001 170366
18700      010314 005301
18800      010316 005301
18900      010318 012700
19000      010324 012700
19100      010326 010444
19200      010330 016701 170348
19300      010340 104014
19400      010342 005301
19500      010344 001375
19600      010346 005301
19700      010348 005301
19800      010350 005301
19900      010352 012700
20000      010354 010444
20100      010356 016701 170334
20200      010358 005301
20300      010360 005301
20400      010362 112200
20500      010364 112200
20600      010366 104015
20700      010368 112200
20800      010370 104015
20900      010372 104022
21000      010374 004767
21100      010376 016701 170250
21200      010378 004767 000006
21300      010402 004767
21400      010406 104014
21500      010410 104005
21600      010412 000737
21700      010414 112200
21800      010416 104005
21900      010418 104000
22000      010422 104015
22100      010424 005741
22200      010426 012700 000137
22300      010432 104015
22400      010434 005301
22500      010436 005301
22600      010442 002607
22700      010444 060    061    060    LINE3: .ASCII /01020408163200/
22800      010447 062    060    064    060
22900      010449 062    070    061    062
23000      010452 060    070    061    062
23100      010455 066    063    062    060
23200      010458 066    063    062    060
23300      010460 066    063    062    060

```

```

18200      ;XXXXXXXXXX
18300      PT4 -- MULTIPLE LINE FEED TEST -- 63 LINE FEEDS ARE
18400      ;SENT WITH A REFERENCE LINE AT THE START AND END.
18500      ;A NUMBER IS PRINTED WHICH INDICATES THE NUMBER OF LINE
18600      ;FEEDS THAT WILL BE ISSUED BEFORE THE NEXT
18700      ;NUMBER OR REFERENCE LINE IS PRINTED.
18800      ;XXXXXXXXXX
18900      PT4:   4      ;TEST NUMBER
19000      PT5      ;NEXT TEST
19100      PRTHDR  ;TYPE HEADER
19200      1$:    MOV   #1,LFCNT
19300      010310 104016
19400      010312 012767 000001 170366
19500      010314 005301
19600      010316 005301
19700      010318 012700
19800      010320 010444
19900      010322 016701 170348
20000      010324 005301
20100      010326 005301
20200      010328 012700
20300      010330 010444
20400      010332 016701 170334
20500      010334 005301
20600      010336 005301
20700      010338 112200
20800      010340 104015
20900      010342 112200
21000      010344 104015
21100      010346 104022
21200      010348 004767
21300      010350 016701 170250
21400      010352 004767 000006
21500      010402 004767
21600      010406 104014
21700      010410 104005
21800      010412 000737
21900      010414 112200
22000      010416 104005
22100      010418 104000
22200      010422 104015
22300      010424 005741
22400      010426 012700 000137
22500      010432 104015
22600      010434 005301
22700      010436 005301
22800      010442 002607
22900      010444 060    061    060    LINE3: .ASCII /01020408163200/
23000      010447 062    060    064    060
23100      010450 062    070    061    062
23200      010453 066    063    062    060
23300      010456 066    063    062    060
23400      010459 066    063    062    060
23500      010462 066    063    062    060

```

```

23100 ;XXXXXXXXXX
23200 ;PT5-- SINGLE LINE FEED TEST -- TESTS THE LINE FEED
23300 ;CAPABILITY FROM ALL COLUMNS.
23400 ;XXXXXXXXXX
23500 010462 000005 PT5: 5 ;TEST NUMBER
23600 010464 010666 PT6 ;NEXT TEST
23700 010466 104915 PRTHDR ;TYPE HEADER
23800 010470 016701 170156 1$: MOV WIDTH,R1 ;COLUMN COUNT TO R1
23900 010474 005741 TST -(R1) ;DECREASE BY 2
24000 010476 012700 000060 MOV #60,R0 ;'0' TO R0
24100 010478 016502 104015 DEE R1 ;SEND 0
24200 010484 0003400 PRINTC ;INCREMENT COLUMN COUNTER
24300 010486 0003400 DEC R1 ;RETURN IF NOT ZERO
24400 010488 012700 000062 MOV #62,R0 ;SEND A 2
24500 010514 104015 PRINTC ;SEND A SECOND TWO
24600 010516 104015 CMP WIDTH,#132. ;COMPARE COLUMN COUNT
24700 010520 026727 170126 000204 BEQ 3$ ;BRANCH IF EQ 132
24800 010526 0003400 MOV #3410,R0 ;DELAY 1.8 SEC
24900 010528 012700 0003410
25000 010530 012700 000063
25100 010532 012700 000064
25200 010534 012700 000065
25300 010536 012700 000066
25400 010544 012701 000100
25500 010550 104015 PT5: 5$ ;3'S TO R0
25600 010552 0003404
25700 010554 012700 000067
25800 010556 012700 000068
25900 010558 016701 170066
26000 010564 012700 000134
26100 010572 104014 PRINTC ;SEND A SECOND REF. LINE
26200 010574 104014 LF ;PRINT LF
26300 010576 0003403 DEC R1 ;DECREMENT COUNTER
26400 010580 104022 RET 6$ ;RETURN IF NOT ZERO
26500 010582 0003405
26600 010602 004767 000022 JSR PC,PT5AL ;SEND CR/LF
26700 010606 012702 001750 CRLF ;SEND REF LINE #1
26800 010610 012700 001750 MOV #1750,R0 ;SEND A CR/LF
26900 010614 104010 DELAY ;DELAY 1 SEC
27000 010616 004767 000006 JSR PC,PT5AL ;SEND A SECOND REF. LINE
27100 010618 012700 000005 CHAIN ;CHAIN TO NEXT TEST
27200 010620 000720
27300 010630 016701 170016 PT5AL: MOV 1$ ;REPEAT TEST
27400 010634 012700 000061 TST WIDTH,R1 ;COLUMN COUNT TO R1
27500 010640 104015 MOV #61,R0 ;'1' TO R0
27600 010644 0003407 PRINTC ;PRINT R0
27700 010646 0003408 DEC R1 ;DECREMENT COUNTER
27800 010648 0003409 INC R0 ;R0 = 1
27900 010650 0003400 CMP R0,#71 ;COMP CHAR TO "M"
28000 010650 020927 000071 BLDS 1$ ;BRANCH IF LOWER OR SAME
28100 010654 010771 MOV #60,R0 ;RESET CHAR TO "0"
28200 010656 012700 000060 BR 1$ ;CONTINUE
28300 010662 000766
28400 010664 000207 RTS PC ;FINISHED, RETURN TO CALLER

```

```

28500 ;XXXXXXXXXX
28600 ;PT6-- BACKSPACE TEST -- A REFERENCE LINE SUCH AS IN
28700 ;TEST PTS IS PRINTED. THE SECOND LINE CONSISTS
28800 ;OF PRINTING A BACKSLASH, BACKSPACE AND FORWARD
28900 ;SLASH COMBINATION OUT TO THE GIVEN COLUMN WIDTH.
29000 ;THIS LINE IS THEN FOLLOWED BY THE SAME TWO REFERENCE
29100 ;LINES AS PRINTED IN TEST PTS.
29200 ;XXXXXXXXXX
29300 ;XXXXXXXXXX
29400 010666 000006 PT6: 6 ;TEST NUMBER
29500 010670 011054 PT7 ;NEXT TEST
29600 010672 104016 PRTHDR ;PRINT HEADER
29700 010674 104007 TYPEH ;PRINT COLUMN # MESC
29800 010676 014127 HDR0 ;PRINT COUNTER
30000 010700 016701 167746 1$: MOV WIDTH,R1 ;COLUMN COUNT TO R1
30100 010704 005741 TST -(R1) ;DECREMENT RY 2
30200 010710 000720 000060 MOV #60,R0 ;'0' TO R0
30300 010714 005301 PRINTC ;SEND 0
30400 010714 005302 DEC R1 ;DECREMENT COLUMN COUNTER
30500 010716 001375 BNE 2$ ;BRANCH IF NOT ZERO
30600 010720 012700 000062 MOV #62,R0 ;PRINT R0
30700 010724 104015 PRINTC ;SEND 1
30800 010726 104015 LF ;SEND A CR/LF
30900 010730 0003404 CMP WIDTH,#132. ;COMPARE COLUMN COUNT
31000 010740 012700 003410 BEQ 3$ ;DECREMENT RY 2
31100 010744 104010 DELAY ;DELAY 1.8 SEC
31200 010746 000407
31300 010748 104014 PT6: 5$ ;3'S TO R0
31400 010750 012700 000063 MOV #63,R0 ;6'S TO CHAR COUNT
31500 010754 012701 000100 MOV #100,R1 ;SEND CHAR
31600 010758 0003405 PRINTC ;DECREMENT CHAR COUNT
31700 010760 0003406 DEC R1 ;CONTINUE IF NOT DONE
31800 010764 0003405 BNE 4$ ;SEND A CR/LF
31900 010766 104912 MOV WIDTH,R1 ;COLUMN COUNT TO R1
32000 010770 016701 167656 TST BACKSLASH TO R0
32100 010774 012700 000134 MOV #134,R0 ;SEND IT
32200 011000 104015 PRINTC ;BACKSPACE TO R0
32300 011002 012700 000010 MOV #10,R0 ;SEND IT
32400 011010 012700 000057 PRINTC ;FORWARD SLASH TO R0
32500 011014 104015 MOV #57,R0 ;SEND IT
32600 011016 005301 PRINTC ;END OF PAPER
32700 011020 001365 DEC R1 ;SEARCH IF NO
32800 011022 104014 CR ;SEND CR
32900 011024 104022 JSR PC,PT5AL ;SEND REF LINE #1
33000 011035 004767 177576 CRLF ;SEND A CR/LF
33100 011034 012700 001750 MOV #1750,R0 ;DELAY 1 SEC
33200 011040 104010 DELAY ;SEND A CR/LF
33300 011042 004767 177562 JSR PC,PT5AL ;SEND SECOND REF LINE
33400 011046 104012 CHAIN ;CHAIN TO NEXT TEST
33500 011050 104005 RR 1$ ;REPEAT TEST
33600 011052 000912

```

```

34100
34200
34300
34400
34500
34600
34700
34800
34900
35000
35100 011054 000007
35200 011056 01266
35300 011060 014016
35400 011062 016703 000002
35500 011065 016700 007560
35600 011069 016700 000115
35700 011076 104015
35800 011080 005301
35900 011102 001404
36000 011104 004767 176450
36100 011119 005305
36200 011120 001003
36300 011124 023703 000002
36400 011120 001003
36500 011122 104022
36600 011124 005303
36700 011126 005305
36800 011128 005303
36900 011132 005305
37000 011134 104013
37100 011136 005303
37200 011140 016701 167506
37300 011144 004767 176410
37400 011150 005303
37500 011154 016700 000100
37600 011160 005301
37700 011162 005301
37800 011164 001367
37900 011166 022703 000002
38000 011172 001093
38100 011174 005303
38200 011176 005303
38300 011200 005307
38400 011202 005703
38500 011204 001373
38700 011206 104012
38800 011210 005763
38900 011216 016700 000046
39100 011222 104015
39200 011224 005301
39400 011226 001404
39500 011230 004767 176324
39600 011234 005301

;XXXXXXXXXX
;PT7-- OVERPRINT TEST-- A ROW OF ALTERNATING M'S AND
;SPACES ARE PRINTED OUT TO THE LAST COLUMN AND OVERPRINTED TWICE.
;A SECOND LINE OF ALTERNATING SPACES AND "R'S" IS THEN
;SENT 3 TIMES AS THE FIRST LINE. THIS IS FOLLOWED
;BY A THIRD AND FINAL LINE OF ALTERNATING "&"
;AND SPACES.

;XXXXXXXXXX
PT7:    7      ;TEST NUMBER
        PT10   ;NEXT TEST
        PRTHDR ;PRINT MESSAGE
        MOV    #2,R3 ;NO OF COLUMNS TO R1
        MOV    #115,R0 ;QW TO R0
        PRINTC ;SEND IT
        DEC    R1 ;END OF LINE
        BEQ    45 ;BRANCH IF YES
        JSR    PC,SPC ;SEND SPACE
        DEC    R1 ;END OF LINE?
        BNE    R1 ;BRANCH IF NO
        CMP    #2,R3 ;TEST R3
        BNE    45 ;BRANCH IF NOT FIRST TIME
        CR    ;SEND CR
        DEC    R3 ;DECREASE LINE COUNTER
        BR    R3 ;REPORT LINE
        TST    R3 ;TEST TIME
        BNE    R3 ;BRANCH IF NOT
        CRLF  ;NEXT LINE
        TST    (R3)+ ;REPEAT COUNTER TO R3
        MOV    WDTH,R1 ;COLUMN COUNT TO R1
        JSR    PC,SPC ;SEND SPACE
        DEC    R1 ;DECREASE COLUMN COUNT
        BEQ    85 ;BRANCH IF 0, END OF LINE
        MOV    95,R1 ;TQ TO R0
        PRINTC ;SEND IT
        DEC    R1 ;DECREASE COLUMN COUNT
        BNE    R1 ;BRANCH IF NOT 0 (NOT END)
        CMP    #2,R3 ;END OF LINE FIRST TIME?
        BNE    95 ;BRANCH IF NOT
        CR    ;SEND CR
        DEC    R3 ;DECREASE LINE COUNTER
        TST    R3 ;TEST IF THIRD REPEAT
        BNE    10$ ;BRANCH IF NOT
        CRLF  ;DO NEXT LINE
        TST    (R3)+ ;DONE REPEAT COUNTER TO R3
        MOV    WDTH,R1 ;COLUMN COUNT TO R1
        MOV    #46,R0 ;TQ TO R0
        PRINTC ;SEND IT
        DEC    R1 ;DECREASE COLUMN COUNT
        BNE    R1 ;BRANCH IF END
        JSR    PC,SPC ;SEND SPACE
        DEC    R1 ;DECREASE COLUMN COUNT

```

```

39700 011236 001367
39800 011244 005303 000002
39900 011244 005003
40000 011246 104022
40100 011250 005303
40200 011252 000757
40300 011254 005703
40400 011256 001373
40500 011260 104012
40600 011264 005676

BNE    13$ ;BRANCH IF NOT END
        CMP    #2,R3 ;TEST IF FIRST TIME
        BNE    16$ ;BRANCH IF =2, FIRST TIME
        CR    ;SEND CR
        DEC    R3 ;DECREASE REPEAT COUNTER
        BR    R3 ;PRINT LINE AGAIN
        TST    R3 ;TEST IF END, R3=0
        BNE    16$ ;BRANCH IF NOT END
        CRLF  ;SEND CR/LF
        CHAIN ;CHAIN TO NEXT TEST
        BR    1$ ;REPEAT TEST

```

```

40900 ;XXXXXXXXXX
41000 ;PT10-- PRINTING FREQUENCY TEST-- 120 H'S ARE PRINTED ON 4 LINES
41200 ; 30 PER LINE. THE TEST IS SUCH THAT BETWEEN THE FIRST AND SECOND
41300 ; LINE, A 30 SEC DELAY IS INTRODUCED. THIS DELAY IS THEN INCREASED
41400 ; BY 30 SECONDS EACH OUT TO 60 CHARACTERS IN AN EXPONENTIAL
41500 ; MANNER. THE DELAY IS THEN DECREASED IN THE SAME MANNER OUT TO THE
41600 ; 120TH CHARACTER. THIS DELAY IS CALCULATED AS FOLLOWS;
41700
41800
41900
42000
42200 011266 000010
42300 011270 011424
42400 011274 012701 000036
42500 011300 012701 000170
42600 011304 012704 000036 000010
42700 011324 012700 000110
42800 011326 012705 000036
42900 011328 012705 000036
43000 011320 012705 000036
43100 011324 104910
43200 011326 005301
43300 011330 011426
43400 011334 005305
43500 011336 016704 177760
43600 011336 016704
43700 011342 006204
43800 011344 006204
43900 011346 006204
44000 011350 006204
44100 011352 006204
44200 011354 006204
44300 011356 006204
44400 011360 006204
44500 011362 006403
44600 011364 022702 000074
44700 011370 003403
44800 011372 005592 177724
44900 011400 060567 177716
45000 011404 000742
45100 011406 012701 000036
45200 011406 012701 000036
45300 011414 000746
45400 011414 104905
45500 011420 004005
45600 011422 000724
45700 011422 000724
45800
45900
46000
46100
46200
46300
46400
46500
46600
46700
46800
46900
47000
47100 011424 000011
47200 011432 012701 000030
47300 011436 012700 000130
47400 011442 104915
47500 011446 005301
47600 011450 004002
47700 011454 000766
47800
47900
48000
48100
48200
48300
48400
48500
48600
48700
48800
48900
49000 011456 000012
49100 011460 007372
49200 011462 104016
49300 011464 012701 000010
49400 011464 012701 000010
49500 011470 012700 003720
49600 011474 104015
49700 011476 005301
49800 011502 004014
49900 011504 012700 003720
50000 011504 104010
50100 011510 004010
50200 011512 013700 000042
50300 011516 001405
50400 011520 004040
50500 011522 004040
50600 011524 000240
50700 011526 000240
50800 011530 000240
50900 011532 104005
51000 011534 000753

```

NEW DELAY = OLD DELAY + OR - 1 (OLD DELAY/16 + OLD DELAY/128 )

;XXXXXXXXXX

PT10: 10 ;TEST NUMBER  
PT11: ;NEXT TEST  
PRTHDR ;TYPE MESSAGE  
1S: MOV #36,R1 ;SET R1=30  
MOV #120,,R2 ;SET CHAR COUNT = 120  
MOV #30,,RS2 ;SET UP DELAY VALUE  
2S: MOV #110,,R0 ;HIT TO R0  
PRINTC ;SEND IT  
MOV #30,,R0 ;  
DELAY ;DEC. COUNT OF CHARS PER LINE  
DEC R1 ;BRANCH IF 0, END OF LINE  
BEQ R2 ;DECREMENT CHAR COUNTER  
4S: DEC R2 ;  
MOV #30,,R0 ;BRANCH IF 0, END OF LINE  
MOV #32+,R4 ;SET OLD DELAY  
ASR R4 ;CAL 1/16 OF OLD DELAY  
ASR R4 ;  
ASR R4 ;  
ASR R4 ;  
ASR R4 ;  
ASR R5 ;SAVE 1/16 IN R5  
ASR R4 ;CAL 1/128 OF OLD DELAY  
ASR R4 ;  
ASR R4 ;  
ASR R5 ;1/16 +1/128 TO R5  
CMP #60,,R2 ;TEST WHICH HALF OF THE 120 CHARS.  
BLE R5 ;BRANCH IF LT OR EQ 60  
SBB R5,RS2 ;DECREASE DELAY BY 34 MEC.  
PRT ;PRINT AGAIN  
BR 2S ;  
5S: ADD R5,RS+2 ;SET HALF WAY ADD DELAY OF 34 MEC.  
RR 2S ;  
6S: CRLF ;GO PRINT AGAIN  
MOV #36,R1 ;SEND CRLF  
SET R1=30 ;  
7S: CRLF ;  
CHAIN ;SEND CR-LF  
RR 1S ;  
;CHAIN TO NEXT TEST  
;REPEAT TEST

```

45900 ;XXXXXXXXXX
46000 ;PT11-- RIBBON FEED TEST-- THIS TEST PRINTS A SINGLE COLUMN OF X'S
46100 ; (24 LINES) DOWN THE LEFT MARGIN OF THE PAGE.
46200 ; VISUALLY CHECK THE RIBBON FEED MECHANISM FOR PROPER OPERATION.
46300 ;XXXXXXXXXX
46400 ;PT11: 11 ;TEST NUMBER
46500 ;PT12: ;NEXT TEST
46600 ;PRTHDR ;TYPE MESSAGE
46700 ;1S: MOV #30,R1 ;SET R1=24(10), LINE COUNT
46800 ;MOV #130,,R0 ;CHAR = X
46900 ;PRINTC ;SEND X
47000 ;CRLF ;SEND CR-LF
47100 ;DEC R1 ;DECREMENT LINE COUNT
47200 ;RNE 2S ;CONTINUE IF NOT DONE TEST
47300 ;CHAIN ;CHAIN TO NEXT TEST
47400 ;RR 1S ;REPEAT TEST
47500
47600
47700 ;XXXXXXXXXX
47800 ;PT12-- PRINTER BELL TEST-- THE LAST TEST IN THE
47900 ; PRINTER TEST SEQUENCE. THIS TEST OUTPUTS
48000 ; EIGHT BELL SIGNALS TO THE PRINTER
48100 ;XXXXXXXXXX
48200 ;PT12: 12 ;THIS TEST
48300 ;PT12A: PTO ;NEXT TEST
48400 ;PRTHDR ;TYPE MESSAGE
48500 ;1S: MOV #10,R1 ;COUNTER TO R1
48600 ;MOV #7,,R0 ;BELL TO R0
48700 ;PRINTC ;SEND IT
48800 ;DEC R1 ;DECREMENT COUNT
48900 ;BNE 1S ;BRANCH IF NOT ZERO
49000 ;LF ;  

49100 ;MOV #3720,R0 ;DELAY 2 SEC BEFORE RESTARTING
49200 ;DELAY ;  

49300 ;MOV #642,,R0 ;CHECK IF UNDER ACT11 OR XXDP
49400 ;BEQ HERE ;CONTINUE TEST SEQUENCE
49500 ;LOGICAL: JSR PC,(R0) ;A RESET WAS FORMERLY HERE
49600 ;HERE: CHAIN ;CHAIN TO NEXT TEST
49700 ;RR PT12A ;REPEAT TEST

```

```

51200      ;XXXXXXXXXX
51400      ;PT17-- LIFE TEST
51500      ;  THIS TEST PRINTS 2 FULL LINES OF EACH PRINTABLE
51600      ;  CHARACTER AND OVERPRINTS THE SECOND LINE 4 TIMES.
51700      ;  THIS TEST IS CONTINUOUS RUNNING ONCE INITIATED,
51800      ;  LOOPING AUTOMATICALLY ON ITSELF.
51900      ;  END OF PASS COUNT IS CLEARED WHENEVER TEST IS RESTARTED
52000      ;XXXXXXXXXX
52300 011536 000017      PT17B: 17      ;TEST NUMBER
52400 011540 011536      PT17B: PT17D    ;NEXT TEST
52500 011542 000167 000030      PT17: 1      ;CONTINUE
52600 011546 000237      PT17: PT17B    ;TEST NUMBER
52700 011552 005029 000336      PT17: PT17D    ;NEXT TEST
52800 011556 016704 167070      CLD      ;CLEAR PASS COUNT
52900 011562 012767 000001 000322      MOV     ;INITIALIZE R4
53000      ;      #1,DIRTN      ;AND DIRECTION OF PRECESS
53100 011570 104016      PRTHDR    ;PRINT COLUMN # MESC
53200 011572 104007      TYPEM    ;PRINT
53300 011574 014277      HDRO     ;SET START CHAR
53400 011575 005232 000041      PT17D:    ;SET START CHAR
53500 011605 026124 000302 000031      INC     #41,R3
53600 011614 010003      CMP     PASCNT, #31
53700 011616 012767 000001 000270      BNE     20S
53800 011624 012700 004042      MOV     #1,PASCNT
53900 011634 016700 004260      MOV     #PASMES,R0
54000 011638 005304      20S:    MOV     PASCNT,R1
54100 011642 016701 167004      DEC     R1
54200 011646 010300      BTX     #2,R2
54300 011648 004767 000110      JSR     PC,CKPOS
54400 011654 104015      PRINTC   ;TIME TO INSERT PASS # ?
54500 011658 005304      1S:    JSR     PC,ADJR4
54600 011662 004767 000144      CRLF    ;DECREMENT COUNT
54700 011666 104012      MOV     #5,R2
54800 011670 012702 000005      MOV     WIDTH,R1
54900 011674 016701 166752      3S:    MOV     R3,R0
55000 011700 010300      JSR     PC,CKPOS
55100 011706 104027 000056      PT1NTC  ;TIME TO INSERT PASS # ?
55200 011710 005303      DEC     R1
55300 011712 003372      BTX     #4,S
55400 011714 104022      CR     ;DECREMENT COUNT
55500 011716 005302      DEC     R2
55600 011720 001365      BNE     3S
55700 011726 104067 000104      JSR     PC,ADJR4
55800 011730 005304      LF     ;ADJUST R4 POINTER
55900 011732 002703 000177      INC     R3
56000 011736 001341      CMP     #177,R3
56100 011740 004767 000066      BNE     LS
56200 011744 004767 000062      JSR     PC,ADJR4
56300 011750 004767 000056      JSR     PC,ADJR4
56400 011754 104007      JSR     PC,ADJR4
56500 011756 014023      ;TYPE END OF PASS MESC
56600 011760 004002      CHAIN   ;REPEAT TEST
56700 011762 000705      BR     PT17D

```

```

56200 011754 104007      TYPEM    ;TYPE END OF PASS MESC
56300 011756 014023      ENDPAS  ;REPEAT TEST
56400 011760 004002      CHAIN
56500 011762 000705      BR     PT17D

```

57500 011764 020401 CKPOS: CMP R4,R1 ;IS IT TIME TO INSERT PASS # ?  
57700 011766 001020 BNE 1\$ ;BRANCH IF NO  
57800 011774 012700 000040 MOV #40,R0 ;PRINT A SPACE  
57900 011776 010405 PRINTC PASMES,RO ;PRINT MSG OF PASS COUNT  
58100 0118004 0116700 002033 PRINTC PASMES+1,RO  
58300 0120104 0104015 PRINTC MOV R4,R0 ;PRINT A SPACE  
58400 012012 012700 000040 PRINTC SUB #3,R1 ;ADJUST R1 3 POSITIONS  
58500 012012 0104015 PRINTC ADD R1,SP ;ADJUST RETURN PC OVER PRINTC  
58600 012012 0116701 000003 RTS PC ;PRINTC  
58800 012030 000207 1\$: RTS ;ADJUST RETURN PC OVER PRINTC  
58900 012032 005767 000054 ADJR4: TST DIRTN ;TEST DIRECTION OF PRECESS  
59100 012036 001013 BNE 1\$ ;BR IF LEFT  
59200 012040 005204 INC R4 ;INCREASE POSITION CNTR  
59300 012042 020465 166604 CMP R4,WIDTH ;IS R4 > WIDTH ?  
59400 012042 006404 166576 BLDOS 3\$ ;BR IF YES  
59500 012050 0116704 166576 MOV M40TH,R4 ;CHANGE DIRECTION  
59600 012054 005304 DBC R4 ;TO  
59700 012056 012767 000001 000026 MOV #1,DIRTN ;LEFT.  
59800 012064 000411 BR 3\$ ;DECREASE POSITION CNTR  
59900 012066 005304 1\$: DEC R4 ;LESS THAN 4 ?  
60000 012070 006246 BNE 2\$ ;BR IF YES  
60100 012074 006241 CLR R4 ;CLEAR R4  
60300 012100 012704 000005 2\$: MOV R4,B4 ;SET R4 TO POS 5  
60400 012104 005067 000002 CLR DIRTN ;CHANGE DIRECTION TO RIGHT  
60500 012110 000207 3\$: RTS PC ;EXIT  
60600 012112 000000 DIRTN: .WORD 0 ;DIRECTION OF PRECESS (0=LEFT)  
60900 012114 000000 PASCNT: .WORD 0

61100

```

100          .SBTTL LA36 ECHO TESTS
200
300
400
500
600
700
800
900
1000
1100
1200
1300
1400 012116 000020      EO20: 20      ;TEST NUMBER
1400 012120 012166      EO21      ;NEXT TEST
1500 012122 104016      PRTHDR   ;TYPE HEADER
1600 012124 104020      1S:      READ    ;GO WAIT FOR KEYBOARD INPUT
1700 012125 104010      MOV     #30,,R0  ;DELAY FOR HALF DUPLEX
1800 012134 022767      CMP     #177,TEMPCH ;CHECK IF RUBOUT
1900 012142 000177      000036      BEQ     2S    ;BRANCH IF YES
2000 012146 111177      166442 166444      PRNT    ;NO, CHECK PRINTER READY
2100 012154 000763      MOVR    @TKB,ATPB ;READY, ECHO CHARACTER
2200 012146 111177      166442 166444      2S:      TYPEM   ;PRINT TERMINATION MESSAGE
2300 012156 104007      ECND    CHAIN  ;CHAIN TO NEXT TEST
2400 012169 104006      BR     1S    ;REPEAT TEST
2500 012164 000757
2600
2700
2800
2900
3000
3100
3200
3300
3400
3500
3600
3700
3800
3900
4000 012166 000021      EO21: 21      ;TEST NUMBER
4100 012172 012154      EO22      ;NEXT TEST
4200 012174 022767      000060 166460      PRTHDR   ;TYPE HEADER
4300 012202 016702      EO21A:  MOV     #60,REPT  ;CHARACTER TO BE REPEATED (0)
4400 012206 016700      166450      1S:      MOV     WIDTH,R2 ;SET COLUMN COUNT
4500 012214 005305      2S:      MOV     REPT,R0  ;GET CHAR
4600 012214 005305      PRINTC   DEC    R2    ;PRINT CHAR
4700 012216 005373      DEC    R2    ;DEC COLUMN COUNT
4800 012222 000769      RGT    2S    ;FINISH LINE
4900 012222 000769      CRLF   BR     1S    ;SEND A CR AND LF

```

```

5100
5200
5300
5400
5500
5600
5700
5800
5900
6000
6100
6200
6300
6400
6500
6600
6700
6800
6900
7000
7100
7200
7300
7400
7500
7600
7700
7800
7900
8000
8100
8200
8300
8400
8500
8600
8700
8800
8900
9000
9100
9200
9300
9400
9500
9600
9700
9800
9900
012224 000022      EO22: 22      ;TEST NUMBER
012250 104016      EO23      ;NEXT TEST
012252 104016      EO22A:  PRTHDR   ;TYPE HEADER
012252 012767 000060 166422      MOV     #60,REPT  ;LOAD AS INITIAL CHARACTER
012240 016702 166406      1S:      MOV     WIDTH,R2 ;SET COLUMN COUNT
012244 016700 166412      2S:      MOV     REPT,R0  ;GET CHAR
012250 104015      PRINTC   DEC    R2    ;PRINT CHAR
012252 005302      DEC    R2    ;DEC COLUMN COUNT
012252 001404 003410      BEQ     3S    ;BRANCH IF DONE LINE
012252 104010      MOV     #3410,R0  ;DELAY 1.8 SEC.
012264 000767      DELAY   BR     2S    ;OUTPUT NEW CHAR.
012264 104012      CRLF   BR     1S    ;SEND A CR AND LF
012270 000763

```

7400					*****
7500					THIS FOLLOWING TABLE IS USED BY TEST E023
7600					*****
7700					
7800					
8000	012272	116	125	114	MONIC: .ASCII /NUL /
8100	012275	040		110	.ASCII /SOH /
8200	012301	123	117		.ASCII /STX /
8300	012302	123	124	130	.ASCII /ETX /
8400	012305	040		130	.ASCII /EOT /
8500	012306	105	124	114	.ASCII /ENQ /
8600	012315	040		121	.ASCII /ACK /
8700	012316	105	101	103	.ASCII /BEL /
8800	012321	040		113	.ASCII /RS /
8900	012322	105	102	123	.ASCII /HT /
9000	012323	040		040	.ASCII /LF /
9100	012324	040		124	.ASCII /VT /
9200	012325	126	105	040	.ASCII /FF /
9300	012326	040		106	.ASCII /CR /
9400	012327	040		117	.ASCII /SO /
9500	012328	123	111	040	.ASCII /SI /
9600	012329	040		114	.ASCII /DLE /
9700	012330	104	104	105	.ASCII /DC1 /
9800	012331	040		103	.ASCII /DC2 /
9900	012332	040		103	.ASCII /DC3 /
10000	012333	104	103	064	.ASCII /DC4 /
10100	012334	040		101	.ASCII /NAK /
10200	012335	123	131	113	.ASCII /SYN /
10300	012336	105	124	102	.ASCII /ETB /
10400	012337	103	101	116	.ASCII /CAN /
10500	012338	040		040	.ASCII /EM /
	012436	105	115		

10600	012441	040			
	012442	123	125	102	.ASCII /SUB /
10700	012445	040		123	.ASCII /ESC /
	012446	105	103		
10800	012451	040		123	.ASCII /FS /
	012452	040		040	
10900	012456	106	123	040	
	012457	107	123	040	.ASCII /GS /
11000	012462	122	123	040	.ASCII /RS /
	012463	040		040	
11100	012466	125	123	040	.ASCII /US /
	012467	040		040	
11200	012471	103	120	040	.ASCII /SP /
	012475	040			
11300					.EVEN
11400					

```

11600      XXXXXXXXX
11800      EO23-- CHARACTER CODE TEST-- ANY CHARACTER SELECTED
12000      WILL BE ECHOED ALONG WITH ITS OCTAL CODED
12100      A MNEMONIC WILL BE PRINTED INSTEAD OF THE CHARACTER
12200      IF IT IS A NON-PRINTING CHARACTER.
12300      THE PARITY OF THE RECEIVED CODE WILL ALSO BE
12400      INDICATED AS EITHER EVEN OR ODD.
12500      XXXXXXXXX
12600      012476 000023      EO23: 23      ;TEST NUMBER
12800      012500 013020      EO24      ;NEXT TEST
12900      012502 104016      PRTHDR    ;TYPE HEADER
13100      012504 013000      1S:      READ     ;GO WAIT FOR CHARACTER
13200      012512 104010      MOV     #30,,R0   ;DELAY FOR HALF DUPLEX
13300      012514 026727      DELAY    ;TEST IF CHAR IS PRINTABLE
13400      166160 000041      CMP     TEMPCH,#41
13500      012524 004767      BHIS    PC,STRLN ;STORE CODE INTO MESSAGE
13600      012530 116700      JSR     PC,TEMPCH,R0
13700      012534 000300      MOVB    TEMPCH,R0
13800      012536 000300      ASL     R0
13900      012540 062700      ADD     #MONIC,R0
14000      012544 004767      JSR     PC,MOVNUM
14100      012550 104000      25:      TYPE    ;TEST CODE AND MNEMONIC
14200      012552 014321      EO23M   ;ADDRESS OF MESSAGE
14300      012554 00753      1S:      TYPE    ;GO WAIT FOR NEXT CHARACTER
14400      012556 026727      CMP     TEMPCH,#177
14500      166116 000177      35:      TESTIF  ;TEST IF CHAR IS A RUBOUT
14600      012562 013010      MOV     #45
14700      012572 116721      MOV     #MG24,R1
14800      116721 166102      MOVB   TEMPCH,(R1)+ ;STORE CODE INTO MESSAGE
14900      012576 000040      MOVB   #40,(R1)+ ;BRANCH IF IT IS
15000      012602 112721      MOVB   #40,(R1)+ ;GET CODE AGAIN
15100      012606 107271      MOVB   #40,(R1)+ ;MULT BY 2
15200      012622 013010      JSR     PC,STRLN ;ADD ADDR OF MNEMONIC TABLE
15300      012626 004767      MOV     #PC,PC
15400      000110      JSR     PC,MOVNUM ;MOV MNEMONIC TO MESSAGE
15500      012630 00753      45:      TYPE    ;TYPE CODE AND MNEMONIC
15600      012634 012700      MOV     #MG25,R0
15700      012640 004767      JSR     PC,MOVNUM
15800      012644 194321      TYPE    ;ADDRESS OF MESSAGE
15900      012648 014321      JSR     PC,MOVNUM ;MOVE DEL INTO MESSAGE
16000      012650 104007      TYPE    ;TYPE MESSAGE
16100      012652 014272      ECOEND ;ADDR OF MESSAGE
16200      012654 104005      CHAIN   ;TYPEP
16300      012656 009112      STRLN: BR     1S      ;ECOEND
16400      012660 012702      000003      REPEAT TEST
16500      012664 002701      000023      COUNT OF 3 TO R2
16600      012672 000267      MOVB   #LINES,R1
16700      012674 01660024      ADD    #4,R2
16800      012700 042700      1S:      MOVB   PC,R0,R0
16900      012704 062700      DEC    R2
17000      012710 110441      TSTB   #177770,R0
17100      012712 005302      ADD    #60,R0
17200      012714 001407      MOVB   SAVE LS OCTAL CHAR
17300      012716 000267      DEC    R0,-(R1)
17400      012718 000267      BEQ    25
17500      012726 006267      BR     1S      ;DECREMENT CHAR COUNTER
17600      165752      BR     PC
17700      012734 000267      25:      RTS    ;RETURN TO CALLER
17800      012736 012701      MOVB   #LINE5A,R1
17900      012742 000004      1S:      MOVB   #4,R2
18000      012746 102021      MOVB   (R0)+,(R1)+ ;COUNT OF 4 TO R2
18100      012750 006267      DEC    R2
18200      012752 003375      BR     1S      ;DECREMENT COUNTER
18300      012754 105767      TSTB   PARITY
18400      165722      BNE   2S      ;TEST PARITY FLAG
18500      012762 012700      MOVB   #EVEN,R0
18600      012766 004002      BR     3S      ;SET ADDRESS FOR EVEN PARITY MSG
18700      012770 012700      MOVB   #ODD,R0
18800      012774 000004      25:      MOVB   #ODD,R0
18900      013000 012621      35:      MOVB   #4,R2
19000      013002 005302      45:      MOVB   (R0)+,(R1)+ ;SET ADDRESS FOR ODD PARITY MSG
19100      013004 001375      DEC    R2
19200      013006 000267      RNE   R0
19300      013013 040      RTS    PC
19400      013010 040      040      040      MG24:  .ASCII / / ;SAVE CHARACTER CODE
19500      013013 040      .EVEN
19600
19700
19800      013014 104      105      114      MG25:  .ASCII /DEL / ;MNEMONIC FOR RUBOUT
19900
20000

```

```

17300 0132756 008467 165752      ASR    PCHAR  ;NOT THREE, SHIFT NEXT OCTAL
17400 0132756 006267 165752      ASR    PCHAR  ;CHARACTER TO THE RIGHT
17500 0132756 006267 165752      ASR    PCHAR
17600 0132752 006267 165752      BR     1S      ;CONVERT AND STORE NEXT CHAR
17700 0132734 000267      25:      RTS    ;RETURN TO CALLER
17800 0132736 012701 014327      MOVB  #LINES,R1
17900 0132742 000004      1S:      MOVB  #4,R2
18000 0132746 102021      MOVB  (R0)+,(R1)+ ;COUNT OF 4 TO R2
18100 0132750 006267      DEC    R2
18200 0132752 003375      BR     1S      ;DECREMENT COUNTER
18300 0132754 105767 165722      TSTB  PARITY
18400 0132760 001003 165722      BNE   2S      ;TEST PARITY FLAG
18500 0132762 012700 014371      MOVB  #EVEN,R0
18600 0132766 004002      BR     3S      ;SET ADDRESS FOR EVEN PARITY MSG
18700 0132770 012700 014375      MOVB  #ODD,R0
18800 0132774 000004      25:      MOVB  #4,R2
18900 0133000 012621 000004      35:      MOVB  (R0)+,(R1)+ ;SET ADDRESS FOR ODD PARITY MSG
19000 0133002 005302      45:      MOVB  #4,R2
19100 0133004 001375      DEC    R2
19200 0133006 000267      RNE   R0
19300 0133013 040      RTS    PC
19400 0133010 040      040      040      MG24:  .ASCII / / ;SAVE CHARACTER CODE
19500 0133013 040      .EVEN
19600
19700
19800 0133014 104      105      114      MG25:  .ASCII /DEL / ;MNEMONIC FOR RUBOUT
19900
20000

```

```

20200 ;XXXXXXXXXX
20300 ;EO24-- SELECTED PATTERN ECHO TEST-- SELECT 1 TO 256
20400 ;CHARACTERS. EACH WILL BE ECHOED
20500 ;AND STORED UNTIL THE ENTIRE STRING IS SELECTED.
20600 ;AT THAT TIME ALL CHARACTERS WILL BE PRINTED AS
20700 ;A CONTINUOUS STRING UNTIL EITHER THE RUBOUT IS
20800 ;SELECTED TO TERMINATE OR THE CNTL/C IS SELECTED
20900 ;AGAIN. A TERMINATING CNTL/C FOLLOWED BY ANOTHER
21000 ;CNTL/C WILL ALWAYS CAUSE THE LAST INPUTTED STRING TO
21100 ;BE PRINTED. A TERMINATING CNTL/C FOLLOWED BY A CHARACTER OTHER THAN A
21200 ;RUBOUT WILL CAUSE A NEW STRING TO BE INPUTTED.
21300 ;XXXXXXXXXX
21400
21500 013020 000024
21600 013022 013566
21700 013024 104016
21800 013026 005001
21900 013030 012706 013164
22000 013032 013566
22100 013034 013566 000036
22200 013042 104010
22300 013044 022767 000177 165626
22400 013052 001440
22500 013054 022767 000003 165616
22600 013062 001443
22700 013064 013566
22800 013066 001272 000400
22900 013068 013566
23000 013072 116772 165602
23100 013076 005201
23200 013100 104017
23300 013102 116777 165572 165510
23400 013110 000751
23500
23600 ;SECTION TO OUTPUT CONTINUOUS STRING
23700 013112 020227 013164
23800 013116 001403
23900 013120 116722 165554
24000 013124 013566
24100 013126 012752 013164
24200 013136 001272 000003
24300 013140 112200
24400 013144 013566
24500 013142 020027 000003
24600 013146 001767
24700 013148 000045
24800 013152 000045
24900 013154 104007
25000 013156 014272
25100 013160 104005
25200 013162 000721
25300 013164 000003
25400 013166
25500
25600
25700
25800
25900
26000
26100
26200
26300
26400
26500
26600
26700
26800 013566 000025
26900 013570 012116
27000 013572 104016
27100 013574 026727 165052 000101 1S: CMP WIDTH,#101
27200 013604 104007
27300 013606 001445
27400 013612 104000
27500 013612 104000
27600 013614 014145
27700 013616 104020
27800 013620 012700 000036
27900 013624 104010
28000 013634 104007 165046 000040
28100 013634 104007
28200 013636 023767 000177 165034
28300 013644 001410
28400 013646 104017
28500 013656 116777 165024 164742
28600 013658 004013
28700 013662 104007 4S: TYPE
28800 013664 014245
28900 013666 104007
29000 013670 014272
29100 013672 104005
29200 013674 000737
29300
29400
29500
29600
29700
29800
29900
30000
30100
30200
30300
30400
30500
30600
30700
30800
30900
31000
31100
31200
31300
31400
31500
31600
31700
31800
31900
32000
32100
32200
32300
32400
32500
32600
32700
32800
32900
33000
33100
33200
33300
33400
33500
33600
33700
33800
33900
34000
34100
34200
34300
34400
34500
34600
34700
34800
34900
35000
35100
35200
35300
35400
35500
35600
35700
35800
35900
36000
36100
36200
36300
36400
36500
36600
36700
36800
36900
37000
37100
37200
37300
37400
37500
37600
37700
37800
37900
38000
38100
38200
38300
38400
38500
38600
38700
38800
38900
39000
39100
39200
39300
39400
39500
39600
39700
39800
39900
40000
40100
40200
40300
40400
40500
40600
40700
40800
40900
41000
41100
41200
41300
41400
41500
41600
41700
41800
41900
42000
42100
42200
42300
42400
42500
42600
42700
42800
42900
43000
43100
43200
43300
43400
43500
43600
43700
43800
43900
44000
44100
44200
44300
44400
44500
44600
44700
44800
44900
45000
45100
45200
45300
45400
45500
45600
45700
45800
45900
46000
46100
46200
46300
46400
46500
46600
46700
46800
46900
47000
47100
47200
47300
47400
47500
47600
47700
47800
47900
48000
48100
48200
48300
48400
48500
48600
48700
48800
48900
49000
49100
49200
49300
49400
49500
49600
49700
49800
49900
50000
50100
50200
50300
50400
50500
50600
50700
50800
50900
51000
51100
51200
51300
51400
51500
51600
51700
51800
51900
52000
52100
52200
52300
52400
52500
52600
52700
52800
52900
53000
53100
53200
53300
53400
53500
53600
53700
53800
53900
54000
54100
54200
54300
54400
54500
54600
54700
54800
54900
55000
55100
55200
55300
55400
55500
55600
55700
55800
55900
56000
56100
56200
56300
56400
56500
56600
56700
56800
56900
57000
57100
57200
57300
57400
57500
57600
57700
57800
57900
58000
58100
58200
58300
58400
58500
58600
58700
58800
58900
59000
59100
59200
59300
59400
59500
59600
59700
59800
59900
60000
60100
60200
60300
60400
60500
60600
60700
60800
60900
61000
61100
61200
61300
61400
61500
61600
61700
61800
61900
62000
62100
62200
62300
62400
62500
62600
62700
62800
62900
63000
63100
63200
63300
63400
63500
63600
63700
63800
63900
64000
64100
64200
64300
64400
64500
64600
64700
64800
64900
65000
65100
65200
65300
65400
65500
65600
65700
65800
65900
66000
66100
66200
66300
66400
66500
66600
66700
66800
66900
67000
67100
67200
67300
67400
67500
67600
67700
67800
67900
68000
68100
68200
68300
68400
68500
68600
68700
68800
68900
69000
69100
69200
69300
69400
69500
69600
69700
69800
69900
70000
70100
70200
70300
70400
70500
70600
70700
70800
70900
71000
71100
71200
71300
71400
71500
71600
71700
71800
71900
72000
72100
72200
72300
72400
72500
72600
72700
72800
72900
73000
73100
73200
73300
73400
73500
73600
73700
73800
73900
74000
74100
74200
74300
74400
74500
74600
74700
74800
74900
75000
75100
75200
75300
75400
75500
75600
75700
75800
75900
76000
76100
76200
76300
76400
76500
76600
76700
76800
76900
77000
77100
77200
77300
77400
77500
77600
77700
77800
77900
78000
78100
78200
78300
78400
78500
78600
78700
78800
78900
79000
79100
79200
79300
79400
79500
79600
79700
79800
79900
80000
80100
80200
80300
80400
80500
80600
80700
80800
80900
81000
81100
81200
81300
81400
81500
81600
81700
81800
81900
82000
82100
82200
82300
82400
82500
82600
82700
82800
82900
83000
83100
83200
83300
83400
83500
83600
83700
83800
83900
84000
84100
84200
84300
84400
84500
84600
84700
84800
84900
85000
85100
85200
85300
85400
85500
85600
85700
85800
85900
86000
86100
86200
86300
86400
86500
86600
86700
86800
86900
87000
87100
87200
87300
87400
87500
87600
87700
87800
87900
88000
88100
88200
88300
88400
88500
88600
88700
88800
88900
89000
89100
89200
89300
89400
89500
89600
89700
89800
89900
90000
90100
90200
90300
90400
90500
90600
90700
90800
90900
91000
91100
91200
91300
91400
91500
91600
91700
91800
91900
92000
92100
92200
92300
92400
92500
92600
92700
92800
92900
93000
93100
93200
93300
93400
93500
93600
93700
93800
93900
94000
94100
94200
94300
94400
94500
94600
94700
94800
94900
95000
95100
95200
95300
95400
95500
95600
95700
95800
95900
96000
96100
96200
96300
96400
96500
96600
96700
96800
96900
97000
97100
97200
97300
97400
97500
97600
97700
97800
97900
98000
98100
98200
98300
98400
98500
98600
98700
98800
98900
99000
99100
99200
99300
99400
99500
99600
99700
99800
99900
100000
100100
100200
100300
100400
100500
100600
100700
100800
100900
100100
100110
100120
100130
100140
100150
100160
100170
100180
100190
100200
100210
100220
100230
100240
100250
100260
100270
100280
100290
100300
100310
100320
100330
100340
100350
100360
100370
100380
100390
100400
100410
100420
100430
100440
100450
100460
100470
100480
100490
100500
100510
100520
100530
100540
100550
100560
100570
100580
100590
100600
100610
100620
100630
100640
100650
100660
100670
100680
100690
100700
100710
100720
100730
100740
100750
100760
100770
100780
100790
100800
100810
100820
100830
100840
100850
100860
100870
100880
100890
100900
100910
100920
100930
100940
100950
100960
100970
100980
100990
100100
100110
100120
100130
100140
100150
100160
100170
100180
100190
100200
100210
100220
100230
100240
100250
100260
100270
100280
100290
100300
100310
100320
100330
100340
100350
100360
100370
100380
100390
100400
100410
100420
100430
100440
100450
100460
100470
100480
100490
100500
100510
100520
100530
100540
100550
100560
100570
100580
100590
100600
100610
100620
100630
100640
100650
100660
100670
100680
100690
100700
100710
100720
100730
100740
100750
100760
100770
100780
100790
100800
100810
100820
100830
100840
100850
100860
100870
100880
100890
100900
100910
100920
100930
100940
100950
100960
100970
100980
100990
100100
100110
100120
100130
100140
100150
100160
100170
100180
100190
100200
100210
100220
100230
100240
100250
100260
100270
100280
100290
100300
100310
100320
100330
100340
100350
100360
100370
100380
100390
100400
100410
100420
100430
100440
100450
100460
100470
100480
100490
100500
100510
100520
100530
100540
100550
100560
100570
100580
100590
100600
100610
100620
100630
100640
100650
100660
100670
100680
100690
100700
100710
100720
100730
100740
100750
100760
100770
100780
100790
100800
100810
100820
100830
100840
100850
100860
100870
100880
100890
100900
100910
100920
100930
100940
100950
100960
100970
100980
100990
100100
100110
100120
100130
100140
100150
100160
100170
100180
100190
100200
100210
100220
100230
100240
100250
100260
100270
100280
100290
100300
100310
100320
100330
100340
100350
100360
100370
100380
100390
100400
100410
100420
100430
100440
100450
100460
100470
100480
100490
100500
100510
100520
100530
100540
100550
100560
100570
100580
100590
100600
100610
100620
100630
100640
100650
100660
100670
100680
100690
100700
100710
100720
100730
100740
100750
100760
100770
100780
100790
100800
100810
100820
100830
100840
100850
100860
100870
100880
100890
100900
100910
100920
100930
100940
100950
100960
100970
100980
100990
100100
100110
100120
100130
100140
100150
100160
100170
100180
100190
100200
100210
100220
100230
100240
100250
100260
100270
100280
100290
100300
100310
100320
100330
100340
100350
100360
100370
100380
100390
100400
100410
100420
100430
100440
100450
100460
100470
100480
100490
100500
100510
100520
100530
100540
100550
100560
100570
100580
100590
100600
100610
100620
100630
100640
100650
100660
100670
100680
100690
100700
100710
100720
100730
100740
100750
100760
100770
100780
100790
100800
100810
100820
100830
100840
100850
100860
100870
100880
100890
100900
100910
100920
100930
100940
100950
100960
100970
100980
100990
100100
100110
100120
100130
100140
100150
100160
100170
100180
100190
100200
100210
100220
100230
100240
100250
100260
100270
100280
100290
100300
100310
100320
100330
100340
100350
100360
100370
100380
100390
100400
100410
100420
100430
100440
100450
100460
100470
100480
100490
100500
100510
100520
100530
100540
100550
100560
100570
100580
100590
100600
100610
100620
100630
100640
100650
100660
100670
100680
100690
100700
100710
100720
100730
100740
100750
100760
100770
100780
100790
100800
100810
100820
100830
100840
100850
100860
100870
100880
100890
100900
100910
100920
100930
100940
100950
100960
100970
100980
100990
100100
100110
100120
100130
100140
100150
100160
100170
100180
100190
100200
100210
100220
100230
100240
100250
100260
100270
100280
100290
100300
100310
100320
100330
100340
100350
100360
100370
100380
100390
100400
100410
100420
100430
100440
100450
100460
100470
100480
100490
100500
100510
100520
100530
100540
100550
100560
100570
100580
100590
100600
100610
100620
100630
100640
100650
100660
100670
100680
100690
100700
100710
100720
100730
100740
100750
100760
100770
100780
100790
100800
100810
100820
100830
100840
100850
100860
100870
100880
100890
100900
100910
100920
100930
100940
100950
100960
100970
100980
100990
100100
100110
100120
100130
100140
100150
100160
100170
100180
100190
100200
100210
100220
100230
100240
100250
100260
100270
100280
100290
100300
100310
100320
100330
100340
100350
100360
100370
100380
100390
100400
100410
100420
100430
100440
100450
100460
100470
100480
100490
100500
100510
100520
100530
100540
100550
100560
100570
100580
100590
100600
100610
100620
100630
100640
100650
100660
100670
100680
100690
100700
100710
100720
100730
100740
100750
100760
100770
100780
100790
100800
100810
100820
100830
100840
100850
100860
100870
100880
100
```

29500

CZLACEO LA36 TERM (DL11 & KL11) MACRO M1110 25-AUG-78 10:13 PAGE 62

SEQ 0119

100				.SRTRL MISC. DIAGNOSTIC MESSAGES
300	013676	007	002	200 STARTM: .ASCII <7><2><ACRLF><17>/CZLACEO LA36 TERM (DL11 & KL11)/<ACRLF>
	013701	017	103	132
	013704	114	101	103
	013707	105	060	040
	013712	114	101	063
	013715	105	048	123
	013723	040	050	104
	013726	114	061	061
	013731	040	046	040
	013734	113	114	061
	013737	061	051	200
	013742	104	104	063
	013755	024	040	124
	013759	105	123	115
	013753	111	115	101
	013756	114	040	104
	013761	111	101	107
	013764	116	117	103
	013767	104	111	103
	013772	200		
500	013773	104	114	061
	013776	061	040	046
	014001	040	113	114
	014004	061	061	040
	014007	111	116	124
	014016	105	123	106
	014020	200	0123	000
600	014023	200	0123	105
	014026	116	104	104
	014031	119	106	040
	014034	120	101	123
	014037	122	040	040
700	014042	060	200	009
	014045	060	200	112
	014050	000		
800	014051	200	103	117
	014054	116	123	117
	014057	114	105	040
	014062	046	040	
900	014064	000	050	040
	014067	004	047	053
	014072	061	047	053
	014075	040	125	116
	014100	104	105	122
	014103	040	124	105
	014106	123	124	200
	014111	000	000	
1000	014113	002	000	200
	014116	017	013	124
	014121	105	123	124
	014124	040	043	000
1100	014127	060	060	060
	014132	040	103	117

CZLACEO LA36 TERM (DL11 & KL11) MACRO M1110 25-AUG-78 10:13 PAGE 62-1

SEQ 0120

014135	114	125	115
014140	116	123	200
014143	012	000	
1200 014145	124	131	120 EO25MA: .ASCII /TYPE ANY PRINTABLE CHARACTER /
014153	116	121	040
014156	116	122	111
014161	116	124	101
014164	115	114	105
014167	040	103	110
014172	103	122	101
014190	114	040	105
1300 014202	101	116	104 .ASCIZ /AND LISTEN FOR BELL.....
014205	040	114	111
014210	123	124	105
014213	116	040	106
014216	117	125	040
014221	112	122	114
014224	114	056	056
014227	056	056	056
014232	056	056	056
014235	056	056	056
014240	056	056	056
014243	056	000	
1400 014245	200	148	117 EO25MB: .ASCIZ <ACRLF>/NOT ENOUGH COLUMNS<ACRLF>
014250	110	117	105
014253	118	117	125
014256	107	110	040
014261	103	117	114
014264	125	115	116
014267	103	200	000
1500 014275	110	117	040 ECOEND: .ASCIZ <ACRLF>/ECHO TEST TERMINATED<ACRLF>
014300	124	105	123
014303	124	040	124
014306	105	122	115
014311	111	116	101
014314	124	105	104
014321	100	040	040
014323	040	040	040 EO23M: .ASCII / / , ;MSG FOR TEST EO24
1800 014327	040	040	040 LINE5: .ASCIZ / / <ACRLF>
014332	040	040	040
014335	040	200	
1900 014341	200	017	012 MSG3: .ASCIZ <ACRLF><17><12>/SELECT TEST NUMBER /
014344	123	105	114
014347	105	103	124
014352	040	124	105
014355	123	124	040
014360	105	125	115
014363	046	102	102
2000 014371	105	126	105 EVEN: .ASCII /EVEN/
014374	116		

CZLACEO LA36 TERM (DL11 & KL11) MACRO M1110 25-AUG-78 10:13 PAGE 62-2

SEQ 0121

2100 014475	040	104	104 ODD: .ASCII /ODD /
2200 014401	124	131	120 OPMSC: .ASCIZ /TYPE ANY CHARACTER/
014404	105	040	
014407	116	131	040
014412	103	110	101
014415	123	101	103
014420	124	105	122
014423	000		
2300 014424	125	123	105 NOSWR: .ASCIZ /USE SOFTWARE SWITCH REG AT MEMORY ADDR 176/<7>
014427	040	123	117
014432	106	124	127
014435	101	122	105
014440	040	123	127
014443	110	040	122
014446	110	040	122
014451	105	107	040
014454	105	124	040
014457	115	105	115
014462	117	122	131
014465	040	103	104
014470	101	122	040
014473	007	000	066
2400			
2500			
2600	000001		.END

## SYMBOL TABLE

ACRLF = 000200	CHAINN 001412	E025MA 014145	PRGTAB 002522	START3 000772
ADJRA4 = 012032	CHAINV 001534	E025MR 014245	PRINTC = 104017	STLSRV 003356
ADTENP = 004100	CHALT = 104006	ERR 003320	PRTNT = 104017	STPCHV= 104004
AREAD = 104021	CHLT = 000720	ERPHLT = 003354	PRTHDR = 104016	STPPA 003474
ATO = 005265	CXPDS 001764	ERROR = 104001	PRTY4 = 000200	STRDRV= 012003
AT1X = 005320	CNTBSW 000934	EVNT = 000001	PRTY7 = 000340	STRDRV= 012660
AT10 = 005744	CNVCTR 004072	FORWD = 004024	PTD = 007372	SWREL 000176
AT11 = 006002	CONADD 000602	FORMDA 003614	PTI = 007446	TEMP 000712
AT12 = 006042	CONIT 003710	FORMDB 003622	PTI0 = 011266	TEMPCH 000700
AT13 = 006116	CONSET 003714	FSTDL 000632	PTI1 = 011424	TENPMR 004076
AT14 = 006176	CONVEC	HDRNSG 014113	PTI2 = 011456	TERTC = 003460
AT15 = 006232	COUNT3 000952	HDRG 014532	PTI3A = 011494	TKB = 000672
AT16 = 006232	CR 000952	ICTR 000660	PTI3B = 011536	TKBLV 000624
AT17 = 006430	CRBUF 000646	IDEZ 007676	PTI7B = 011536	TKS = 000614
AT2 = 005352	CRLF = 104012	INCHK 000710	PTI7D = 007570	TKVTR 000612
AT20 = 006500	CTRA 000650	LEVEL	PT3 = 010164	TPBLV 000630
AT21 = 006572	CURTST = 000676	LF = 104014	PT4 = 010304	TPSS 0004002
AT23 = 006846	DELAST = 000700	LFCNT 000406	PT5 = 010362	TPVTM 000626
AT24 = 007112	DIFRN 001014	LINES 014324	PT6 = 010450	TTYCTL= 004011
AT25 = 007212	DIFRN 012112	LINESA 014327	PT6XL = 000562	TTYIB 003462
AT26 = 007220	DISPRE 00174	LSII1 = 011522	PT7 = 011054	TYPE = 104007
AT3 = 005404	DLAADR 000606	LOGICA 011522	PT7 = 011054	TYPE = 104007
AT4 = 005436	DLCNT 000656	LSII1 = 001000	READ = 104020	TPSS 0004002
AT5 = 005426	DLNR 000610	MACHER 000004	READC = 104025	TPVTM 000626
AT6 = 005604	DLY 003436	MESG3 003404	READI = 004022	TTYCTL= 004011
AT7 = 005674	DL11S 014064	MG 003004	REB = 002114	TTYIB 003462
BIT0 = 000001	ECOPND 014272	MONIC 013014	REBT = 003512	TYPE = 104007
BIT1 = 002000	ERALT = 104002	MOVNM 012232	RESTART = 000536	TYPE = 104007
BIT10 = 004000	ERLT = 003346	NEXT 001654	SAVR6 = 003514	TYPE = 104007
BIT11 = 004000	EMTINT 002722	NEXT1 001674	SCOPSW= 040000	TPBM 003164
BIT12 = 004000	ENTTAB 002776	NITRSW= 004000	SCOPTB = 000642	WAITF = 001700
BIT13 = 004000	ENDPAS 004023	NOBSR 014442	SCRFL = 104013	WIDTH = 000652
BIT14 = 100000	END3 001323	NPBIDE 000647	SKPLT = 001634	SARG = 003240
BIT15 = 100000	END2A 001320	NXTS1 000640	SKPLT = 001630	SBTASC = 004006
BIT2 = 000004	END3 001262	ODD 014375	SPARET = 003072	SCR = 003226
BIT3 = 000010	END4 001334	OPEN = 000000	SPBOT = 000560	SCRFL = 003214
BIT4 = 000020	E020 012116	OPMSG 014401	SPC = 007560	SPORMD = 003562
BIT5 = 000040	E021 012166	OUTPUT 013112	SPCNT = 000574	SPRMD = 003562
BIT6 = 000060	E022A 012474	PARNV 001194	SPCP = 007259	SPRHDR = 003438
BIT8 = 000400	E022A 012532	PASMS 014042	SP2 = 000714	SPRNT = 004314
BIT9 = 001000	E023 012476	PCHAR 000704	START = 001010	SPRTC = 004324
BRCTR = 000664	E023M 014321	PFAIL = 003460	STARTM = 013676	SREAD = 004112
BTOASC = 104023	E024 013020	POPSP = 005726	STARTX = 001024	SREADC = 004204
BUPR = 013164	E024B 013026	POPSP2 = 022626	START1 = 000736	SSCRLF = 003142
CHAIN = 104005	E025 013566	PRCID = 000644	START2 = 000754	

• ABS. 014500 001

ERRORS DETECTED: 0

VIRTUAL MEMORY USED: 2846 WORDS ( 12 PAGES )  
 DYNAMIC MEMORY: 3914 WORDS ( 14 PAGES )  
 ELAPSED TIME: 00:00:52  
 CZLACE.BIN,CZLACE.LST=SP=CZLACE.MAC