


IMAGE EVALUATION
TEST TARGET (MT-2)

digital

| | | |
|-----|-----|-----|
| L10 | L11 | L12 |
| L13 | L14 | L15 |
| L16 | L17 | L18 |
| L19 | L20 | L21 |
| L22 | L23 | L24 |
| L25 | L26 | L27 |



BELL HOWELL

Publications Systems Division

PHOTOGRAPHIC SCIENCES CORPORATION
770 BARNETT ROAD
P.O. BOX 358
WEBSTER, NEW YORK 14580

DIMBUBUA

DWBUA UNIBUS Adapter Technical Manual

Prepared by Educational Services
of
Digital Equipment Corporation

EK-DWBUA-TM-001

DWBUA UNIBUS Adapter Technical Manual

Prepared by Educational Services
of
Digital Equipment Corporation

1st Edition, January 1986

© Digital Equipment Corporation 1986
All Rights Reserved

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

Printed in U.S.A.

This document was set on a DIGITAL DECset Integrated Publishing System.

The following are trademarks of Digital Equipment Corporation:


DEC
DECmate
DECnet
DECsystem-10
DECsystem-20
DECUS

DECwriter
DIBOL
MASSBUS
PDP
RMS
Professional
Rainbow
RSTS

RSX
Scholar
ULTRIX
UNIBUS
VAX
VAXBI
VMS
VT
Work Processor

CONTENTS

Page

PREFACE

PART I INSTALLATION

CHAPTER 1 INTRODUCTION

| | | |
|-----|--------------------------|----|
| 11 | PRODUCT DESCRIPTION | 11 |
| 12 | SPECIFICATIONS | 12 |
| 121 | Bus Loading | 12 |
| 122 | Power Requirements | 12 |
| 123 | Current Requirements | 12 |
| 13 | SUPPORTED UNIBUS DEVICES | 13 |

CHAPTER 2 INSTALLATION AND TEST

| | | |
|-----|-----------------------------------|-----|
| 21 | OPTION COMPONENTS | 21 |
| 22 | INSTALLATION | 23 |
| 23 | TEST | 24 |
| 231 | Self-Test Microdiagnostic Program | 24 |
| 232 | Microdiagnostic Program | 24 |
| 24 | TROUBLESHOOTING | 24 |
| 241 | Tools and Test Equipment | 24 |
| 242 | Procedure | 24 |
| 243 | Helpful Hints | 215 |

PART II TECHNICAL DESCRIPTION

CHAPTER 3 PROGRAMMING

| | | |
|------|---|-----|
| 31 | SYSTEM ADDRESS SPACE | 31 |
| 311 | Address Space Distribution | 31 |
| 312 | System I/O Space | 32 |
| 32 | DWBI/A ADDRESS SPACE | 33 |
| 321 | Register Bit Characteristics | 34 |
| 322 | VAKBI Required Registers | 34 |
| 3221 | Error Interrupt Control Register | 37 |
| 3222 | Interrupt Destination Register | 38 |
| 323 | BIC Specific Device Registers | 39 |
| 3231 | Starting Address Register | 310 |
| 3232 | Ending Address Register | 311 |
| 3233 | BCT Control Register | 312 |
| 3234 | User Interface Interrupt Control Register | 313 |
| 3235 | General Purpose Registers | 314 |

CONTENTS (Cont)

| | Page |
|--------|------|
| 324 | 3-15 |
| 324.1 | 3-15 |
| 324.2 | 3-16 |
| 324.3 | 3-18 |
| 324.4 | 3-19 |
| 324.5 | 3-20 |
| 324.6 | 3-21 |
| 324.7 | 3-22 |
| 324.8 | 3-23 |
| 324.9 | 3-23 |
| 33 | 3-25 |
| 33.1 | 3-25 |
| 33.2 | 3-25 |
| 34 | 3-25 |
| 34.1 | 3-25 |
| 34.1.1 | 3-27 |
| 34.1.2 | 3-27 |
| 34.1.3 | 3-27 |
| 34.2 | 3-27 |
| 34.3 | 3-27 |
| 34.4 | 3-28 |
| 34.5 | 3-28 |
| 34.6 | 3-28 |
| 34.7 | 3-28 |
| 34.8 | 3-28 |
| 34.9 | 3-28 |
| 34.10 | 3-28 |
| 34.11 | 3-29 |

CHAPTER 4 FUNCTIONAL DESCRIPTION

| | Page |
|--------|------|
| 41 | 4-1 |
| 42 | 4-1 |
| 43 | 4-4 |
| 43.1 | 4-4 |
| 43.1.1 | 4-4 |
| 43.1.2 | 4-4 |
| 43.1.3 | 4-6 |
| 43.2 | 4-7 |
| 43.2.1 | 4-7 |
| 43.2.2 | 4-10 |
| 43.2.3 | 4-11 |
| 43.3 | 4-14 |
| 43.3.1 | 4-14 |
| 43.3.2 | 4-16 |
| 43.3.3 | 4-18 |
| 43.3.4 | 4-20 |

CONTENTS (Cont)

| | Page |
|------------|------|
| 4.1.1.5 | 4-22 |
| 4.1.1.6 | 4-24 |
| 4.4 | 4-25 |
| APPENDIX A | 4-25 |
| APPENDIX B | 4-25 |
| APPENDIX C | 4-25 |
| APPENDIX D | 4-25 |
| APPENDIX E | 4-25 |
| E.1 | 4-25 |
| E.1.1 | 4-25 |
| E.1.2 | 4-25 |
| E.1.3 | 4-25 |
| E.1.4 | 4-25 |
| E.1.5 | 4-25 |
| E.1.6 | 4-25 |
| E.2 | 4-25 |
| E.2.1 | 4-25 |
| E.2.2 | 4-25 |
| E.2.3 | 4-25 |
| APPENDIX F | 4-25 |
| F.1 | 4-25 |
| F.2 | 4-25 |
| F.2.1 | 4-25 |
| F.2.2 | 4-25 |
| F.3 | 4-25 |
| F.3.1 | 4-25 |
| F.3.2 | 4-25 |
| F.4 | 4-25 |
| APPENDIX G | 4-25 |
| APPENDIX H | 4-25 |

CONTENTS (Cont)

FIGURES

| | Page | Figure No. | Title | Page |
|--|------|------------|------------------------------------|-------|
| APPENDIX I DATA PATH OPERATION | | | | |
| 11 DIRECT DATA PATH | 1-1 | 1-1 | Typical I/O Bus Configuration | 1-1 |
| 12 BUFFERED DATA PATH | 1-2 | 1-2 | DMBL A Components | 1-2 |
| 12.1 Definition | 1-3 | 1-3 | DMBL A Configuration | 1-3 |
| 12.2 BYTE OFFSET Bit Clear | 1-4 | 1-4 | ATLAS Hardware with UNIBUS Cards | 1-4 |
| 12.3 BYTE OFFSET Bit Set | 1-4 | 1-4 | UNIBUS Backplane | 1-4 |
| 12.4 Examples | 1-6 | 1-5 | UNIBUS Transfer Header Information | 1-5 |
| | | 1-6 | UNIBUS Cable Connections | 1-6 |
| | | 1-7 | DMBL A Block | 1-7 |
| | | 1-8 | Timing Diagram | 1-8 |
| | | 1-9 | System Address Space Information | 1-9 |
| APPENDIX J PORT LOCK, RETRY, AND INTERRUPT MECHANISMS | | | | |
| 11 PORT LOCK MECHANISM | 1-11 | 1-11 | System I/O Space | 1-11 |
| 12 RETRY MECHANISM | 1-11 | 1-11 | DMBL A Sub Space and Window Space | 1-11 |
| 13 UNIBUS INTERRUPTS | 1-12 | 1-12 | DMBL A Address Space | 1-12 |
| 13.1 Interrupt/DENY Sequence | 1-13 | 1-13 | DMBL A Address Space | 1-13 |
| 13.2 Priority Protocol | 1-13 | 1-13 | DMBL A Address Space | 1-13 |
| | | 1-14 | DMBL A Address Space | 1-14 |
| | | 1-15 | DMBL A Address Space | 1-15 |
| | | 1-16 | DMBL A Address Space | 1-16 |
| | | 1-17 | DMBL A Address Space | 1-17 |
| | | 1-18 | DMBL A Address Space | 1-18 |
| | | 1-19 | DMBL A Address Space | 1-19 |
| | | 1-20 | DMBL A Address Space | 1-20 |
| | | 1-21 | DMBL A Address Space | 1-21 |
| | | 1-22 | DMBL A Address Space | 1-22 |
| | | 1-23 | DMBL A Address Space | 1-23 |
| | | 1-24 | DMBL A Address Space | 1-24 |
| | | 1-25 | DMBL A Address Space | 1-25 |
| | | 1-26 | DMBL A Address Space | 1-26 |
| | | 1-27 | DMBL A Address Space | 1-27 |
| | | 1-28 | DMBL A Address Space | 1-28 |
| | | 1-29 | DMBL A Address Space | 1-29 |
| | | 1-30 | DMBL A Address Space | 1-30 |
| | | 1-31 | DMBL A Address Space | 1-31 |
| | | 1-32 | DMBL A Address Space | 1-32 |
| | | 1-33 | DMBL A Address Space | 1-33 |
| | | 1-34 | DMBL A Address Space | 1-34 |
| | | 1-35 | DMBL A Address Space | 1-35 |
| | | 1-36 | DMBL A Address Space | 1-36 |
| | | 1-37 | DMBL A Address Space | 1-37 |
| | | 1-38 | DMBL A Address Space | 1-38 |
| | | 1-39 | DMBL A Address Space | 1-39 |
| | | 1-40 | DMBL A Address Space | 1-40 |
| | | 1-41 | DMBL A Address Space | 1-41 |
| | | 1-42 | DMBL A Address Space | 1-42 |
| | | 1-43 | DMBL A Address Space | 1-43 |
| | | 1-44 | DMBL A Address Space | 1-44 |
| | | 1-45 | DMBL A Address Space | 1-45 |
| | | 1-46 | DMBL A Address Space | 1-46 |
| | | 1-47 | DMBL A Address Space | 1-47 |
| | | 1-48 | DMBL A Address Space | 1-48 |
| | | 1-49 | DMBL A Address Space | 1-49 |
| | | 1-50 | DMBL A Address Space | 1-50 |
| | | 1-51 | DMBL A Address Space | 1-51 |
| | | 1-52 | DMBL A Address Space | 1-52 |
| | | 1-53 | DMBL A Address Space | 1-53 |
| | | 1-54 | DMBL A Address Space | 1-54 |
| | | 1-55 | DMBL A Address Space | 1-55 |
| | | 1-56 | DMBL A Address Space | 1-56 |
| | | 1-57 | DMBL A Address Space | 1-57 |
| | | 1-58 | DMBL A Address Space | 1-58 |
| | | 1-59 | DMBL A Address Space | 1-59 |
| | | 1-60 | DMBL A Address Space | 1-60 |
| | | 1-61 | DMBL A Address Space | 1-61 |
| | | 1-62 | DMBL A Address Space | 1-62 |
| | | 1-63 | DMBL A Address Space | 1-63 |
| | | 1-64 | DMBL A Address Space | 1-64 |
| | | 1-65 | DMBL A Address Space | 1-65 |
| | | 1-66 | DMBL A Address Space | 1-66 |
| | | 1-67 | DMBL A Address Space | 1-67 |
| | | 1-68 | DMBL A Address Space | 1-68 |
| | | 1-69 | DMBL A Address Space | 1-69 |
| | | 1-70 | DMBL A Address Space | 1-70 |
| | | 1-71 | DMBL A Address Space | 1-71 |
| | | 1-72 | DMBL A Address Space | 1-72 |
| | | 1-73 | DMBL A Address Space | 1-73 |
| | | 1-74 | DMBL A Address Space | 1-74 |
| | | 1-75 | DMBL A Address Space | 1-75 |
| | | 1-76 | DMBL A Address Space | 1-76 |
| | | 1-77 | DMBL A Address Space | 1-77 |
| | | 1-78 | DMBL A Address Space | 1-78 |
| | | 1-79 | DMBL A Address Space | 1-79 |
| | | 1-80 | DMBL A Address Space | 1-80 |
| | | 1-81 | DMBL A Address Space | 1-81 |
| | | 1-82 | DMBL A Address Space | 1-82 |
| | | 1-83 | DMBL A Address Space | 1-83 |
| | | 1-84 | DMBL A Address Space | 1-84 |
| | | 1-85 | DMBL A Address Space | 1-85 |
| | | 1-86 | DMBL A Address Space | 1-86 |
| | | 1-87 | DMBL A Address Space | 1-87 |
| | | 1-88 | DMBL A Address Space | 1-88 |
| | | 1-89 | DMBL A Address Space | 1-89 |
| | | 1-90 | DMBL A Address Space | 1-90 |
| | | 1-91 | DMBL A Address Space | 1-91 |
| | | 1-92 | DMBL A Address Space | 1-92 |
| | | 1-93 | DMBL A Address Space | 1-93 |
| | | 1-94 | DMBL A Address Space | 1-94 |
| | | 1-95 | DMBL A Address Space | 1-95 |
| | | 1-96 | DMBL A Address Space | 1-96 |
| | | 1-97 | DMBL A Address Space | 1-97 |
| | | 1-98 | DMBL A Address Space | 1-98 |
| | | 1-99 | DMBL A Address Space | 1-99 |
| | | 1-100 | DMBL A Address Space | 1-100 |
| INDEX | | | | |

FIGURES (Cont)

| Figure | Title | Page |
|--------|---|------|
| 1-6 | DATA(0) Through BDP, BYTE OFFSET Clear, LWAFN Set | 1-7 |
| 1-7 | DATA Through BDP, BYTE OFFSET Set | 1-8 |
| 1-8 | DATA Through BDP, BYTE OFFSET and LWAFN Set | 1-8 |
| 1-1 | RDYNT Pin Diagram | 1-3 |
| 1-2 | Interrupt/IDLE Timing Diagram | 1-5 |

TABLES

| Table No. | Title | Page |
|-----------|---|------|
| 1-1 | DWBL A Power Requirements | 1-1 |
| 1-2 | DWBL A Current Requirements | 1-2 |
| 2-1 | DWBL A Components - L NIBLS Installed in BA12-31 AD Bus | 2-2 |
| 2-2 | DWBL A Components - L NIBLS Installed in BA11 Bus | 2-3 |
| 2-3 | Macrodiagnostic Program Sections | 2-6 |
| 2-4 | Tools and Test Equipment for Maintenance Procedures | 2-6 |
| 2-5 | Symptoms and Possible Causes | 2-10 |
| 2-6 | Multiple VAXBI Base Addresses | 2-11 |
| 2-7 | L NIBLS Power | 2-16 |
| 2-8 | L NIBLS Quiescent Levels | 2-16 |
| 3-1 | Register Bit Characteristics | 3-4 |
| 3-2 | Microdiagnostic Register Addresses | 3-21 |
| 3-3 | Data Path Control and Status Register Addresses | 3-22 |
| 4-1 | DWBL A Block Diagram Descriptions | 4-2 |
| 4-2 | DWBL A Response to VAXBI-to-DWBL A Transactions | 4-4 |
| 4-3 | VAXBI-to-DWBL A Commands | 4-5 |
| 4-4 | Bus Master and Slaves for VAXBI-to-L NIBLS Transactions | 4-7 |
| 4-5 | DWBL A Response to VAXBI-to-L NIBLS Transactions | 4-8 |
| 4-6 | VAXBI-to-L NIBLS Commands | 4-10 |
| 4-7 | Bus Master and Slaves for L NIBLS-to-VAXBI Transactions | 4-14 |
| 4-8 | DWBL A Response to L NIBLS-to-VAXBI Transactions | 4-14 |
| 4-9 | L NIBLS-to-VAXBI Commands Through the Direct Data Path | 4-16 |
| 4-10 | L NIBLS-to-VAXBI Commands Through a Buffered Data Path | 4-20 |
| C-1 | Self-Test Macrodiagnostic Tests | C-1 |
| D-1 | Macrodiagnostic Tests | D-1 |
| E-1 | DWBL A Response to DRX EVENT Code | E-1 |
| F-1 | L NIBLS Forecaster Terminate Registers | F-1 |
| F-2 | Transfer Command Bit | F-2 |
| G-1 | Node Space and Window Space Addresses | G-1 |
| H-1 | Register Initial States | H-1 |
| K-1 | MSYN - DSYN Time Interval | K-2 |

PREFACE

MANUAL STRUCTURE AND AUDIENCE

The manual is divided into two parts.

Part I - Installation

Part I includes an introduction to the DIB-A, product specifications, and instructions for installing and testing a DIB-A option. It is intended for DIB-AE personnel or customers who install this adapter. A knowledge of VAX hardware is assumed.

Part II - Technical Description

This part of the manual provides the technical information needed by the system programmer and the support engineer, as well as by customer engineers and programmers who incorporate this adapter into their own product or system. A knowledge of VAX architecture, the VAX Bus Interconnect (VAXBI), and the UNIBUS is assumed.

RELATED DOCUMENTATION

The DIB-A is one of a family of processors, memories, and adapters that use the 32-bit VAXBI bus. For a technical summary of the VAXBI bus and a description of VAXBI options, see the *VAXBI Options Handbook* (FB-2771-46).

NOTE: For ease of use and for reader comprehension, the DIB-A adapter (VAXBI to UNIBUS Adapter) will be referred to as DIB-A throughout this document. The VAXBI bus will be referred to as VAXBI, and UNIBUS bus will be referred to as UNIBUS.

**INSTALLATION
PART 1**

CHAPTER 1

CHAPTER 1 INTRODUCTION

1.1 PRODUCT DESCRIPTION

The VAXBI to UNIBUS Adapter (IWBBI A) enables transfers between the high-speed synchronous VAXBI and the asynchronous UNIBUS. Through the IWBBI A, the VAXBI has access to any UNIBUS address space, and the UNIBUS has access to any VAXBI address space.

The IWBBI A transfers data between the buses in two ways:

1. Through the Direct Data Path (DDP), the data is transferred immediately.
2. Through a Buffered Data Path (BDP), the IWBBI A temporarily buffers as much as one extended 16-bit word of data per transfer to maximize the VAXBI bandwidth.

All VAXBI-initiated transactions transfer data through the Direct Data Path. UNIBUS-initiated transactions can transfer data through either the Direct Data Path or a Buffered Data Path.

Other features of the IWBBI A are:

- UNIBUS arbitration
- UNIBUS devices can interrupt at the VAXBI
- Data transfer rate up to 10M/sec
- Self-test to verify data paths and control logic and to report failures to the VAXBI




Figure 1.1 Typical IWBBI A Configuration

1.2 SPECIFICATIONS

1.2.1 Pin Loading

The DWBL A is 0.5 dc unit load on the L-NIB 4.

The DWBL A is 1.5 ac unit load on the L-NIB 5.

1.2.2 Power Requirements

Table 1-1 DWBL A Power Requirements

| VOLTAGE | POWER (Watts) | | | |
|---------|---------------|---------|----------|---------|
| | Minimum | Typical | Standard | Maximum |
| +5V | 11.75 | 10.10 | 00.50 | 50.20 |
| -12.00 | -0.017 | 0.016 | 0.54 | 0.1 |

1.2.3 Current Requirements

Table 1-2 DWBL A Current Requirements

| VOLTAGE | CURRENT (Amperes) | | | |
|---------|-------------------|---------|----------|---------|
| | Minimum | Typical | Standard | Maximum |
| +5V | 0.0 | 1.1 | 2.1 | 10.1 |
| -12.00 | -0.001 | 0.001 | 0.011 | 0.012 |

1.3 SUPPORTED I/O BUS SYSTEMS

A subset of the available L-NIB 5 devices is supported in a configuration with a DWBL A. See Appendix A for details.

CHAPTER 2

**CHAPTER 3
INSTALLATION AND TEST**

3.1. INSTALLATION OF THE SYSTEM




Figure 3.1 INSTALLATION OF THE SYSTEM

Table 2-1 DWBLA Components - UNBL-5 Installed in BALS-AC/AD Box

| Component | Qty | Part Number | Location |
|--------------------|-----|-------------|----------------------------|
| DWBLA module | 1 | Y1010 | VAXBI cardcage |
| LET module | 1 | M7113 | UNBL-5 cardcage |
| UNBL-5 pad/circuit | 1 | M7166 | UNBL-5 cardcage |
| Transition header | 1 | 17-22246-01 | VAXBI cardcage |
| UNBL-5 cables | 1 | 17-00611-01 | M7166 to transition header |

2.2 INSTALLATION

CAUTION

An automatic wrist strap connected to an active ground must be worn when installing the DWBLA.

WARNING

Turn off system power before proceeding.

1. Attach the four UNBL-5 cables to the M7166 pad/circuit (Figure 2-3). The connectors are labeled




Figure 2-3 M7166 Pad/circuit with UNBL-5 Cables

Table 2-2 DWBLA Components - UNBL-5 Installed in BALS Box

| Component | Qty | Part Number | Location |
|----------------------------|-----|-------------|-------------------------------------|
| DWBLA module | 1 | Y1010 | VAXBI cardcage |
| LET module | 1 | M7113 | UNBL-5 cardcage |
| UNBL-5 pad/circuit | 1 | M7166 | UNBL-5 cardcage |
| Transition header | 1 | 17-22246-01 | VAXBI cardcage |
| UNBL-5 cables | 2 | 17-00611-01 | M7166 to transition header |
| DR-51D (2) power bus cable | 1 | 17-00911-01 | Processor cabinet to UNBL-5 cabinet |

The DWBLA components are put together in the configuration shown in Figure 2-2.




Figure 2-2 DWBLA Configuration

2. Insert the M7166 PCB Board into slot 1, segments A and B, of the UNIBUS backplane (Figure 2-4)
3. Insert the M9313 CPU module into the last slot, segments A and B, of the UNIBUS backplane (Figure 2-4)




Figure 2-4 UNIBUS Backplane

Insert the transition header into all unused UNIBUS slots.

NOTE:
 For field installation only, the F8000 modules may be installed on the empty X-Y-BZ slot provided the 11 connections to the slot output and input are as suggested.

4. Install the transition header on the backplane of the slot that holds the F8000 module (Figure 2-5)

NOTE:
 When installing the transition header, use only the longer connections (P/P, P/B, P/BZ) provided in the 55000 Header Kit.




Figure 2-5 VAX33 Transition Header Installation

Refer to Figure 2-6 and connect the four UNIBUS cables to the TRANSFORMER header assembly.

- 31 segment 1 (left)
- 32 segment 3 (right)
- 33 segment D (left)
- 34 segment D (right)

The connectors are keyed.




Figure 2-6 UNIBUS Cable Connections

- 7. Insert the T1010 module into the appropriate slot of the UNIBUS backplane.
- 8. If the UNIBUS backplane is on an expansion cabinet, the power bus cable (P/N 1741941-01) may be installed from the processor cabinet to the expansion cabinet.
- 9. Power up the system. The DVM-2 self-test runs upon power-up. Check that the yellow LED on the T1010 module lights. See Figure 2-7.
- 10. If the yellow LED does not light, see Section 2.4.
- 11. Run two full passes of LVL 005, the DVM-2 A microdiagnostic program. See Section 2.4.2.




Figure 2-7 T1010 Module

2.3 TEST

2.3.1 Self-Test Microdiagnostic Program

NOTE

A UNIBLS Executive Terminator (LET) module (09543) must be installed in the last slot, segment A and B, of the UNIBLS backplane. The DWBL A self-test runs only if the LET module is installed.

The DWBL A self-test microdiagnostic program runs at powerup or when the VAXBI Control and Status Register RESTART bit (BPCSR - 10) is set. Successful completion of the self-test is indicated by the lighting of the yellow LED on the T1010 module. The location of the LED is shown in Figure 2-2.

The DWBL A self-test microdiagnostic consists of 18 separate tests, which are described in Appendix C.

2.3.2 Macrodiagnostic Program

The macrodiagnostic program for the DWBL A is FVCBB. It is a level 1 diagnostic (it runs standalone under the VAX diagnostic supervisor), and it isolates failures to the various functions.

Descriptions of the macrodiagnostic tests can be found in Appendix D.

To run FVCBB, do the following:

NOTE

Operator input is underlined>.

1. Run the diagnostic supervisor:

2. Attach the DWBL A:

DB - ATTACH DWBL A HUB DWn node - REI -

DWn is the number of the DWBL A. "n" is a number between 0 and 1.

"node" is the VAXBI node ID, expressed as a decimal number (0 to 15).

NOTE

Refer to the appropriate system user guide to determine the node ID number.

"br" is the UNIBLS BR interrupt level, a number between 4 and 7. The recommended value is 7.

3. Run the macrodiagnostic:

DB - RUN FVCBB/SECTIONname - REI -

Inclusion of the SECTION name ("name" in the above command) is optional. If no SECTION name is included, the DEFAULT section is run. The SECTION names and the tests they include are listed in Table 2-3.

Tests 31 and 32 can be run only if a UNIBLS Executive (UE) is attached.

Table 2-3 Macrodiagnostic Program Sections

| Section | Tests |
|---------|--------|
| DEFAULT | 1-30 |
| A-1 | 1-32 |
| (B) | 31, 32 |

2.4 FROM BLENDED MODE

This procedure provides the information needed to isolate a DWBL A failure to one of its assemblies: T1010 module, I/O cable, M7100 pullboard, UNIBLS, or M9111 LET module. Corrective maintenance of the DWBL A consists of faulty subassembly replacement.

This procedure does not attempt to isolate problems caused by devices attached to the UNIBLS. It just locates and identifies the UNIBLS mode that is causing a DWBL A malfunction.

The assumption is made in this procedure that system troubleshooting procedures have indicated a problem in the DWBL A. No system-specific troubleshooting procedures are included here.

2.4.1 Tools and Test Equipment

The tools and test equipment listed in Table 2-4 are needed to perform the maintenance procedures described in this section.

Table 2-4 Tools and Test Equipment for Maintenance Procedures

| Equipment | Manufacturer | Designation | DIGITAL Part Number |
|--------------------|--------------|-------------|---------------------|
| Cable Wagon | Tetrap | TX200 | 29-01491-01 |
| Torque Screwdriver | Utica | | 29-1181-025 |
| Bus Girder Card | | | 67293 |

2.4.2 Procedure

This section is a step-by-step procedure for isolating faults to the field-replaceable unit (FRU). It uses only the tools and test equipment listed in Table 2-4 and the DWBL A adapter's self-test. By using this procedure, faults in the DWBL A can be isolated when the system is not capable of running diagnostics (such a situation can occur if the DWBL A is in the hard push for the operating system and diagnostics).

See Section 2.3.1 and Appendix C for information on the DWBL A adapter's self-test.

NOTE
Follow the steps in the order listed.

1. **START** Is the DWBL A malfunctioning?

The DWBL A may be suspect if

- a. The system cannot be booted from a UNIBUS device
- b. No UNIBUS devices can be used
- c. The system console indicates that the node number corresponding to DWBL A adapter's node ID is malfunctioning.
- d. Frequent errors occur when using any UNIBUS device
- e. The system crashes.

2. **POWER DOWN THE SYSTEM** Wait 30 seconds for the stored power to drain off.

3. **OPEN THE CABINET** - Open the system cabinet so that the yellow lights on the modules can be seen.

4. **POWER UP THE SYSTEM** - This starts the DWBL A self-test.

5. **CHECK THE LIGHT ON THE T1010 MODULE** - If the yellow light on the T1010 module in the DWBL A has passed self-test. The problem is most likely not in the T1010 module, the UNIBUS cabling, or the terminator card (T-1). If the light is OFF, go to step 7.

6. **RENEVCBB** - If the system is operational, run the system level diagnostic, RENEVCBB, to further verify that the problem is not in the DWBL A. Refer to the microdiagnostic printout and documentation to isolate the faulting IRI. If this diagnostic should fail:

If one of the symptoms listed in Step 1 exists, but the DWBL A self-test passes, the problem is probably somewhere other than in the DWBL A. Refer to Table 2-5 for suggested areas to troubleshoot.

Table 2-5 Symptoms and Possible Causes

| Symptoms | Possible Causes |
|---|--|
| Cannot boot from a UNIBUS device | Bad device |
| Unable to use devices on the UNIBUS | Bad driver or software |
| Errors occur when using any devices on the UNIBUS | Errors on the bus or system-bus problems |
| System crashes | System software |

7. **THE YELLOW LIGHT IS OFF** - If the yellow light on the T1010 module is OFF, the self-test has failed. Look for a fault in one of the items in Figure 2-1. If no fault exists in these items, look for a UNIBUS device that is causing the UNIBUS to malfunction.

8. **DETERMINE NODE NUMBER AND STARTING ADDRESS**

a. Halt the system from the console by typing CTRL-P.

b. Type l address to examine the contents of the Device Type Register (dtb) for each node space in succession until one with a value of 00000002 is found. This is the DWBL A device type. Make a note of the address. (See Figure 2-1 and Appendix C.)

If working on a system that has more than one VAXBI bus 0 addresses are as described. See Table 2-6 for the bus addresses for bus 1 through bus 7.

Table 2-6 Multiple VAXBI Base Addresses

| VAXBI Bus # | Base Address |
|-------------|--------------|
| 0 | 2000 0000 |
| 1 | 2200 0000 |
| 2 | 2400 0000 |
| 3 | 2600 0000 |

NOTE

If nothing is returned from any of the operations, a system problem exists. See the troubleshooting procedures for the system being used. **THE PROBLEM IS NOT IN THE DWBL A.**

Example 2-1: Determining Node Number and Starting Address

| Node # | Address | Contents | Description |
|--------|----------|----------|--|
| 0 | 20000000 | 00010001 | This is the base address of the first node in I/O space. Node 0 is not a DWBL A. |
| 1 | 20002000 | 00010001 | This is the base address of node 1. Node 1 is not a DWBL A. |
| 2 | 20004000 | 00010002 | This is the base address of node 2. Node 2 is a DWBL A. |




Figure 2-8 Troubleshooting Flow (Sheet 2 of 3)




Figure 2-8 Troubleshooting Flow (Sheet 3 of 3)

2.4.3 Helpful Hints

The DWBI A self-test may not run to successful completion if the system includes V ANBI nodes that are burst mode or that excessively stall the V ANBI bus. The DWBI A self-test may fail if the configuration is large and has extensive V ANBI bus activity.

For those nodes if the self-test has passed but the DWBI A still does not work correctly. Most of the items listed relate to the UNBUS.

1. PROBLEM: SYN timeout errors on UNBUS devices

SUGGESTED ACTION: Verify V ANBI DWBI A node ID and arbitration mask.

The DWBI A must be made to receive systems based on BA125C AD boxes and the software must set the DWBI A to fixed-high priority. Verify this by reading the Device Type Register (bb-00) for node 0 to ensure that the device is a DWBI A (see Appendix II). Also read the V ANBI Control and Status Register (bb-0200). If all the contents of CS0 should be a check fixed-high arbitration.

PROBLEM 14: Verify automatic operation of UNIBS devices involving sequential all options on the UNIBS.

SUGGESTED ACTION: Verify the UNIBS power and ground levels (Tables 2-7 and 2-8).

Table 2-7 UNIBS Power

| UNIBS DC Voltage Level (Volts) | PS Supply Reg. Maximum (Volts) |
|--------------------------------|--------------------------------|
| +5 | ±0.1 |
| +12 | ±0.2 |

Table 2-8 UNIBS Ground Levels

| Line | Ground Level (Volts) |
|------------|----------------------|
| BR, NPR | +0.1 to 0.2 |
| M 10, B 10 | +0.1 to 0.2 |
| 20V | +0.1 to 0.2 |
| At others | +0.1 to 0.2 |

SUGGESTED ACTION: Check if the configuration is correct.

- Verify that the DMB-A is made to on the VANB except systems based on BA12-M/AD based.
- Verify that all NPR grant jumper wires (A, B, C, D) have been removed from the UNIBS backplane on every slot that has an NPR option.
- Check that every empty UNIBS slot contains a grant continuity card.

Two different grant continuity cards can be used. The first (G22A) goes into the UNIBS backplane slot D and provides grant continuity for the line interrupt (BR) but not for the NPR. When the G22A grant card is used in the empty slot, a jumper (A) to (B) is needed for NPR grants. The second grant card (G22B) provides grant continuity for both BR and NPR grants, and is much easier to install.

- Verify that the vector and address jumpers are correct for each option and that no two options are selected for the same address or vector.
- Use the PA111 program to verify the configuration.

SUGGESTED ACTION: Verify that the configuration is supported.

Check that no unusual devices or unsupported devices are on the bus.

SUGGESTED ACTION: Load the bus loading problem on large UNIBS configurations.

Calculate the bus loading of the configuration. Make sure that the total bus load is less than 100% of the bus capacity. Check the bus load and the bus load offered to the CPU in the Handbook for details.

PROBLEM 15: The option does not work or the empty UNIBS slots when the system is installed.

SUGGESTED ACTION: Verify that the system is supported on the UNIBS.

- Check the RM documents to ensure that the option is supported on the hardware and software.
- If the option works but does not work correctly with the bus system, check the option on a structured UNIBS.
- Check that all jumper wires (A, B, C, D) have been removed from the UNIBS slot in which the option is being installed.

**PART 2
TECHNICAL
DESCRIPTION**

CHAPTER 3

CHAPTER 3 PROGRAMMING

3.1 SYSTEM ADDRESS SPACE

3.1.1 Address Space Distribution

The 1024 megabyte system address space on the VAX-11 is divided into memory space (from address 0000 0000 through 1111 1111 hexadecimal) and I/O space (from address 1111 0000 through 1111 1111 hexadecimal). Physical memory is assigned addresses starting at 0000 0000. Most I/O space is reserved for special uses.

Figure 3.1 shows the system address space distribution.




Figure 3.1 System Address Space Distribution

3.1.2 System I/O Space

The 117 megabyte system I/O space is divided into several functional sections as shown in Figure 3-1.

The location of the I/O space is defined in the I/O map. A register's address is defined in the I/O map. The I/O map is a table that lists the address of each register and the type of register. The I/O map is located in the I/O map file. The I/O map file is located in the I/O map directory. The I/O map directory is located in the I/O map directory.




Figure 3-1: I/O Space Map




Figure 3-2: I/O Space Map

3.2 SYSTEM & ADDRESS SPACE

The I/O space is divided into three sections: system space, address space, and function space. The system space is used for system registers and the address space is used for address registers. The function space is used for function registers.

NOTE

The address of each register is calculated as follows:

1. Determine the I/O space address. This is a hexadecimal number between 0 and F.
 2. Note the "id" in the following equation:
- $$id = (MODE \times 16) + (MODE \times 16) + (MODE \times 16)$$

| | |
|--------|--|
| 0E+000 | BRANCH TYPE REGISTER |
| 0E+004 | VECTOR CONTROL AND STATUS REGISTER |
| 0E+008 | CLOCK SIGNAL REGISTER |
| 0E+00C | FORCE INT INTERRUPT CONTROL REGISTER |
| 0E+010 | HYPERMATH DESTINATION REGISTER |
| 0E+014 | WRITE MASK REGISTER |
| 0E+018 | FORCE INTERRUPT/STOP RESTRICTION REGISTER |
| 0E+01C | WRITE SOURCE REGISTER |
| 0E+020 | START/STOP ADDRESS REGISTER |
| 0E+024 | ADDRESS ADDRESS REGISTER |
| 0E+028 | INT CONTROL REGISTER |
| 0E+02C | WRITE STATUS REGISTER |
| 0E+030 | FORCE INTERRUPT/STOP COMMAND REGISTER |
| 0E+034 | NOT USED |
| 0E+038 | LOCAL INTERFACE INTERRUPT CONTROL REGISTER |
| 0E+03C | NOT USED |
| 0E+040 | GENERAL PURPOSE REGISTER |
| 0E+044 | NOT USED |
| 0E+048 | NOT USED |
| 0E+04C | NOT USED |
| 0E+050 | NOT USED |
| 0E+054 | NOT USED |
| 0E+058 | NOT USED |
| 0E+05C | NOT USED |
| 0E+060 | NOT USED |
| 0E+064 | NOT USED |
| 0E+068 | NOT USED |
| 0E+06C | NOT USED |
| 0E+070 | NOT USED |
| 0E+074 | NOT USED |
| 0E+078 | NOT USED |
| 0E+07C | NOT USED |
| 0E+080 | NOT USED |
| 0E+084 | NOT USED |
| 0E+088 | NOT USED |
| 0E+08C | NOT USED |
| 0E+090 | NOT USED |
| 0E+094 | NOT USED |
| 0E+098 | NOT USED |
| 0E+09C | NOT USED |
| 0E+0A0 | NOT USED |
| 0E+0A4 | NOT USED |
| 0E+0A8 | NOT USED |
| 0E+0AC | NOT USED |
| 0E+0B0 | NOT USED |
| 0E+0B4 | NOT USED |
| 0E+0B8 | NOT USED |
| 0E+0BC | NOT USED |
| 0E+0C0 | NOT USED |
| 0E+0C4 | NOT USED |
| 0E+0C8 | NOT USED |
| 0E+0CC | NOT USED |
| 0E+0D0 | NOT USED |
| 0E+0D4 | NOT USED |
| 0E+0D8 | NOT USED |
| 0E+0DC | NOT USED |
| 0E+0E0 | NOT USED |
| 0E+0E4 | NOT USED |
| 0E+0E8 | NOT USED |
| 0E+0EC | NOT USED |
| 0E+0F0 | NOT USED |
| 0E+0F4 | NOT USED |
| 0E+0F8 | NOT USED |
| 0E+0FC | NOT USED |
| 0E+100 | NOT USED |
| 0E+104 | NOT USED |
| 0E+108 | NOT USED |
| 0E+10C | NOT USED |
| 0E+110 | NOT USED |
| 0E+114 | NOT USED |
| 0E+118 | NOT USED |
| 0E+11C | NOT USED |
| 0E+120 | NOT USED |
| 0E+124 | NOT USED |
| 0E+128 | NOT USED |
| 0E+12C | NOT USED |
| 0E+130 | NOT USED |
| 0E+134 | NOT USED |
| 0E+138 | NOT USED |
| 0E+13C | NOT USED |
| 0E+140 | NOT USED |
| 0E+144 | NOT USED |
| 0E+148 | NOT USED |
| 0E+14C | NOT USED |
| 0E+150 | NOT USED |
| 0E+154 | NOT USED |
| 0E+158 | NOT USED |
| 0E+15C | NOT USED |
| 0E+160 | NOT USED |
| 0E+164 | NOT USED |
| 0E+168 | NOT USED |
| 0E+16C | NOT USED |
| 0E+170 | NOT USED |
| 0E+174 | NOT USED |
| 0E+178 | NOT USED |
| 0E+17C | NOT USED |
| 0E+180 | NOT USED |
| 0E+184 | NOT USED |
| 0E+188 | NOT USED |
| 0E+18C | NOT USED |
| 0E+190 | NOT USED |
| 0E+194 | NOT USED |
| 0E+198 | NOT USED |
| 0E+19C | NOT USED |
| 0E+1A0 | NOT USED |
| 0E+1A4 | NOT USED |
| 0E+1A8 | NOT USED |
| 0E+1AC | NOT USED |
| 0E+1B0 | NOT USED |
| 0E+1B4 | NOT USED |
| 0E+1B8 | NOT USED |
| 0E+1BC | NOT USED |
| 0E+1C0 | NOT USED |
| 0E+1C4 | NOT USED |
| 0E+1C8 | NOT USED |
| 0E+1CC | NOT USED |
| 0E+1D0 | NOT USED |
| 0E+1D4 | NOT USED |
| 0E+1D8 | NOT USED |
| 0E+1DC | NOT USED |
| 0E+1E0 | NOT USED |
| 0E+1E4 | NOT USED |
| 0E+1E8 | NOT USED |
| 0E+1EC | NOT USED |
| 0E+1F0 | NOT USED |
| 0E+1F4 | NOT USED |
| 0E+1F8 | NOT USED |
| 0E+1FC | NOT USED |

VAXI
REGISTER
LOCATED
BY SIC
(CPU)

SIC
SPECIFIC
DEVICE
REGISTER
LOCATED
BY SIC
(CPU)

Figure 3-4 DWRB A Address Space (Sheet 1 of 2)

| | |
|--------|---|
| 0E+120 | ONLINE CONTROL AND STATUS REGISTER |
| 0E+124 | VECTOR OFFSET REGISTER |
| 0E+128 | FORCED UNBUS ADDRESS REGISTER |
| 0E+12C | VAXI FAILED ADDRESS REGISTER |
| 0E+130 | ACROPHONIC REGISTER |
| 0E+134 | RESERVED FOR USE BY DIGITAL EQUIPMENT CORPORATION |
| 0E+138 | DATA PATH CONTROL AND STATUS REGISTER |
| 0E+13C | NOT USED |
| 0E+140 | RESERVED FOR USE BY DIGITAL EQUIPMENT CORPORATION |
| 0E+144 | NOT USED |
| 0E+148 | NOT USED |
| 0E+14C | NOT USED |
| 0E+150 | RESERVED FOR USE BY DIGITAL EQUIPMENT CORPORATION |
| 0E+154 | NOT USED |
| 0E+158 | NOT USED |
| 0E+15C | NOT USED |
| 0E+160 | RESERVED DATA PATH SPACE |
| 0E+164 | NOT USED |
| 0E+168 | NOT USED |
| 0E+16C | NOT USED |
| 0E+170 | UNBUS MAP REGISTER |
| 0E+174 | NOT USED |
| 0E+178 | NOT USED |
| 0E+17C | NOT USED |
| 0E+180 | NOT USED |
| 0E+184 | NOT USED |
| 0E+188 | NOT USED |
| 0E+18C | NOT USED |
| 0E+190 | NOT USED |
| 0E+194 | NOT USED |
| 0E+198 | NOT USED |
| 0E+19C | NOT USED |
| 0E+1A0 | NOT USED |
| 0E+1A4 | NOT USED |
| 0E+1A8 | NOT USED |
| 0E+1AC | NOT USED |
| 0E+1B0 | NOT USED |
| 0E+1B4 | NOT USED |
| 0E+1B8 | NOT USED |
| 0E+1BC | NOT USED |
| 0E+1C0 | NOT USED |
| 0E+1C4 | NOT USED |
| 0E+1C8 | NOT USED |
| 0E+1CC | NOT USED |
| 0E+1D0 | NOT USED |
| 0E+1D4 | NOT USED |
| 0E+1D8 | NOT USED |
| 0E+1DC | NOT USED |
| 0E+1E0 | NOT USED |
| 0E+1E4 | NOT USED |
| 0E+1E8 | NOT USED |
| 0E+1EC | NOT USED |
| 0E+1F0 | NOT USED |
| 0E+1F4 | NOT USED |
| 0E+1F8 | NOT USED |
| 0E+1FC | NOT USED |

ONLINE
REGISTER
LOCATED
BY ON-LINE
CONTACT

Figure 3-4 DWRB A Address Space (Sheet 2 of 2)

3.2.2 Register Bit Characteristics

The characteristics listed in Table 3-1 can apply to individual bits, to fields, or to entire registers. In the register descriptions in the following sections, the bit characteristics are identified after the name of each bit or field.

Bits indicated as "W" in the register diagrams are not implemented. These bits are READ-ONLY functions that always return "0".

Table 3-1 Register Bit Characteristics

| Register Bit Characteristics | Description |
|------------------------------|---|
| EX100 | 1 based following successful completion of the DWBL-A will not succeed by the completion of EX100 |
| RD | READ-ONLY |
| R/W | READ-WRITE |
| SE | Special Case operations defined in the detailed description |
| STOP | 1 based by a STOP command directed to the DWBL-A |
| WH | Write 1 to Clear |
| WO | WRITE-ONLY (Always reads 0) |

3.2.3 VAXBI Register Registers

The VAXBI register registers are implemented in the BDR on the DWBL-A. The discussion that follows defines the specific uses of these registers by the DWBL-A. The state of each register following successful completion of the DWBL-A self-test is indicated in the discussion of that register. VAXBI register registers that are not described here, or bits that are not included in the register descriptions, are indicated in the state defined in Appendix B.

The DWBL-A, as a VAXBI unit, is required to implement a number of registers. These registers are:

- Device Type Register
- VAXBI Control and Status Register
- Data Error Register
- Error Interrupt Control Register*
- Interrupt Identification Register*

NOTE

Registers indicated with * are described here in detail.

3.2.3.1 Error Interrupt Control Register - The Error Interrupt Control Register (EICR) controls the operation of interrupts (initiated by a BDR detected bus error). The LEVEL and VECTOR fields of this register can be controlled by the operating system. These fields are state after successful completion of the DWBL-A self-test. Figure 3-4 is an illustration of the Error Interrupt Control Register.




Figure 3-4 Error Interrupt Control Register

| | | |
|----------------|-------------------------------------|---|
| INTEN 24 | Interrupt enable (W/C, DR, EX, SE) | This bit is set if a VAXBI INTR command sent by the DWBL-A is allowed. |
| INTC 23 | Interrupt control (W/C, DR, EX, SE) | This bit is set when the system for an error interrupt has been successfully transmitted, or if a VAXBI INTR command sent by the DWBL-A has started. |
| SEN1 21 | Send (W/C, DR, EX, STOP, SE) | The DWBL-A has sent the VAXBI INTR command, and it is waiting for HIO ST from the VAXBI. |
| FORCE 20 | Force (R/W, DR, EX) | When this bit is set, the DWBL-A forces an interrupt to occur regardless of the state of the Bus Error Register (BER). The DWBL-A sets the FORCE bit when a DWBL-A error has occurred and the DWBL-A error interrupt enable (E100) bit is set. |
| LEVEL 16-24 | Level (R/W, DR, EX) | The LEVEL bit is cleared upon initialization. The operating system must clear this bit after receiving the error interrupt. |
| VECTOR 8-15 | Vector (R/W, DR, EX) | The VECTOR field determines the level at which INTR commands are transmitted under the control of this register. Bit 16 corresponds to interrupt level 0, bit 17 to level 1, bit 18 to level 2, and bit 19 to level 3. The operating system must maintain the VECTOR field. |
| VECTOR 0-7 | Vector (R/W, DR, EX) | The VECTOR field contains the vector used during error interrupt sequences. It is transmitted when the DWBL-A uses a VAXBI HIO ST VBR cycle on an HIO ST transaction that matches the condition on the Error Interrupt Control Register. The operating system must initialize the VECTOR field. |

3.2.2.2 Interrupt Destination Register - The format of the Interrupt Destination Register (db-10) is shown in Figure 3-4.




Figure 3-4 - Interrupt Destination Register

INTERRUPT
DESTINATION
(R/W) (R/W) (R/W)
C

This field determines which VAXBI node receives INTR commands sent by the I/OBI A. Each bit in the INTERRUPT DESTINATION field corresponds to one VAXBI node. Bit 0 corresponds to node 0, bit 1 to node 1, and so on. During an HDQNT command, the device master's ID (VAXBI node number) is compared to the corresponding bit in the INTERRUPT DESTINATION field. The I/OBI A adapter's BIK responds to the HDQNT if that corresponding bit is set and if the level transmitted in the HDQNT command matches the level of an interrupt pending in the BIK.

The I/OBI A will set the bit in the INTERRUPT DESTINATION field which corresponds to the I/OBI A adapter's VAXBI node ID. The operating system must change this field to reflect the node ID of the interrupt-handler node. If an error occurs before the INTERRUPT DESTINATION field is set by the operating system, the INTAB bit in one of two registers is set. The register in which the INTAB bit is set depends on the type of interrupt: interrupt - Host Interface Interrupt Control Register (db-20) or error interrupt - Error Interrupt Control Register (db-21).

3.2.3 BIK-Specific Device Registers

The BIK-specific device registers are implemented in the BIK on the I/OBI A. The document that defines the format and specific uses of these registers is the I/OBI A. The value of each register following successful completion of the I/OBI A self-test is included in the document of that register. BIK-specific device registers that are not described here, or bits that are not included in the register descriptions, are attached to the mask defined in Appendix B.

The BIK-specific device registers control I/OBI A-specific functions of the BIK. The BIK-specific device registers are:

- IPNTR Node Register
- Local IPNTR Node Interrupt Register
- IPNTR Status Register
- Starting Address Register*
- Ending Address Register*
- BIK Control Register*
- Write Status Register
- Local IPNTR Node Command Register
- Local Host-Interface Interrupt Control Register*
- General Purpose Register*

*R/W

Registers marked with * are examined here in detail.

3.2.3.1 Starting Address Register - The Starting Address Register (00-03) defines the lower limit of the DWB/A adapter's window space. Figure 3-7 is the Starting Address Register format.




Figure 3-7 Starting Address Register

STARTING ADDRESS
- 0000 -

This field determines bits 29-16 of the lowest 32-bit address. The DWB/A self-test leaves in this register the lower limit of the DWB/A adapter's window space, based on the mode ID of the 926-00-A. The range is 2000 0000 to 207E 0000 (bits 17-0 must be zero).

3.2.3.2 Ending Address Register - The Ending Address Register (00-04) defines the first location after the upper limit of the DWB/A adapter's window space. Figure 3-8 is the Ending Address Register format.




Figure 3-8 Ending Address Register

ENDING ADDRESS
- 0100 -

This field defines bits 29-16 of the highest 32-bit address. The DWB/A self-test leaves in this register the upper limit + 1 of the DWB/A adapter's window space, based on the mode ID of the DWB/A. The range is 2000 0000 to 207E 0000 (bits 17-0 must be zero).

3.2.3.4 I/O Control Register - The I/O Control Register (ICR) format is shown in Figure 3-9




Figure 3-9 I/O Control Register

3.2.3.5 User Interface Interrupt Control Register - Figure 3-10 is the User Interface Interrupt Control Register (UIICR) format




Figure 3-10 User Interface Interrupt Control Register

| | | |
|-------|-------|--|
| UIICR | UIICR | This field must be zero |
| UIICR | UIICR | This bit is set by the I/O module and it must remain set. It enables the I/O module to use the external vector for transfer of I/O module interrupt vectors which have the conventional vector value applied |

| | | |
|-------|-------------------------|--|
| STOPN | STOPN Enable (I/O, I/O) | When set, this enables the I/O module to respond to a STOPN signal as defined in the I/O module. The I/O module asserts I/O module and the appropriate I/O module. |
| STOPN | STOPN Enable (I/O, I/O) | When set, this enables the I/O module to respond to a STOPN signal as defined in the I/O module. The I/O module asserts I/O module and the appropriate I/O module. This bit affects only the output of I/O and the I/O module. |
| STOPN | STOPN Enable (I/O, I/O) | When this bit is set, the I/O module is responded to a STOPN signal as defined in the I/O module. The I/O module asserts I/O module and the appropriate I/O module. |

NOTE
The I/O module is into the state after STOPN signal completion of the user-defined I/O vector value in this register should be clear.

3.2.3.5 General Purpose Registers - The only General Purpose Register (GPR) used by the I7000 is GPR0 (bits 16). Figure 3-11 shows the format of GPR0.




Figure 3-11 General Purpose Register 0

| | | |
|----|-----|--|
| 15 | ERR | This field is a copy of the ERR field of the I7000 (bits 15-10). This field contains the self-test error number of the I7000 A self-test, and if the I7000 A functions sufficiently to write to this register (see Appendix C). This field is clear if the I7000 A self-test passes. |
| 14 | M | |
| 13 | I | |
| 12 | O | |
| 11 | C | |
| 10 | D | |
| 9 | S | |
| 8 | P | |
| 7 | A | |
| 6 | R | |
| 5 | M | |
| 4 | A | |
| 3 | S | |
| 2 | I | |
| 1 | O | |
| 0 | D | |

General Purpose Registers 1-3 are not used by the I7000 A. They are cleared by the I7000 self-test.

3.2.4 I7000 A Register Registers

With the exception of the User Path Control and Status Registers and the upper 16 I7000 A Map Registers, all I7000 A internal registers are cleared by the I7000 A self-test.

3.2.4.1 Reverse Command Data Register - The Reverse Command Data Register (RCDR) is considered an unimplemented register by the I7000 A. The I7000 A responds with NO ACK to any access to this register. Any VNSI code that might access this register should have a way to detect this condition. Figure 3-12 shows the format of the Reverse Command Data Register.




Figure 3-12 Reverse Command Data Register

3.2.4.2 DWBLA Control and Status Register - The DWBLA Control and Status Register (bb-700) contains error and other operating information about the DWBLA. Figure 3-11 shows the format of the DWBLA Control and Status Register.

When an error occurs during DWBLA operation, the VAXBI is interrupted if interrupts are enabled. Error interrupts are sent to the VAXBI in two ways:

- The BIK sends an error interrupt to the VAXBI if an error occurs during a VAXBI transaction.
- The FORCE bit in the Error Interrupt Control Register (bb-18) is set by the DWBLA if an error occurs either on the DWBLA or during a UNIBS operation, and if error interrupts are enabled.




Figure 3-11 DWBLA Control and Status Register

| | | |
|-------------|------------------------------|---|
| LRR - 11 | Error (RO, IX, IXX) | This bit is a logical "OR" of all error bits in the BLA CSR. |
| BII - 26 | VAXBI Failure (WIC, IX, IXX) | This bit is set if a DWBLA-initiated VAXBI transaction fails. A VAXBI failure has occurred if the DWBLA receives any of the following in response to one of its VAXBI commands: |

- MACK
- Illegal confirmation code
- Read data substitute status code

See Table 1-1 for a list of BEM EVENT codes that cause the BII bit to set.

| | | |
|-----------------|--|--|
| LSSIO - 27 | UNIBS SYN Timeout (WIC, IX, IXX) | This bit is set when a VAXBI-to-UNIBS command attempts access to a UNIBS address and does not receive SYN within 19.2 us after zeroing the MSYN. |
| LII - 28 | UNIBS Interlock Error (WIC, IX, IXX) | This bit is set if a UNIBS DATIP command is not immediately followed by a DATOCBI command. This happens when MSBY is dropped by a device after the DATIP command. |
| LMR - 29 | Invalid Map Register (WIC, IX, IXX) | This bit is set if a UNIBS Map Register (bb-000) bb-100) which has its VALID bit clear is accessed during a UNIBS-to-VAXBI transaction. |
| LMBDDP - 31 | Bad Buffered Data Path Selected (WIC, IX, IXX) | This bit is set if inconsistent Buffered Data Path is selected. |
| LMEI - 30 | DWBLA Error Interrupt Enable (RW, IX, IXX) | If an error occurs, the DWBLA initiates an error interrupt on the VAXBI if this bit is set. |
| LPI - 13 | UNIBS Power Initialization (WCI) | Writing a one to this bit causes a power-up initialization on the UNIBS. |
| LREGDMP - 14 | Microtagments Register Dump (WCI) | Writing a one to this bit causes the microtagment control to dump its internal registers to the Microtagments Registers (bb-700) bb-740). A READ of the Microtagments Registers area can then be performed to read the values. |
| ONE - 16 | (RO) | The ONE bit is a READ-ONLY bit that should always read one. This bit is used for error handling by the operating system; if it reads zero, an error has occurred. |
| IEN - 07(10) | Internal Error Number (RO) | This field contains the self-test error number if the DWBLA self-test fails and if the DWBLA functions sufficiently to write to this register. This field is clear if the DWBLA self-test passes. |

3.2.4.3 Vector Offset Register - The Vector Offset Register (VCR, bb. 724) contains a 5-bit field which is concatenated with the incoming UNIBUS vector to form the new VAXBI vector.

The Vector Offset Register format is shown in Figure 3-14.




Figure 3-14 Vector Offset Register

VECTOR
OFFSET
- 13:09 -

(R/W)

The five bits in this field are concatenated with the incoming UNIBUS vector (UNIBUS bits 08:02) in the range of 00E to 721 to form the new 14-bit VAXBI vector - 13:09. The VECTOR OFFSET field bits are READ-WRITE; they must be set by the operating system.

NOTE

Bits <31:14> and <08:00> must be zero.

3.2.4.4 Failed UNIBUS Address Register - When a VAXBI-to-UNIBUS transaction results in a SYN timeout, the Failed UNIBUS Address Register (FUBAR, bb. 728) holds the failed UNIBUS address sent by the VAXBI master. UNIBUS address bits 17:02 are stored in FUBAR - 15:00.

The FUBAR is written only on the first occurrence of an address failure. Subsequent failures do not modify the contents of the FUBAR until the UNSTO bit of the BUACSR is cleared.

Figure 3-15 shows the format of the Failed UNIBUS Address Register.




Figure 3-15 Failed UNIBUS Address Register

FAILED
UNIBUS
ADDRESS
- 15:00 -

(RO)

This field contains bits 17:02 of the first failed UNIBUS address. Subsequent failures are not recorded until the UNSTO bit of the BUACSR is cleared.

3.2.4.5 VAXBI Failed Address Register - The VAXBI Failed Address Register (BIFAR, bb+72C) holds the address of a failed DWBLA-initiated VAXBI transaction. The BIFAR is written on the first occurrence of a VAXBI address failure only. The BIF bit of the BIACSR is set when the BIFAR is written; subsequent failures do not modify the contents of the BIFAR until the BIF bit has been cleared.

Figure 3-16 shows the format of the VAXBI Failed Address Register.



Figure 3-16 VAXBI Failed Address Register

VAXBI
FAILED
ADDRESS
- 31:00 -

(RO)

This register contains the VAXBI address of the first DWBLA-initiated failure on the VAXBI. Subsequent failures are not recorded until the operating system clears the BIF bit in the BIACSR.

3.2.4.6 Microdiagnostic Registers - The five Microdiagnostic Registers (bb+740 - bb+744) receive the address and status information for the five Buffered Data Paths. This information is received from the microcode control when a one is written to the RECDMP bit in the BIACSR.

The Microdiagnostic Registers are READ-ONLY; a VAXBI WRITE transaction to any of these registers results in a NO ACK response from the DWBLA.

The Microdiagnostic Registers are listed in Table 3-2.

Table 3-2 Microdiagnostic Register Addresses

| Microdiagnostic Register for BDP | Address |
|----------------------------------|---------|
| 1 | bb+740 |
| 2 | bb+744 |
| 3 | bb+748 |
| 4 | bb+752 |
| 5 | bb+756 |

The five Microdiagnostic Registers have an identical format which is shown in Figure 3-17.




Figure 3-17 Microdiagnostic Register

| | | |
|----------------------------|------|---|
| UNBUS ADDRESS - 31:18 - | (RO) | This field holds UNBUS address bits 17:04 of the current (stalled) transfer through the specific Buffered Data Path. |
| STRT_0 - 10 - | (RO) | When set, this bit indicates that the first transaction through the Buffered Data Path began at an aligned (stalled) address. |
| RECDMP - 08 - | (RO) | This bit is set to indicate that the BDP buffer contains VAXBI data. |
| UNBUS - 07 - | (RO) | This bit is set to indicate that the BDP buffer contains UNBUS data. |

3.2.4.7 Data Path Control and Status Registers - The DWBL A has six Data Path Control and Status Registers (DPCSR, 00-740 - 00-744). DPCSR0 is for the Direct Data Path, and the remaining five correspond to the five Buffered Data Paths. The addresses of the Data Path Control and Status Registers are shown in Table 3-3.

Table 3-3 Data Path Control and Status Register Addresses

| DPCSRn | Address |
|--------|---------|
| DPCSR0 | 00-740 |
| DPCSR1 | 00-744 |
| DPCSR2 | 00-748 |
| DPCSR3 | 00-752 |
| DPCSR4 | 00-756 |
| DPCSR5 | 00-760 |

The six Data Path Control and Status Registers have an identical format, which is shown in Figure 3-18.




Figure 3-18 Data Path Control and Status Register

| | | |
|------------------|-----------------------|---|
| DPCSR - 21-20 | Data Path Select (DS) | These three bits denote the data path (0 - Direct Data Path). 1-5 correspond to the five Buffered Data Paths. This field is written by the DWBL A software. |
| PURGE - 19 | Purge (W) | When set by the operating system, the PURGE bit causes the specific BDP buffer to be purged. This is a WRITE ONLY bit. |

Purging a BDP buffer has different effects, depending on the buffer's status. For DPCSR0 (the Direct Data Path Control and Status Register), the BDP buffer is not purged and no further action occurs. For the other five Data Path Control and Status Registers, writing a one to the PURGE bit has the following results:

| | |
|----------------------|--|
| UNIBL data in buffer | The data is written to the VAXBI and the flags are cleared, indicating that the buffer is empty. |
| VAXBI data in buffer | The flags are cleared to indicate that the buffer is empty. |
| Empty buffer | No action occurs. |

3.2.4.8 Buffered Data Path Space - The reserved buffer associated with each Buffered Data Path is addressable in DWBL A I/O space (00-700 - 00-710). Although the BDP buffers are not usually accessed directly through software, they are READ ONLY and are important accessories for diagnostic purposes.

3.2.4.9 UNIBL Map Registers - The six UNIBL Map Registers (00-M0 - 00-F0) are READ/WRITE accessible to the operating system. These registers are initialized by writing zero to their VAXBI bus or by DEINIT.

A UNIBL Map Register translates an 18-bit UNIBL address to a 30-bit VAXBI address. The translation is illustrated in Figure 3-19.




Figure 3-19 UNIBL to VAXBI Address Translation

The UNIBL Map Register format is shown in Figure 3-20.




Figure 3-20 UNIBL Map Register

VALID (R/W, DLCK) - 31 -
 Clearing this bit prevents a L NIBLS transfer from mapping to the VAXBI. A transaction that uses a L NIBLS Map Register with a clear VALID bit does not receive NIBS. When this happens, the DMR bit in the DR AC NR is set and an error interrupt is sent to the VAXBI if interrupts are enabled.

LOADR (R/W, DLCK) - 30 -
 This bit designates L's address space. When a L NIBLS device initiates a transfer to a L NIBLS Map Register with contents FFFFFFFF (hex), the DWRB A queues the transfer. That is, the DWRB A does not wait NIBS, does not set the DMR bit in the DR AC NR, and does not raise an interrupt. (The transfer is queued if the RDADR, VALID, IWAEN, and BYTE OFFSET bits are set and if DMSEI = 20, 24 or 7. If LOADR and VALID are set, but none of the other bits are set, the DWRB A sets DMR raising an interrupt.)

IWAEN (R/W, DLCK) - 28 -
 Longword Access Enable
 When set, this bit specifies that the maximum length of a buffered transaction is one longword. The buffer is padded to its maximum width if equal to or less than the longword length. When this bit is clear, the buffered transaction length may be as long as one longword before the registers are sent to the VAXBI. This bit is ignored when used in a L NIBLS Map Register with the Direct Data Path selected.

DMR (R/W, DLCK) - 27 -
 When this bit is set, the L NIBLS address is translated to L's address space.

DATA PATH (R/W, DLCK) - 26 -
 This 3-bit field designates which of the data paths is used. A 0 in this field indicates the Direct Data Path; 1 through 4 correspond to the four Buffered Data Paths.

A 5 or 6 in this field causes the DWRB A to mask the B1MAPP bit in the DR AC NR. The DWRB A then sends an error interrupt to the VAXBI if interrupts are enabled.

VALID (R/W, DLCK) - 25 -
 This 1-bit address valid is synchronized with L NIBLS address bus. It is set when a 30-bit physical address on the VAXBI.

3.3 INITIALIZATION

3.3.1 DWRB A Hardware Initialization
 Upon successful completion of the self-test, all DWRB A internal registers and Buffered Data Path flags are cleared, with the exception of the Data Path Control and Status Registers and the upper 16 L NIBLS Map Registers.

3.3.2 L NIBLS Initialization
 The L NIBLS can be initialized in several ways:

1. The DWRB A monitors the L NIBLS AC 10 signal. When this signal is asserted, the DWRB A initializes the L NIBLS (but not the DWRB A) clears the L BP P bit in CPRO, and if interrupts are enabled, sends an error interrupt. When L NIBLS AC 10 is deasserted and L NIBLS initialization is complete, another interrupt is sent if interrupts are enabled.
2. The DWRB A monitors the L NIBLS (but not the DWRB A) and a processor sets the L PI bit in the DR AC NR. Two interrupts are raised if interrupts are enabled.
3. The DWRB A asserts L NIBLS AC 10 whenever DR AC 101 is asserted, therefore a brown-out or black-out that affects the VAXBI causes the L NIBLS to be initialized.
4. The DWRB A asserts L NIBLS AC 10 when a processor sets the NIB bit in the DR AC NR. This mechanism for initializing the DWRB A also monitors the L NIBLS.

The state diagram for L NIBLS initialization (Figure 3-2) applies to all of the cases above.

During L NIBLS initialization, which takes at least 40 ns, the L BP P bit in CPRO (0000-0000) cleared by the DWRB A indicates that L NIBLS power is down. The DWRB A sends an error interrupt to the VAXBI if interrupts are enabled.

During L NIBLS initialization, the DWRB A internal registers are not accessible. The DWRB A sends an AC 10 response to all WRITE commands from the VAXBI and ignores the data. All READ commands are accepted and send data. The DRK registers may be accessed, and they respond normally to all VAXBI transactions. Clock power is retained on the L NIBLS. L BP P is set in CPRO and the VAXBI is interrupted if interrupts are enabled.

3.4 PROGRAMMING CONSIDERATIONS

3.4.1 L NIBLS Map Registers
 The DWRB A register set includes 112 L NIBLS Map Registers. When its VALID bit is set, L NIBLS Map Register maps one 32-bit page of L NIBLS address space to a page of VAXBI space.

The user must ensure that VALID pages do not correspond to CNR addresses of devices on the L NIBLS. To do this, save the contents of the upper 16 L NIBLS Map Registers unchanged after DWRB A initialization.

The upper 16 L NIBLS Map Registers are initialized to FFFFFFFF. If memory is placed on the L NIBLS for special applications, the L NIBLS Map Registers which correspond to that memory should be initialized to FFFFFFFF. This is the responsibility of the application developer. The DWRB A queues any transaction involving a L NIBLS Map Register that contains FFFFFFFF.

The lower 96 L NIBLS Map Registers are initialized to zero (also known as unaligned - that is, their VALID bits are cleared) by the DWRB A on receipt of DR TR 10.




Figure 3-21 U-NIBS Initialization State Diagram

When a U-NIBS device initiates a transfer that corresponds to one of the upper 16 U-NIBS Map Registers, the I/O BA A ignores the transfer and expects the U-NIBS device to respond. If a U-NIBS initiated transfer occurs a U-NIBS Map Register with the VAXBI I/O BA A N and BYTE CHISEL bits asserted and I/O BA A equal to 6, the I/O BA A ignores the corresponding U-NIBS transfer.

3.4.1.1 Contiguous Allocation - One or more U-NIBS Map Registers must be allocated for each transfer. When more than one is allocated, the U-NIBS Map Registers must be contiguous in U-NIBS space since sequential transfers are contiguous in VAXBI space. This means that the set of U-NIBS Map Registers is contiguous in VAXBI memory space. The contents of the U-NIBS Map Registers do not necessarily form a contiguous area of VAXBI memory space.

3.4.1.2 Mapping to VAXBI I/O Space - U-NIBS Map Registers can be used to map to VAXBI I/O space through the system for doing so is known and made available to the user.

A U-NIBS device cannot modify the U-NIBS Map Registers of the I/O BA A unless it is connected. An attempt to modify a U-NIBS Map Register results in the U-NIBS device never receiving any data to address the I/O BA A may have.

3.4.1.3 BYTE CHISEL ON - If the BYTE CHISEL bit in the U-NIBS Map Register is set and if the transfer uses n U-NIBS Map Registers, then the BYTE CHISEL bit should be set for all n registers and the n -th register should be allocated and unaligned. If the n -th register is VAXBI when a U-NIBS device issues a DATO with a U-NIBS address corresponding to the last word of the n th page, then two VAXBI BYTES can occur: one includes the last byte of the n th page, and the other includes the first byte of the $n+1$ th page.

If the BYTE CHISEL bit is not set, it is not necessary to allocate the n -th U-NIBS Map Register since the I/O BA A does not protect data from VAXBI memory space.

3.4.2 U-NIBS Power Down

When U-NIBS power goes down, the U-NIBS requires a minimum of 200 ns to complete its power down power up sequence. During this sequence, the I/O BA A cannot respond normally to VAXBI transactions. Any attempted access to memory space or to cache space (except the first 256 bytes, which are in I/O space) results in a bus error. For WRITE commands, the I/O BA A ignores the data. For READ commands, the I/O BA A returns zero data. Further, the I/O BA A cannot do any VAXBI adapter control work.

3.4.3 Use of Buffered Data Paths

VAXBI memory may be corrupted if a U-NIBS device issues sequential DATO transactions through a BDP. In particular, a DATO with U-NIBS address 8^n followed by a DATO with U-NIBS address $8^n + 14$ causes the entire amount in the BDP to be written to VAXBI memory space. A DATO with U-NIBS address 8^n followed by a DATO with U-NIBS address $8^n + 14$ has the same effect. This conforms to the standard restriction on U-NIBS devices which use BDPs (sequential transfers only) and covers the programming restrictions described in the next two paragraphs.

U-NIBS Map Registers associated with BDPs must not be double-allocated. A set of U-NIBS Map Registers may be allocated to only one transfer. Concurrently allocating a set of U-NIBS Map Registers to two transfers may cause VAXBI memory space to be corrupted.

A BDP must be purged (by writing one to the PURG bit in the corresponding I/O BA A) before the U-NIBS Map Registers allocated to a transfer may be allocated to another transfer, and before the contents of the U-NIBS Map Registers may be changed.

After a L NIBB S power outage occurs and power is restored, all of the BDPs must be purged using the PR RST bit on the DPC SP.

During a L NIBB S (master) DATA over a Buffered Data Path transaction, the DPCBA issues SHV before determining if the corresponding L NIBB S transaction is required. That is, the DPCBA issues SHV before determining if the buffer is full. This means that if an error occurs during the VAXBI transfer, the DPCBA cannot report that error to the L NIBB S device. If the transaction is a DATA, the DPCBA completes the corresponding V AXBI transfer before it issues SHV to the L NIBB S device.

3.4.6 VAXBI Access to the DPCBA Internal Registers

All BPC I transactions to the DPCBA internal registers are treated as READ commands and do not set the master bit on the DPCBA. All L W M I and W M I transactions to DPCBA registers are treated as WRITE transactions, and the master bit is ignored by the DPCBA.

The DPCBA responds with NO ACK to all accesses to the internal register locations in the DPCBA internal register space. A WRITE (W M I or W M I) transaction to the NO-ACKONLY registers of the DPCBA also results in a NO ACK response.

3.4.7 Data Length

The DPCBA responds with NO ACK to VAXBI transactions with a data length of halfword, Quadword, octaword, and HIRSEXTD data length transactions result in a NO ACK response.

3.4.8 BPC I/ W M I Commands

When an BPC I transaction is issued to a DPCBA, a master bit is set on the DPCBA. The DPCBA then performs a DATA transaction to the L NIBB S using the address supplied with the BPC I command. The DPCBA then sets its master bit. Once master bit is set, the DPCBA responds with NO ACK to all transactions issued to DPCBA internal space or mode space (except BIR space) until a L W M I transaction is received. The DPCBA ignores the address supplied with the L W M I command. The DPCBA assumes that the L W M I is addressed to the same word as the BPC I command and performs the DATA to that word address using the master bit supplied with the L W M I data.

3.4.9 L NIBB S DATP

When a L NIBB S device issues a DATP, the DPCBA responds with RETRY to any VAXBI transaction issued to DPCBA internal space or mode space (except BIR space) until a DATPBI is sent by the L NIBB S master device.

3.4.10 Hang L NIBB S

If a L NIBB S device hangs the L NIBB S (for example, by not deasserting MPA) to the DPCBA, the DPCBA will RETRY any VAXBI transaction issued to DPCBA internal space or mode space (except BIR space).

3.4.11 VAXBI Bus Error

If the DPCBA encounters an error on the V AXBI during a DPCBA internal transaction, it sets the BIR bit on the BIR ACKR. The DPCBA also clears the master bit and the internal BIR flag, thereby indicating that the buffer is empty for the current BDP. If the error occurs during a W M I transaction, no indication exists of the data path for which the V AXBI transaction failed. The DPCBA may withhold SHV S responses or SHV S transfer to the L NIBB S device that initiated the transfer.

3.4.12 L NIBB S Device

The DPCBA allows three L NIBB S devices that perform data transfers (instead of sending vectors) during the DATP cycle to be attached to the L NIBB S. These devices, however, cannot a passive release every time they access the BIR bus to perform a DMA transfer.

3.4.13 Access to Nonresident Registers

The DPCBA responds with NO ACK to any VAXBI command with an address in unaccessed DPCBA register space. It also responds with NO ACK to WRITE (W M I, W M I, W M I) commands to READ-ONLY registers.

READ transactions to unimplemented BIR registers read zero data. WRITE (W M I, W M I, W M I) commands to these registers receive an ACK response, but the data is dropped.

CHAPTER 4

**CHAPTER 4
FUNCTIONAL DESCRIPTION**

4.1 INTRODUCTION

The functional description of the LPA 8 is presented in two parts. In the first part, the components and the block diagrams are described. The second part explains the way in which the LPA 8 operates between the test lanes.

4.2 BLOCK DIAGRAM

Figure 4.1 is the LPA 8 block diagram. Table 4.1 contains the functional descriptions of the blocks in Figure 4.1.




Figure 4.1 LPA 8 Block Diagram

Table 4-2: VAXBI & Bus Control Registers

| Field | Bit | Function |
|-------------------------------------|-----|---|
| Master Port Control | 1 | Transfer data between VAXBI and VAXBI A |
| | 2 | Transfer data between VAXBI and VAXBI B |
| | 3 | Transfer data between VAXBI and VAXBI C |
| | 4 | Transfer data between VAXBI and VAXBI D |
| Slave Port Control | 5 | Transfer data between VAXBI and VAXBI A |
| | 6 | Transfer data between VAXBI and VAXBI B |
| VAXBI Data and Address Transmitters | 7 | Transfer data between VAXBI and VAXBI A |
| | 8 | Transfer data between VAXBI and VAXBI B |
| VAXBI Address Latch | 9 | Transfer data between VAXBI and VAXBI A |
| | 10 | Transfer data between VAXBI and VAXBI B |
| VAXBI Data Transmitters | 11 | Transfer data between VAXBI and VAXBI A |
| | 12 | Transfer data between VAXBI and VAXBI B |
| VAXBI Address Transmitters | 13 | Transfer data between VAXBI and VAXBI A |
| | 14 | Transfer data between VAXBI and VAXBI B |
| VAXBI Port Control | 15 | Transfer data between VAXBI and VAXBI A |
| | 16 | Transfer data between VAXBI and VAXBI B |
| Data Path Control | 17 | Transfer data between VAXBI and VAXBI A |
| | 18 | Transfer data between VAXBI and VAXBI B |
| | 19 | Transfer data between VAXBI and VAXBI C |
| | 20 | Transfer data between VAXBI and VAXBI D |

Table 4-3: VAXBI & Bus Control Registers

| Field | Bit | Function |
|-------------------------------------|-----|---|
| Master Port Control | 21 | Transfer data between VAXBI and VAXBI A |
| | 22 | Transfer data between VAXBI and VAXBI B |
| | 23 | Transfer data between VAXBI and VAXBI C |
| | 24 | Transfer data between VAXBI and VAXBI D |
| Slave Port Control | 25 | Transfer data between VAXBI and VAXBI A |
| | 26 | Transfer data between VAXBI and VAXBI B |
| VAXBI Data and Address Transmitters | 27 | Transfer data between VAXBI and VAXBI A |
| | 28 | Transfer data between VAXBI and VAXBI B |
| VAXBI Address Latch | 29 | Transfer data between VAXBI and VAXBI A |
| | 30 | Transfer data between VAXBI and VAXBI B |
| VAXBI Data Transmitters | 31 | Transfer data between VAXBI and VAXBI A |
| | 32 | Transfer data between VAXBI and VAXBI B |
| VAXBI Address Transmitters | 33 | Transfer data between VAXBI and VAXBI A |
| | 34 | Transfer data between VAXBI and VAXBI B |
| VAXBI Port Control | 35 | Transfer data between VAXBI and VAXBI A |
| | 36 | Transfer data between VAXBI and VAXBI B |
| Data Path Control | 37 | Transfer data between VAXBI and VAXBI A |
| | 38 | Transfer data between VAXBI and VAXBI B |
| | 39 | Transfer data between VAXBI and VAXBI C |
| | 40 | Transfer data between VAXBI and VAXBI D |

4.1.4.3.1.3 Error Handling

The DWB 4 acts as a translator between the VAXBI and the LSI 16. It interprets commands received from the bus and issues commands that the other bus can understand and it generates commands and responses that carry the responses to those commands. These responses of a command, errors, and responses are called DWB 4 transactions. In the section some typical transactions handled by the DWB 4 are explained in detail.

DWB 4 transactions are divided into three categories:

- VAXBI-to-DWB 4
- VAXBI-to-DWB 4
- LSI 16-to-DWB 4

4.1.4.3.1.4 VAXBI-to-DWB 4 Transactions

4.1.4.3.1.4.1 DWB 4 Response to VAXBI-to-DWB 4 Transactions - The VAXBI sends READ and WRITE commands to the DWB 4. The purpose of these commands is to read data from or to write data to the DWB 4 registers or control registers. The VAXBI code that initiates the transaction is the VAXBI master, and the LSI 16 is the VAXBI slave in all VAXBI-to-DWB 4 transactions.

Table 4-2 DWB 4 Response to VAXBI-to-DWB 4 Transactions

| VAXBI-to-DWB 4 Transaction | DWB 4 Response |
|---|--|
| READ of DWB 4 control register | : STALL : Register data such read data write code : ACK |
| READ of unused DWB 4 register space | NO ACK |
| WRITE to DWB 4 control register | : STALL : ACK if no parity error on the VAXBI : Register updated |
| WRITE to unused DWB 4 register space or to CONTROL register | NO ACK |

* If a parity error occurs, the register is not updated.

4.1.4.3.1.5 VAXBI-to-DWB 4 Commands

Table 4-3 VAXBI-to-DWB 4 Commands

| VAXBI Command | DWB 4 Response | Possible Errors | See Note |
|---------------|----------------|-----------------|----------|
| READ | ACK-RETRY | None | 1 |
| READ | ACK-RETRY | None | 1.2 |
| READ | ACK-RETRY | None | 1 |
| WRITE | ACK-RETRY | Parity Error | 1.3 |
| WRITE | ACK-RETRY | Parity Error | 1.4 |
| WRITE | ACK-RETRY | Parity Error | 1.5 |

NOTES FOR TABLE 4-3

- (1) Truncated length only
- (1.2) READ commands are accepted, but they are treated as READ commands. The DWB 4 does not check.
- (1.3) WRITE commands are accepted, but they are treated as WRITE commands. The DWB 4 does not check. The mask bits are ignored.
- (1.4) WRITE commands are accepted, but they are treated as WRITE commands. The mask bits are ignored, and the full length of data is assumed to be valid.
- (1.5) If a parity error occurs on the VAXBI, the DWB 4 ignores the transaction.

4.1.1.3 Example: VAXBI WRITE to a UNIBUS Map Register - The VAXBI-to-DWBI A transaction used as an example in this section is a VAXBI WRITE to a UNIBUS Map Register. The purpose of this transaction is for the operating system to set up a UNIBUS Map Register for a future UNIBUS-to-VAXBI transaction. A UNIBUS Map Register corresponds to a block of addresses on the UNIBUS. In a future direct memory access (DMA) transaction (not shown), the one following this transaction, data will be transferred between this block of UNIBUS addresses and a VAXBI address.

Figure 4-2 is a flow diagram of the VAXBI WRITE to a UNIBUS Map Register transaction. The numbered paragraphs that follow refer to the corresponding numbers in Figure 4-2.




Figure 4-2 VAXBI WRITE to a UNIBUS Map Register Flow Diagram

- 1 The VAXBI command, address, and data are received by the DWBI A. The slave bus control determines that the transaction is for the DWBI A. The VAXBI address is latched in the VAXBI address latch, and the VAXBI data is latched in the VAXBI data and address latches. The VAXBI address is the address of the UNIBUS Map Register that will be written. The VAXBI data will be written into this UNIBUS Map Register.

The initial DWBI A response to the VAXBI is STALL.

- 2 The DWBI A checks for a parity error on the VAXBI. If either the data or the command/address has a parity error, the transaction is immediately terminated.
- 3 The DWBI A responds to the VAXBI with ACK. The VAXBI interprets the transaction as complete.
- 4 The DWBI A checks for a parity error on the VAXBI. The DWBI A terminates the transaction immediately if the data received in the VAXBI cycle in which ACK was sent has a parity error. The DWBI A issues an error or interrupt to the VAXBI if errors are enabled.
- 5 The data on the VAXBI data and address latches is put onto the BDP bus. The VAXBI address is translated into an internal RAM address, specifically to the address of the UNIBUS Map Register to be written.
- 6 The data on the BDP bus is written to the UNIBUS Map Register in the internal RAM. The transaction is complete.

4.1.2 VAXBI-to-UNIBUS Transactions

4.1.2.1 DWBI A Response to VAXBI-to-UNIBUS Transactions - In a VAXBI-to-UNIBUS transaction, the VAXBI master sends to the DWBI A a command that requires the DWBI A to read from or to write to a UNIBUS device.

Table 4-4 Bus Masters and Slaves for VAXBI-to-UNIBUS Transactions

| Bus | Master | Slave |
|--------|-----------------------------|---------------|
| VAXBI | Node initiating transaction | DWBI A |
| UNIBUS | DWBI A | UNIBUS device |

The DWBI A monitors the UNIBUS BBSY signal before it attempts to perform the DA (DIB) transaction on the UNIBUS. If BBSY is deasserted, the DWBI A asserts BBSY and gains UNIBUS mastership. If the DWBI A does not gain UNIBUS mastership within 51 μ s, UNIBUS timeout occurs.

Table 4-5 details the DWBI A responses to three types of VAXBI commands that require DWBI A interaction with devices on the UNIBUS: READ, WRITE (WML, WCL) and IRCL/LWMCI.

Table 4-5 DWBI A Responses to VAXBI-to-UNIBUS Transactions

| VAXBI-to-UNIBUS Transaction | DWBI A Response |
|-----------------------------|--|
| READ | <p>Initial response: STALL</p> <p>Initiates UNIBUS DATI command</p> <p>Continues STALL responses to VAXBI until</p> <ul style="list-style-type: none"> SSYN received from UNIBUS slave, or SSYN timeout occurs (1) <p>Sends to VAXBI</p> <ul style="list-style-type: none"> Data from UNIBUS Read data status code (2) ACK |
| WRITE (WML, WCL) | <p>Initial response: STALL</p> <p>Checks for parity error on the VAXBI (3)</p> <p>Sends ACK to VAXBI</p> <p>Initiates UNIBUS DATOBI command (4)</p> <p>Waits for SSYN from UNIBUS device or for SSYN timeout (5)</p> |
| IRCL/LWMCI | <p>Initial response: STALL</p> <p>Initiates UNIBUS DATIP command</p> <p>Continues STALL responses to VAXBI until</p> <ul style="list-style-type: none"> SSYN received from UNIBUS slave, or SSYN timeout occurs (1) <p>Sends to VAXBI</p> <ul style="list-style-type: none"> Data from UNIBUS Read data status code (2) ACK <p>Sets interlock (6)</p> |
| IRCL | <p>Initial response: STALL</p> <p>Checks for parity error on the VAXBI (8)</p> <p>Sends ACK to VAXBI</p> <p>Releases interlock</p> <p>Initiates UNIBUS DATOBI command (5,9)</p> |
| LWMCI (7) | <p>Initial response: STALL</p> <p>Checks for parity error on the VAXBI (8)</p> <p>Sends ACK to VAXBI</p> <p>Releases interlock</p> <p>Initiates UNIBUS DATOBI command (5,9)</p> |

NOTE

When the DWBI A is busy, it sends RETRY to the VAXBI. It does this when:

- VAXBI attempts access of UNIBUS address space while the DWBI A is processing a UNIBUS transaction, or
- Current transaction requires DWBI A mastership of the VAXBI.

NOTES FOR TABLE 4-5:

- (1) The DWBI A does the following in response to a SSYN timeout during a READ transaction:
 - a. Sends zero data with read data substitute status code to the VAXBI
 - b. Sends an ACK response to the VAXBI
 - c. Sets the UNSTO bit in the BI/ACMR
 - d. Issues an error interrupt to the VAXBI (if interrupts are enabled)
- (2) If the UNIBUS PB (parity hand) line is asserted, the DWBI A sends zero data with a read data substitute status code to the VAXBI
- (3) If a parity error has occurred on the VAXBI, the DWBI A terminates the transaction
- (4) The DWBI A issues a DATO or a DATOBI depending on the mask bits
- (5) The DWBI A does the following in response to a SSYN timeout during the UNIBUS portion of a WRITE transaction:
 - a. Sets the UNSTO bit in the BI/ACMR
 - b. Issues an error interrupt to the VAXBI if interrupts are enabled
- (6) After the DWBI A sets its interlock, it sends a RETRY response to all VAXBI commands except LWMCI
- (7) The DWBI A may receive a LWMCI command without having received a preceding IRCL command. When this happens, the DWBI A processes the LWMCI command as a WML command
- (8) If the VAXBI command address or data has a parity error, the corresponding UNIBUS DATOBI command is not issued and the DWBI A adapter's interlock is not released, hanging the DWBI A
- (9) The DWBI A assumes that the LWMCI is targeted for the same address as the IRCL, so it ignores the incoming address

4.3.2.2 VAXBI-to-UNIBUS Commands

Table 4-6 VAXBI-to-UNIBUS Commands

| VAXBI COMMAND | | UNIBUS Command Translation | DWBI A Response to VAXBI | Possible Errors | See Note |
|---------------|----------|----------------------------|--------------------------|-------------------|------------|
| 0000 | Reserved | None | NO ACK | None | 1 |
| 0001 | READ | DATA | ACK/RETRY | USSTO | 2,12 |
| 0010 | IRCI | DATIP | ACK/RETRY | USSTO | 3,12 |
| 0011 | RCI | DATA | ACK/RETRY | USSTO | 4,12 |
| 0100 | WRITE | DATO | ACK/RETRY | USSTO VAXBI PE | 5 12,13 |
| 0101 | WCI | DATO | ACK/RETRY | USSTO VAXBI PE | 6 12,13 |
| 0110 | IWMCI | DATCBI | ACK/RETRY | USSTO VAXBI PE | 7 12,13 |
| 0111 | WMC1 | DATCBI | ACK/RETRY | USSTO VAXBI PE | 7 12,13 |
| 1000 | INTR | None | NO ACK | None | 8 |
| 1001 | IBXST | None | ACK/RETRY | SACK | 9,14 |
| 1010 | Reserved | None | NO ACK | None | 1 |
| 1011 | Reserved | None | NO ACK | None | 1 |
| 1100 | STOP | NOI MIFTS | ACK | None | 10 |
| 1101 | INVAL | None | NO ACK | None | 11 |
| 1110 | IBXST | None | NO ACK | None | 11 |
| 1111 | IPINTR | None | NO ACK | None | 12 |

NOTES FOR TABLE 4-6:

- (1) These codes are reserved by Digital Equipment Corporation for future expansion. The DWBI A responds to the codes with NO ACK.
- (2) All VAXBI READs of UNIBUS space are limited to keyword length only. VAXBI address bit A(0) determines which word is read from the UNIBUS.
- (3) IRCI, WMC1 commands operate as UNIBUS DATIP, DATO, and DATO sequences. The DWBI A is interlocked by the IRCI command; the WMC1 command releases the interlock. All other READ and WRITE commands directed to the DWBI A receive RE TRY responses while the DWBI A is interlocked. Due to UNIBUS constraints, the address supplied with a WMC1 command must be the same as for the IRCI command. Hence, the DWBI A uses the address in the IRCI command while verifying the WMC1 command, verifying the address supplied with the latter command.
- (4) A VAXBI RCI command is treated as a READ command.
- (5) VAXBI to UNIBUS WRITEs are limited to keyword length only. VAXBI address bit A(0) determines which word is written.
- (6) A VAXBI WCI command is treated as a WRITE command.
- (7) Data length is keyword only. VAXBI address bit A(0) determines which word is written. If either in the two mask bits is not set on the selected word, the DWBI A will respond to the command with ACK. This may corrupt the UNIBUS data, it may cause a SYN timeout. Mask information for the word not selected by VAXBI bit A(0) is ignored by the DWBI A.
- (8) Since interrupts are only permitted in the UNIBUS to VAXBI direction, the DWBI A responds to all INTR commands with NO ACK.
- (9) The DWBI A responds to IBXST commands with a programmable mask interrupt vector if present at an appropriate level. If there is no loaded vector, the DWBI A will fetch an interrupt vector from the UNIBUS device by issuing a RCI at the corresponding level of the IBXST command.
- (10) The STOP command resets all pending interrupts and DMA requests from the UNIBUS. The DWBI A does not copy the contents of any register implemented in the user CSRC space. The DWBI A responds to all subsequent VAXBI commands, but does not attempt to gain mastery of the VAXBI. The effect of the STOP command is reset only by BRU RSTO.
- (11) INVAL, IBXST, and IPINTR are ignored by the DWBI A. The DWBI A responds to these codes with NO ACK.
- (12) USSTO - The corresponding UNIBUS transaction has resulted in a SYN timeout. (The DWBI A did not receive SYN within 19.2 μ s after asserting MSYN.) The USSTO bit in the BUACSR is set, and an error interrupt is sent to the VAXBI (if interrupts are enabled).
- (13) VAXBI PE - Parity error on the VAXBI. The DWBI A ignores the transaction.
- (14) SACK - SACK is not asserted by the interrupting UNIBUS device. The DWBI A sends zero data for the sector.

4.3.2.3 Example: VAXBI READ of UNIBUS Data - The VAXBI-to-UNIBUS transaction used as an example in this section is a VAXBI READ of UNIBUS data. In this transaction, the VAXBI master reads data from a device on the UNIBUS.

Figure 4-3 is a flow diagram of the VAXBI READ of a UNIBUS data transaction. The numbered paragraphs that follow refer to the corresponding numbers in Figure 4-3.




Figure 4-3 VAXBI READ of UNIBUS Data Flow Diagram

① The VAXBI command and address are received by the DWBI A. The slave part controller determines that the transaction is for the DWBI A. The DWBI A response to the VAXBI is STAFF.

The VAXBI address is latched in the VAXBI address latch.

The DWBI A monitors the BBSY signal on the UNIBUS. If it is asserted, the DWBI A waits until it is deasserted. Since the DWBI A is the UNIBUS arbitrator, it has the highest priority on the UNIBUS. When BBSY is deasserted by the present UNIBUS master, the DWBI A asserts BBSY and gains bus mastership.

The DWBI A issues a DATA command. The address in the VAXBI address latch is sent over the BMD bus to the UNIBUS address transceivers. Address and control bits are sent out on the UNIBUS.

The DWBI A asserts MSYN. The slave device puts the data on the UNIBUS D lines.

- ② The DWBI A monitors SSYN and waits for it to be asserted.
- ③ If SSYN is not asserted within 100 ns from assertion of MSYN, a SSYN timeout occurs.
- ④ SSYN timeout causes the DWBI A to send zero data and RDS to the VAXBI, set the USSTO bit of the BR ACNR, and issue an error interrupt to the VAXBI if interrupts are enabled. The transaction is terminated.
- ⑤ The UNIBUS slave sends the data and SSYN to the DWBI A. Data is received at the UNIBUS data transceivers.
- ⑥ Parity for the data is checked.
- ⑦ If the data has a parity error, zero data and a read data substitute (RDS) status code are sent to the VAXBI. The RDS status code warns the VAXBI that the data contains an uncorrectable error. The transaction is terminated.
- ⑧ If parity is good, the UNIBUS data is sent over the BMD bus to the VAXBI data transceivers. From there it is sent over the BFI bus to the BIC, and out to the VAXBI. A read data status code is sent to the VAXBI, indicating that the data is error free.
- ⑨ When all of the data has been sent to the VAXBI, the DWBI A sends three ACKs to the VAXBI, indicating that the transaction is complete.

DAI 010-010

4.3.1 UNIBUS-to-VAXBI Transactions

4.3.1.1 DWBI-4 Responses to UNIBUS-to-VAXBI Transactions - In a UNIBUS-to-VAXBI transaction, the UNIBUS master sends a command to the DWBI-4 that requires the DWBI-4 to read from or to write to a VAXBI node.

Table 4-7 Bus Master and Slave for UNIBUS-to-VAXBI Transactions

| Bus | Master | Slave |
|--------|-------------------------------|------------|
| UNIBUS | Device initiating transaction | DWBI-4 |
| VAXBI | DWBI-4 | VAXBI node |

The DWBI-4 responds to three UNIBUS commands that require DWBI-4 interaction with other VAXBI nodes: DATA, DATA(B), and DATIP/DATIB(B). These responses are listed in Table 4-8. The DWBI-4 responses to UNIBUS commands are independent of the data path used.

Table 4-8 DWBI-4 Responses to UNIBUS-to-VAXBI Transactions

| UNIBUS-to-VAXBI Transaction | DWBI-4 Response |
|-----------------------------|------------------------------|
| DATA(1) | Data(1) SYN(1) |
| DATIB(B) | SYN(1) Data to VAXBI(1) |
| DATIP/DATIB(B) | |
| DATIP(1) | { Data(1) SYN(1) |
| DATIB(B) | { SYN(1) Data to VAXBI(1) |

NOTE

If the DWBI-4 is processing a VAXBI transaction when the UNIBUS request is received, the DWBI-4 withholds the bus grant until the VAXBI transaction has completed.

NOTES FOR TABLE 4-8

- (1) A DATA command from a UNIBUS device reads data from the DWBI-4.
- (2) If a VAXBI error occurs while the DWBI-4 is fetching the data from the VAXBI SYN(1) node, the DWBI-4 withholds the bus grant until the SYN(1) timeout expires. The DWBI-4 sets the HLE bit of the BR ACNK and the BRK issues an error interrupt on the VAXBI if interrupts are enabled.
- (3) The DWBI-4 issues SYN(1) in response to a DATA command only when the VAXBI slave responds to the VAXBI portion of the transaction with ACK. Any other response from the VAXBI slave results in the DWBI-4 withholding SYN(1).
- (4) When the DWBI-4 processes a DATIB(B) command to access data from a UNIBUS device.
- (5) The DWBI-4 issues SYN(1) before it completes the corresponding VAXBI transaction.
- (6) If an error occurs while the DWBI-4 is writing the data to the VAXBI node, the DWBI-4 sets the HLE bit of the BR ACNK and the BRK issues an error interrupt on the VAXBI if errors are enabled. SYN(1) may be withheld from the UNIBUS device, withholding SYN(1) results in an SYN(1) timeout.
- (7) The DATIP/DATIB(B) command sequence may be performed only through the DWBI-4 adapted Direct Data Path. An attempt to perform this sequence through the Direct Data Path results in an SYN(1) timeout. The BYTE COUNT field in the UNIBUS Map Register and corresponding to the Direct Data Path is ignored and treated as if it is clear if the bus grant is received; the command is treated as if the bus is clear.
- (8) A SYN(1) timeout occurs if a DATIP through the Direct Data Path results in a SYN(1) timeout.
- (9) UNIBUS protocol requires that a DATIP be followed immediately by a DATIB(B) command. If the address bus grant is not deasserted between the two commands, a bus deassertion from the master causes the DWBI-4 to set the HLE bit of the BR ACNK. If a DATIB(B) is received from a VAXBI failure occurs during the UNIBUS that is generated, then the HLE bit of the BR ACNK is set. Each of these errors causes an error interrupt on the VAXBI if interrupts are enabled.

4.3.2 UNIB S-to-VAXBI Commands Through the Direct Data Path

NOTE:

A complete description of data path operation can be found in Appendix 1.

Table 4-9 UNIB S-to-VAXBI Commands Through the Direct Data Path

| UNIB S Command | UNIB S Address (bits) | Command to VAXBI | Transfer Length | Possible Errors | See Note |
|----------------------------|-----------------------|------------------|-----------------|-----------------|----------|
| BYTE OFFSET BIT = 0 | | | | | |
| DATI | ANY | READ | LONGWORD | A, B | 4 |
| DATP | ANY | RCI | LONGWORD | A, B, C | 14 |
| DATO | ANY | WAKI or LWAKI | LONGWORD | A, B | 14 |
| DATD | ANY | WAKI or LWAKI | LONGWORD | A, B | 4 |
| BYTE OFFSET BIT = 1 | | | | | |
| DATI | ANY | READ | LONGWORD | A, B | 14 |
| DATP | ANY | N/A | N/A | N/A | 2 |
| DATO | ANY | WAKI | LONGWORD | A, B | 14 |
| DATD | ANY | WAKI | LONGWORD | A, B | 4 |

NOTES FOR TABLE 4-9:

- (1) A DATP command is valid only through the Direct Data Path. If a DATP is attempted through a Buffered Data Path or through the Direct Data Path with the BYTE OFFSET bit set, the UNIB S command is ignored and the DDBBI A does not send NYSN. This causes an NYSN timeout. During this time, all VAXBI transactions to the DDBBI A receive a READY response until the UNIB S device signals READY.
- (2) If a DATP command is not followed by a DDBBI A within the 4.11 rate of the BI ACNR and forces an error interrupt (if interrupts are enabled).
- (3) A UNIB S DATD through the Direct Data Path translates to a longword WAKI transaction with the mask bits set for each valid data byte.
- (4) The DDBBI A performs two longword transactions on the VAXBI line of a word length transfer through the Direct Data Path if both the BYTE OFFSET bit and UNIB S address bit A-1 are set.
- (5) Possible Errors:
 - (A) DR - The VAXBI transaction has returned an error code; that the DDBBI A recognizes as an error code: DR0, DR1, DR2, DR3, DR4, DR5, DR6, DR7, DR8, DR9, DR10, DR11, DR12. The DR1 bit is set in the BI ACNR and an error interrupt is sent to the VAXBI if interrupts are enabled. The DDBBI A may transmit NYSN, resulting in an NYSN response to the UNIB S device that signaled the transfer.
 - (B) IWR - The VALID bit is not set in the UNIB S Map Register for the incoming UNIB S address. The IWR bit is set in the BI ACNR and an error interrupt is sent to the VAXBI if interrupts are enabled.
 - (C) UH - The UNIB S master deasserted READY after the DATP device receiving the message using DATD. The UH bit is set in the BI ACNR and an error interrupt is sent to the VAXBI if interrupts are enabled.

4.2.3.3 Example: DATUBI Using the Direct Data Path - In this transaction the UNIBS master sends data to a VAXBI node. The data is not temporarily stored in a BHP buffer, as it is during a Buffered Data Path transaction, instead, it goes directly to the VAXBI.

Figure 4-4 is a flow diagram of the DATUBI using the Direct Data Path transaction. The numbered paragraphs that follow refer to the corresponding numbers in Figure 4-4.




Figure 4-4 DATUBI Using the Direct Data Path Flow Diagram

- ① The UNIBS master sends the address, control bus, and data to the DVA BI A, and it then issues SYN. The DVA BI A decodes the control bus and determines that the command is a DATUBI.
- The DVA BI A requests the VAXBI and starts a VMO: LW (write word with cache intent, longword) transaction. This is the VAXBI transaction that corresponds to a UNIBS DATA. The mask bus is determined by the command (DATA or DATUBI). The UNIBS address is longword aligned.
- ② The UNIBS data is latched on the UNIBS data transceivers.
- The data goes from the UNIBS data transceivers to the BHP bus through the VAXBI data transceivers and to the VAXBI.
- ③ The VAXBI data sends ACK to the DVA BI A, indicating that it has received the data. After ACK is received, the BHP sends the DVA BI A a master transaction complete signal.
- ④ If ACK is not received, the DVA BI A looks for an error.
- ⑤ If an error is received, the BHP bit in the BR ACNR is set and the transaction is terminated. SYN may not be issued, resulting in an SYN timeout.
- ⑥ The DVA BI A issues SYN, completing the UNIBS transaction.
- ⑦ The DVA BI A monitors SYN. When it is deasserted, the VAXBI transaction is complete.

4.3.3.4 I-NIBS-to-VAXBI Commands Through a Buffered Data Path -

Table 4-38 I-NIBS-to-VAXBI Commands Through a Buffered Data Path

| I-NIBS to Command | I-NIBS Address (bits) | Buffer Status | Command to VAXBI | Transfer Length | Possible Errors | See Note |
|-----------------------------|-----------------------|---------------|------------------|-----------------|-----------------|----------|
| WRITE OPERAT SET = 0 | | | | | | |
| DATA | ANY | EMPTY | READ | OK (TRANSFER) | B, C, D | 2.5 |
| DATA | ANY | IN USE | WRITE | N/A | | 3 |
| DATA | ANY | IN/D | READ | OK (TRANSFER) | B, C, D | 2.6 |
| DATA | ANY | OUT | WRITE = READ | OK (TRANSFER) | B, C, D | 2.6 |
| DATAIP | ANY | N/A | N/A | N/A | | 2 |
| DATAI | ANY | IN | WRITE | OK (TRANSFER) | A, C, D | 2.4 |
| | | EMPTY | | | | 2.7 |
| DATAI | ANY | OUT/M | WRITE | OK (TRANSFER) | B, C, D | 2.6.1 |
| DATAO | ANY | OUT/D | WRITE | OK (TRANSFER) | B, C, D | 2.6.2 |
| DATAO | ANY | IN | WRITE | OK (TRANSFER) | B, C, D | 2.6.1 |
| | | EMPTY | | | | 2.7 |
| DATAO | ANY | OUT/M | WRITE | OK (TRANSFER) | B, C, D | 2.6.1 |
| DATAO | ANY | OUT/D | WRITE | OK (TRANSFER) | B, C, D | 2.6.2 |
| WRITE OPERAT SET = 1 | | | | | | |
| DATA | 000 | EMPTY | READ | OK (TRANSFER) | A, B, D | 2 |
| DATA | 001 | IN/M | WRITE | N/A | | 3 |
| DATA | 001 | IN/D | READ | OK (TRANSFER) | A, B, D | 2.6 |
| DATA | 001 | OUT | READ | OK (TRANSFER) | A, B | 2.6 |
| DATA | 1 | EMPTY | READ | OK (TRANSFER) | A, B, D | 2 |
| DATA | 1 | IN/M | READ | OK (TRANSFER) | A, B, D | 2.6 |
| DATA | 1 | IN/D | READ | OK (TRANSFER) | A, B, D | 2.6 |
| DATA | 1 | OUT | READ | OK (TRANSFER) | A, B | 2.6.1 |
| DATAIP | ANY | N/A | WRITE | N/A | | 2 |
| DATAI | 000 | IN | WRITE | N/A | | 3 |
| | | EMPTY | | | | 2.7 |
| DATAI | 000 | OUT/M | WRITE | N/A | | 3 |
| DATAI | 000 | OUT/D | WRITE | OK (TRANSFER) | B, C, D | 2.6 |
| DATAI | 1 | IN | WRITE | OK (TRANSFER) | B, C, D | 2.6 |
| | | EMPTY | | | | 2.7 |
| DATAI | 1 | OUT/M | WRITE | OK (TRANSFER) | B, C, D | 2.6 |
| DATAI | 1 | OUT/D | WRITE | OK (TRANSFER) | B, C, D | 2.6 |
| DATAO | ANY | OUT/M | WRITE | OK (TRANSFER) | B, C, D | 2.6.1 |
| DATAO | ANY | OUT/D | WRITE | OK (TRANSFER) | B, C, D | 2.6.2 |

NOTES FOR TABLE 4-38

(1) The special case in command combinations from other Buffered Data Path operations to read data is among SET = 0 in the case the length of the requested DATA word is satisfied by performing a completed READ through the Buffered Data Path. The length data is obtained from either the current DATA buffer or the I-NIBS with a completed READ through the BDP. The command BDP must remain unacknowledged through this transaction.

(2) A DATAIP transaction is valid only through the BDP.

(3) A UNIBS DATA command through a Buffered Data Path results in an extended READ of VAXBI space if the requested data is not in the BDP buffer. If the I-NIBS data is stored in the BDP buffer, however, the buffer must be purged by performing an extended WRITE on the VAXBI before reading the data from the VAXBI. The entire extended is loaded into the buffer, subsequent accesses within the command through the same Buffered Data Path use the BDP. A complete read of the data from the buffer with an VAXBI transaction requested.

(4) Data for a DATA command through a BDP is stored until the buffer is full. The I-NIBS then performs a VAXBI extended WRITE transaction if the buffer contains an entire extended of valid data from the I-NIBS device. A VAXBI extended WRITE is performed if the buffer contains less than a complete extended of valid data.

(5) Write Errors

(6) BDP - The VAXBI transaction has returned an error code that the I-NIBS recognizes as an error code BDP (WRITE, READ, WRITE, READ, WRITE, READ, WRITE, READ). The BDP set is set in the BK AC SR and an error message is sent to the VAXBI if interrupts are enabled. The I-NIBS is set with bit 25.1, resulting in an N/A command to the I-NIBS device that indicates the transfer.

(7) DATA - The VAXBI has a read set on the I-NIBS Map Register for the incoming I-NIBS address. The I-NIBS set is set in the BK AC SR and an error message is sent to the VAXBI if interrupts are enabled.

(8) DATA - The I-NIBS address decoder (BDA) after the DATA before executing the message using DATA. The I-NIBS set is set in the BK AC SR and an error message is sent to the VAXBI if interrupts are enabled.

(9) DATAIP - The I-NIBS Map Register that corresponds to the incoming I-NIBS address has a read set in the BDP SET field. An attempt to write Buffered Data Path data to the BDP through the I-NIBS set is set in the BK AC SR and an error message is sent to the VAXBI if interrupts are enabled.

(10) Buffer Status

(11) IN - The BDP buffer contains the I-NIBS DATA data received from the VAXBI and the addresses match.

(12) IN - The BDP buffer contains the I-NIBS DATA data received from the VAXBI and the addresses do not match.

(13) OUT - The BDP buffer contains the I-NIBS DATA data to be sent to the VAXBI.

(14) EMPTY - The BDP buffer is empty.

(15) The command to the VAXBI is sent after SET = 0 is raised.

(16) The command to the VAXBI may be sent after SET = 1 is raised.

4.1.4.3 Example: 3270/2 using a Buffered Data Path - In this transaction, the 3270/2 receives control data from a 3270/1 node. Each 3270/2 node has its own 3270/2 buffer. The 3270/2 buffer can hold control data. Examples of control data are explained in order to illustrate the 3270/2 buffer. The buffer is used in the system as a 3270/2 node.

Figure 4-7 is a flow diagram of the 3270/2 using a Buffered Data Path transaction. The numbered concepts that define refer to the corresponding numbers in Figure 4-5.




Figure 4-7 3270/2 Using a Buffered Data Path Flow Diagram

- 1 The 3270/2 node sends control data and data to the 3270/1 node and then sends MSYN.
- 2 The 3270/2 node sends control data to the 3270/1 node.
- 3 The 3270/2 node sends data to the Data Path 1 and then sends MSYN.
- 4 If the 3270/2 node is ready, the 3270/1 node sends data over the Data Path 1 to the address processor where it is stored.
- 5 The 3270/1 node sends the 3270/2 the information that 3270/2 data is stored in the 3270/2 buffer.
- 6 If the 3270/2 node is ready, the 3270/1 node determines if the present data is part of the data entered in the data already in the 3270/2 buffer. For information if the present data is part of the data entered before, the address stored in the address processor is compared with the address of 3270/2 address.
- 7 If the comparison addresses are not equal, the selected 3270/2 buffer is overwritten. This is the data in the 3270/2 buffer is compared to the 3270/2 with an equivalent to MSYN horizontal to this step, the 3270/2 sends data to the 3270/1 node.
- 8 The 3270/1 node sends data to the 3270/2 node.
- 9 The 3270/2 node sends data to the 3270/1 node.
- 10 The 3270/2 node sends data to the 3270/1 node.
- 11 The 3270/1 node sends data to the 3270/2 node.
- 12 If the 3270/2 node is ready, the 3270/1 node sends data to the 3270/2 node and sends the address of the 3270/2 node to the 3270/2 node. The 3270/2 node sends data to the 3270/1 node and all of the data in the 3270/2 buffer is sent.
- 13 The 3270/2 node sends data to the 3270/1 node.
- 14 The 3270/1 node sends data to the 3270/2 node.
- 15 The 3270/2 node sends data to the 3270/1 node.
- 16 If an error has occurred in the 3270/2 node, the 3270/1 node sends the MSYN to the 3270/2 node and the transaction is terminated.
- 17 The 3270/1 node sends MSYN to the 3270/2 node and then sends the transaction.

4.3.3.3 Example: DATT Using a Buffered Data Path - In a transaction the I-NIBB is used to receive data from a VAXBI node. The VAXBI node writes bytes of data in a BWP buffer. The buffer is used by the I-NIBB to deliver two bytes at a time, so eight DATT transactions are needed to read the entire buffer.

Figure 4-6 is a flow diagram of the DATT using a buffered data path transaction. The numbered paragraphs that follow refer to the corresponding numbers in Figure 4-6.




Figure 4-6 DATT Using a Buffered Data Path Flow Diagram

- 1 The I-NIBB checks the BWPB1 bit in the Data Path Control and Status Register.
- 2 If the BWPB1 bit is clear, the BWP buffer does not contain VAXBI data. The I-NIBB1 bit is tested.
- 3 If the I-NIBB1 bit is set, the BWP buffer contains I-NIBB's data. The buffer contents are outpurged.
- 4 The I-NIBB's address is stored in the address processor.
- 5 The I-NIBB's address is translated into a VAXBI address. A VAXBI READ is initiated and an allowed amount of data is returned to the VAXBI state. The data goes into the BWP buffer.
- 6 The I-NIBB waits for the VAXBI state made to come back.
- 7 If no data is received, the I-NIBB looks for an error code.
- 8 If an error occurred on the VAXBI, the BWP bit in the BWPB1 is set and the transaction is terminated.
- 9 Using BWPB0 bit in the I-NIBB1 to get bits 1-4 of the address stored in the address processor, the address is compared with the I-NIBB's address included in the I-NIBB's address processor.
- 10 BWPB1 and I-NIBB1 bits are updated.
- 11 The I-NIBB's address from the address processor is tested.
- 12 The requested data word goes from the BWP buffer and is loaded in the I-NIBB's state.
- 13 The I-NIBB waits for MSB's.
- 14 The I-NIBB waits for MSB's to be discovered by the I-NIBB's master. When MSB's is discovered, the transaction is terminated.


4.4 REPRESENTATION OF THE TRANSACTION

The timing diagrams in this section represent typical I-NIBB A transactions. The following assumptions apply:


- 1. No errors occur during the transaction.
- 2. The transaction follows a straight line path through the flows.
- 3. No time scale is supplied. The diagrams indicate relative timing only.

In the following diagrams, the delay time that appears in parentheses indicates the delay that occurs that signal.

VAXBI




UNIBUS




DAK V85-0813

Figure 4-7 VAXBI-to-UNIBUS WRITE Timing Diagram



REV. 408-0712

Figure 4-8 VAXBI-to-UNIBUS READ Timing Diagram



**ALTOPURGE NOT REQUIRED
LAST DATA WORD WRITTEN IN BUFFER (BUFFER THEN WRITTEN TO VAXB1)**

***COMMAND IS WMCI OR WRITE**

ANX 1001-0528

Figure 4-9 DATO(B) Through a Buffered Data Path Timing Diagram





Figure 4-10 DATI Through BDP with Autopurge Timing Diagram



B0NBUF = 0
UDIBUF = 0

DEC V85-0829

Figure 4-11 DATI Through BDP Timing Diagram

APPENDIX A

APPENDIX A DWBUA-SUPPORTED UNIBUS DEVICES

A DWBUA UNIBUS configuration supports a subset of the available UNIBUS devices. The following devices cannot be put on a DWBUA controlled UNIBUS:

- Any PDP-11 processor
- Any device that attempts to perform UNIBUS arbitration
- Any device that has an NYSN timeout period of less than 20 μ s

Any device that issues MYSN after using a BIR to arbitrate for the UNIBUS may not work satisfactorily.

Contact the local DWBUA service office for a list of currently supported devices.

APPENDIX B

**APPENDIX B
GLOSSARY**

ACK Acknowledge As a VAXBI command response ACK indicates that the VAXBI state acknowledges that it is capable of executing the command at the time As a VAXBI data response ACK indicates that no error has been detected and that the cycle is not to be terminated

ALIGNED STATE The act of writing the contents of a partially filled I/O buffer to the VAXBI A buffer is completed when it is partially filled with VAXBI data and one of the following occurs a DATA is reported through the user DTP or a DATCB is reported and its address is not within the range returned as the data currently saved in the buffer Data is written from the buffer using a VAXBI command with the provided mask bits set for each valid data byte

BA0 I/O Buffer Address

BASE ADDRESS The starting address of a VAXBI state's state space

BE Base address

BSYS Bus System VAXBI signal This signal is sent to the bus master to all other bus devices to indicate that the bus is active

CTL VAXBI Control Interface This is a multiplexed interface bus that provides for all communications between the DTP and the I/O bus

DATA Data As a VAXBI command This command announces a significant event within occurring the execution of an interrupt The use of this command is reserved to digital equipment's operation

DATP I/O Data Path

DTP Data Transfer Path This chip is a general purpose interface to the VAXBI

EN0 I/O Control and Status Register a DTP's control register

DATA Data As a VAXBI command This command requests a transfer of data from the VAXBI state to the VAXBI master The transfer is always word length

DATTP Data to Frame a VAXBI command DATTP is identical to DATA except DATTP informs the VAXBI state that the present transfer is the first part of a read multi-word cycle DATTP must be followed by DATCB to the same word address

DATCB Data to Buffer a VAXBI command This command transfers a word (DATA) or byte (DATCB) of data from the VAXBI master to the VAXBI state

DTP I/O Data Path

WRITE MEMORY SPACE - A MODE with DATA to I/O addresses. Each mode, based on its mode ID, is allocated a unique memory space. The I/O address space holds the I/O device registers and the I/O device memory space. The Memory Address Register and I/O Address Register must be set to enable this space.

WRITE - WRITE - Must work with the I/O address. This command is similar to WRITE, except it writes to the bytes of the addressed location that it wants to modify.

WRITE - A VAXBI command. The master mode writes data to the slave.

APPENDIX 1C

APPENDIX C SELF-TEST MICRODIAGNOSTIC TESTS

The self-test microdiagnostic tests run in the order shown in Table C-1. Tests 1 through 4 check the DWM-A logic, tests 5 through 7 check the VMMB part logic, and tests 8 through 11 check the VMMB part logic and the UNIB-S and its part logic.

Table C-1 Self-Test Microdiagnostic Tests

| Test Number | Test Name | Description |
|-------------|-------------------------------------|---|
| 1 | 29116 RAM Test | Verifies addressability and data integrity of last 16 locations of address processor RAM space. Locations are used for storage of constants and DWM-A register addresses. Other locations are verified on a later test. |
| 2 | DWM-A BAD Bus and BAD Register Test | Verifies Buffered Address (BAD) Bus, BAD Register, and BAD Output Max of Data Path Code Array. |
| 3 | MDP/MAP IRAM Match Test | Standard match test (10 data patterns) of Internal RAM (IRAM). Verifies that each RAM location is uniquely addressable, checks each location for data integrity. This test cannot differentiate between data and address failure. |
| 4 | MDP Bus Latch Test | Verifies high words of both the running and maintaining MDP bus latches. |
| 5 | IRAM Mask Chip Select Test | Verifies the chip select logic used when accessing the IRAM on mask mode. |
| 6 | MDP Staged Address Test | Checks that the DWM-A can properly execute Buffered Data Path transactions by verifying correct storage of buffered addresses. |
| 7 | IRAM Address Increment Test | Verifies that the Data Path Code Array can properly increment an IRAM address. |
| 8 | Translation Buffer Test | Verifies the integrity of the Translation Buffer. |
| 9 | 29101 Condition Code Test | Performs a branch test on all condition codes that are not L-... other parts of this self-test. |
| 10 | 29116 Instruction Test | Verifies that address processor can execute all functional microcode instructions that are not otherwise executed during this self-test. |

Table C-1 Self-Test Microsequencer Tests (Cont)

| Test Number | Test Name | Description |
|-------------|--|--|
| B | Starting/Ending Address Registers Test | Perform VAXBI transactions. Write to the BIK Starting Address and Ending Address Registers with the range of UNIBUS window space, read the node ID from the BIK CSR, compare the corresponding values for the two registers, and then write to each of these registers. |
| C | BDP Write Mask Test | Verifies the write mask flip-flops in the Data Path Cache Array. These flip-flops store the mask for a VAXBI outward WRITE mask transaction. (This transaction is executed whenever a Buffered Data Path is purged.) |
| D | VAXBI WAI/READ Test | Verifies that the DMB/A can perform VAXBI READ and WRITE transactions to the BIK by performing word-length transactions on the VAXBI. (These operations are used by UNIBUS-to-VAXBI Direct Data Path transactions.) This test uses the BIK General Purpose Register, and it verifies that both word and byte length transactions are possible from the UNIBUS to the VAXBI. |
| E | UNIBUS DATO/DATI Test | Uses the LFT module to verify that the DMB/A can write to and read from the UNIBUS. Performs a VAXBI WAI instruction to set up the VAXBI Address Transceiver with the LFT module's Address Register address and to set a data pattern on the BDP bus. The test then operates similarly to the DMB/A functional macrocode. Failure of this test indicates a problem in the UNIBUS cabling, power, or LFT module. |
| F | VAXBI-to-UNIBUS IRCT/UWMT Test | This test ensures that VAXBI IRCT/UWMT can mask can be processed by the DMB/A. The DMB/A verifies that the corresponding DATIP/DATOB sequence functions properly on the UNIBUS. The test initially writes a known data pattern (AAAA hex) to the LFT Data Register. A DATIP is then used to read this register. The DATIP is immediately followed by a DATOB. The address is driven on the UNIBUS through the duration of the DATIP/DATOB sequence. The data for the DATOB (SSSS hex) is loaded into the Data Path Cache Array prior to initiation of the DATIP. After completion of the DATOB, the data from the DATIP is read from the Data Path Cache Array and verified in the address processor. A DATI is then issued to the LFT Address Register to verify that the DATOB completed properly. |

Table C-1 Self-Test Microsequencer Tests (Cont)

| Test Number | Test Name | Description |
|-------------|-----------------------|---|
| 10 | UNIBUS DATO/DATI Test | Verifies that a UNIBUS DATI command can enqueue through the Direct Data Path. UNIBUS Map Registers are set up and the corresponding UNIBUS address is written into the LFT Address Register. A DATI is issued, and the test then waits for the LNA part request to come onto the DMB/A. If it does, the incoming address is enqueued through the UNIBUS Map Register. The test verifies that the correct UNIBUS Map Register was referenced by a macrocode jump with values from this register. |
| 11 | DMB/A Error Test | Attempts special-case transactions between the VAXBI and UNIBUS and verifies proper execution of these transactions. These special cases are VAXBI READ of an unaligned UNIBUS address, and a DMB/A RETRY response to the VAXBI due to the servicing of a concurrent UNIBUS request. |
| 12 | VAXBI INTERRUPT Test | Verifies that a UNIBUS device can successfully interrupt the VAXBI and pass along its vector information. Writes the LFT CSR to generate a UNIBUS request. The LFT module is written and a UNIBUS DR is asserted. This causes the BIK to issue a VAXBI interrupt to the DMB/A. The DMB/A receives a VAXBI INTERRUPT command at the level corresponding to the INTR that was raised. The test generates the IDENT command. |

APPENDIX D

APPENDIX D MACRODIAGNOSTIC TESTS

NOTE

The macrodiagnostic error messages indicate the failing test number, the expected data, and the received data.

Table D-1 Macrodiagnostic Tests

| Test Number | Subtest Number | Name |
|-------------|---------------------------------------|--|
| 1 | | BI A Control and Clear Logic Registers Test |
| | 1 | BI A Set Test and Register Subtest |
| | 2 | BI A Reset and Logic Logic Subtest |
| 2 | | BI A Registers Test |
| | 1 | VXBI BR Read/Write Subtest |
| | 2 | VXBI FR Read Subtest |
| | 3 | VXBI Interrupt Destination Register Read/Write Subtest |
| | 4 | BI A VCR Read/Write Subtest |
| | 5 | VXBI GPR Read/Write Subtest |
| 3 | Map RAM Match Test | |
| 4 | | ENBI S Read/Write Test |
| | 1 | Word Read Subtest |
| | 2 | Word Read/Write Subtest |
| | 3 | Word Read/Byte Write Subtest |
| 5 | ENBI S I/O READ/ENBI S I/O WRITE Test | |
| 6 | ENBI S to VXBI Addressing Test | |
| 7 | Data Path Select Test | |
| 8 | Direct Data Path DATA Test | |
| 9 | Direct Data Path DATOB Test | |
| 10 | Buffered Address Register Test | |

Table D-1 Macrodiagnostic Tests (Cont.)

| Test Number | Subtest Number | Name |
|-------------|----------------|--|
| 11 | | Buffered Data Path DATA Test |
| 12 | | Buffered Data Path DATO Test |
| 13 | | Buffered Data Path DATOB Test |
| 14 | | Buffered Data Path Autoescape Test |
| 15 | | Byte Offset DATA Test |
| 16 | | Byte Offset DDP DATA Test |
| 17 | | Byte Offset BDP DATA Test |
| 18 | | Byte Offset DDP DATOB Test |
| 19 | | Byte Offset BDP DATOB Test |
| 20 | | Page Boundary Transfer Test |
| | 1 | LET DATA Subtest |
| | 2 | LET DATO Subtest |
| | 3 | LET DAT/DATO Subtest |
| | 4 | LET DATO/DATO Subtest |
| 21 | | BDP Byte to Octaword Transfer Test |
| | 1 | Address Match Octaword DATOB Subtest |
| | 2 | Address Match Octaword DATA Subtest |
| 22 | | BDP Longword Access Enable Test |
| 23 | | Bus Transceiver Test |
| | 1 | VAXBI to NIBUS Bus Transceiver Subtest |
| | 2 | NIBUS to VAXBI Bus Transceiver Subtest |
| 24 | | Map Invalid Test |
| 25 | | Map Entry Functional Test |
| 26 | | CSR Status Bit Test |
| | 1 | BE and NEK Error Subtest |
| | 2 | REGDUMB Subtest |
| | 3 | USSTO Error subtest |
| | 4 | BADBDP Error Subtest |
| | 5 | IMR Error Subtest |

Table D-1 Macrodiagnostic Tests (Cont.)

| Test Number | Subtest Number | Name |
|-------------|----------------|-------------------------------|
| 27 | | Interrupt Test |
| | 1 | LET BR7 Interrupt Subtest |
| | 2 | LET BR6 Interrupt Subtest |
| | 3 | LET BR5 Interrupt Subtest |
| | 4 | LET BR4 Interrupt Subtest |
| 28 | | VAXBI Error Test |
| | 1 | UNIBUS Parity Bit Subtest |
| | 2 | LET Invalid BDP DATIP Subtest |
| 29 | | Bus Init Test |
| | 1 | UNIBUS Init Subtest |
| | 2 | VAXBI STOP Command Subtest |
| 30 | | IUBAR Register Test |
| 31 | | LEI Multi Transfer Test |
| 32 | | LEI Block Transfer Test |

APPENDIX FE

APPENDIX E ERROR CONDITIONS

E.1 VAXBI-TO-NIBUS TRANSACTIONS

E.1.1 Quadword and Octaword Transfers

The DWBL A accepts only valid longword transfers. The DWBL A responds to all quadword and octaword transfers with NO ACK.

E.1.2 BIC Error EVENT Codes

Table E-1 lists the DWBL A responses to BIC error EVENT codes. In the responses listed, the DWBL A sends *SSYN* interrupts to the VAXBI only if interrupts are enabled.

Table E-1 DWBL A Responses to BIC EVENT Codes

| EVENT CODE | | | | | Message | DWBL A Response |
|------------|------|------|------|------|---------|--|
| EA | EA-1 | EA-2 | EA-3 | EA-4 | | |
| 11 | 1 | 11 | 1 | 1 | JAI | The current I/O ST command is ignored. The bus grant is withheld from the V-NIBUS. |
| 1 | 11 | 11 | 11 | 1 | WPN | The current slave WRITE type transaction is ignored, and the data is not updated. |
| 1 | 11 | 11 | 11 | 11 | STO | The current slave WRITE type transaction is ignored, and the data is not updated. |
| 1 | 11 | 11 | 1 | 11 | K RSD | If the transaction is a READ type, it is ignored. The BIC sends an error interrupt. |
| 1 | 11 | 11 | 1 | 1 | RBI | The current slave READ type transaction is ignored, and the data is not updated. |
| 11 | 11 | 11 | 1 | 1 | RSD | The BIC ACKSR BUI bit is asserted. The BIC sends an error interrupt. <i>SSYN</i> may be withheld from the V-NIBUS device which would result in an <i>SSYN</i> timeout. |
| 1 | 1 | 11 | 11 | 11 | RDMR | The BIC ACKSR BUI bit is asserted. The BIC sends an error interrupt. <i>SSYN</i> may be withheld from the V-NIBUS device which would result in an <i>SSYN</i> timeout. |
| 1 | 1 | 11 | 11 | 1 | K RMR | The BIC ACKSR BUI bit is asserted. The BIC sends an error interrupt. <i>SSYN</i> may be withheld from the V-NIBUS device which would result in an <i>SSYN</i> timeout. |
| 1 | 1 | 11 | 1 | 11 | NC RMR | The BIC ACKSR BUI bit is asserted. The BIC sends an error interrupt. <i>SSYN</i> may be withheld from the V-NIBUS device which would result in an <i>SSYN</i> timeout. |
| 1 | 1 | 1 | 11 | 11 | U RMD | The BIC ACKSR BUI bit is asserted. The BIC sends an error interrupt. <i>SSYN</i> may be withheld from the V-NIBUS device which would result in an <i>SSYN</i> timeout. |
| 1 | 1 | 1 | 11 | 1 | RTO* | The BIC ACKSR BUI bit is asserted. The BIC sends an error interrupt. <i>SSYN</i> may be withheld from the V-NIBUS device which would result in an <i>SSYN</i> timeout. |
| 1 | 1 | 1 | 1 | 11 | MPM | The BIC ACKSR BUI bit is asserted. The BIC sends an error interrupt. <i>SSYN</i> may be withheld from the V-NIBUS device which would result in an <i>SSYN</i> timeout. |
| 1 | 1 | 1 | 1 | 1 | MTL | The BIC ACKSR BUI bit is asserted. The BIC sends an error interrupt. <i>SSYN</i> may be withheld from the V-NIBUS device which would result in an <i>SSYN</i> timeout. |

* The DWBL A reserves this error EVENT code only if the RTOEVEN bit in the DWBL A adapter's BIC ACKSR is asserted.

E.1.3 Mask Values

The mask value in a WRITE mask command is legal only if at least one mask bit is set in the word pointed to by address bit A1, and no mask bits are set in the other word of the longword. (The DWBL A responds with ACK regardless of the mask values.) The following are the only legal mask values:

EA-0 0000 00000000
EA-1 0000 00000000

Any mask values that do not conform to this format are illegal. These illegal values either corrupt V-NIBUS data or cause an *SSYN* timeout to the DWBL A.

E.1.4 Nonexistent UNIBUS Address

A valid WRITE or READ command is sent to a nonexistent UNIBUS address.

- The DWBL A response to the WRITE command is ACK. It then sets the LSHED bit in the BR ACSR, issues an error interrupt (if interrupts are enabled), and writes the UNIBUS address to the Failed UNIBUS Address Register (bb+720).
- The DWBL A reads zero data and an RZS status code in response to the READ command. It also sets the LSHED bit in the BR ACSR, issues an error interrupt (if interrupts are enabled), and writes the UNIBUS address to the Failed UNIBUS Address Register (bb+720).

E.1.5 Invalid VAXBI Command

A VAXBI command that the DWBL A considers as invalid results in a NO ACK response from the DWBL A. The VAXBI commands that the DWBL A considers invalid are:

- RESERVED (B11:10 - 1000)
- INTR
- RESERVED (B11:10 - 1010)
- RESERVED (B11:10 - 1111)
- INVALIDATE
- BROADCAST
- IPINTR

E.1.6 Improper Use of a DWBL A Register

An attempt to improperly use a DWBL A register results in a RETRY response from the DWBL A. Improper use of a DWBL A register is:

- Attempted WRITE to a READONLY bit in a DWBL A control register.
- Attempted access of an unused address in the DWBL A register space.

E.2 UNIBUS-TO-VAXBI TRANSACTIONS

E.2.1 VAXBI Error in UNIBUS-Initiated Transfer

- Direct Data Path and DATI through a Buffered Data Path

The DWBL A does not issue SBVN to the UNIBUS device when a VAXBI error is encountered during a DDP transaction or during a DATI through a BDP. The DWBL A asserts the BR ACSR BDI bit and writes the VAXBI address to the VAXBI Failed Address Register (bb+721).

- DATCHI through a Buffered Data Path

The DWBL A issues SBVN to the UNIBUS device before it checks for VAXBI errors during a DATCHI through a BDP. The DWBL A issues an SBVN timeout during the next transfer within the present UNIBUS arbitration cycle. If the current transfer, however, is the last transfer within the present UNIBUS arbitration cycle, the UNIBUS device cannot be notified of the VAXBI error. The DWBL A asserts the BR ACSR BDI bit and writes the VAXBI address to the VAXBI Failed Address Register (bb+721).

E.2.2 Illegal Map Entries

- DMA access through an invalid map page

A UNIBUS device might attempt a DMA access through an invalid map page (that is, the UNIBUS Map Register's VALID bit is clear). If this happens, the DWBL A asserts the BR ACSR DMAR bit, issues an error interrupt (if interrupts are enabled), and withholds SBVN, causing an SBVN timeout for the UNIBUS device.

- DMA access through an illegal BDP

If a UNIBUS device attempts a DMA access through BDP 6 or 7, the DWBL A asserts the BR ACSR BADBDP bit, issues an error interrupt (if interrupts are enabled), and withholds SBVN, causing an SBVN timeout for the UNIBUS device.

- DATIP through a BDP

If a UNIBUS device attempts a DATIP through any Buffered Data Path, the DWBL A withholds SBVN, causing an SBVN timeout for the UNIBUS device.

E.2.3 Illegal UNIBUS Transaction

DATCHI must follow a DATIP (not a BDP) if interrupted during the DATCHI. The DWBL A asserts the BR ACSR IIL bit and issues an error interrupt (if interrupts are enabled).

APPENDIX F

APPENDIX F
UNIBUS
EXERCISE TERMINATOR

F.1 UNIBUS EXERCISE TERMINATOR DESCRIPTION

The UNIBUS Exercise Terminator (ET) is a 16-bit 16011 controller located in systems A and B of the last UNIBUS slot. The ET enables diagnosis, testing of the IWBH A adapter's capabilities to handle UNIBUS addressing data transfer, and interrupts.

F.2 UNIBUS EXERCISE TERMINATOR REGISTER

Table F-1 UNIBUS Exercise Terminator Registers

| Register Address | Register Name/Size | Notes |
|------------------|------------------------------|---|
| 000000 | Address Register (A) 16 bits | Word load only. Data loading causes interrupt |
| 000004 | Data Register (D) 16 bits | Both byte and word loading allowed |
| 000008 | Control Register (C) 16 bits | Word load only. Data loading causes interrupt |

F.2.1 Control Register Format




Figure F-1 UNIBUS Exercise Terminator Register Format

F.2.2 Control Register Bit Descriptions

| | |
|--------------------|--|
| LET Int (CR-15) | Initiate LET to transfer data to processor. This WRITE-ENABLE bit always reads 1. It does not clear (CR-2). |
| LEADD (CR-14) | Always read as 1. |
| ERR INT (CR-13) | Write 1 to initiate interrupt. |
| PE (CR-7) | Parity Error detected during LET DATA. Cleared on each LET DATA and cleared by LET Int. |
| TD (CR-6) | Transfer (SYN) not returned. Cleared on each transfer. Cleared by LET Int. |
| PP (CR-5) | Parity Bit. When set the PE bit will be asserted when the LET Data Register is read. This bit is cleared by LET Int. |
| A17, A16 (CR-4) | High-order UNIBUS addressing bits. |
| CE (0) (CR-3) | Transfer command bus (see Table F-2). |
| NPR (CR-0) | Write 1 to initiate transfer. |

Table F-2 Transfer Command Bits

| CE | CB | Command |
|----|----|------------|
| 0 | 0 | LET DATA |
| 0 | 1 | LET DATAIP |
| 1 | 0 | LET DATAO |
| 1 | 1 | LET DATAOB |

NOTE

(CR<13>) and (CR<5>) (ERR - ERR and NPR respectively) remain set until the grant is returned at which time they are cleared. These bits are also cleared by writing a 0 to the bit or by writing a 1 to LET Int (CR-15). Multiple interrupts may occur if more than one bit is set.

F.3 NPR DATA TRANSFERS

F.3.1 LET WRITE

A LET WRITE consists of the following sequence of events:

1. Load Address Register A (15 bits)
2. Load Data Register D (15 bits)
3. Load Control Register to initiate the transfer
 - a. CR-4 = 0 (17 bits of UNIBUS Address)
 - b. CR-3 = 0 (for DATA) or 1 (for DATAIP)
 - c. CR-0 = Generate NPR

F.3.2 GET READ

A GET READ consists of the following sequence of events:

1. Load Address Register A (15 bits)
2. Load Data Register D (15 bits)
3. Load Control Register to initiate the transfer
 - a. CR-4 = 0 (17 bits of UNIBUS Address)
 - b. CR-3 = 0 (for DATA) or 1 (for DATAIP)
 - c. CR-0 = Generate NPR

NOTE

The LET does not read a (DATAOB) following a DATAIP. After it has completed the DATAIP, the CR-3 drops (0) and releases the UNIBUS.

F.4 DR INTERRUPTS

The following sequence of events implements a DR interrupt:

1. Load the Data Register D (15 bits) with the correct address.
2. Load Control Register bus (CR-15 bits) with the DR (ERR - ERR) level.

APPENDIX

G

**APPENDIX G
NODE SPACE AND WINDOW
SPACE ADDRESSES**

Table G-1 Node Space and Window Space Addresses

| NODE NUMBER | NODE SPACE ADDRESSES | | WINDOW SPACE ADDRESSES | |
|----------------|----------------------|---------|------------------------|---------|
| | Starting | Ending | Starting | Ending |
| 0 | 000 000 | 000 000 | 000 000 | 000 000 |
| 1 | 000 001 | 000 001 | 000 001 | 000 001 |
| 2 | 000 002 | 000 002 | 000 002 | 000 002 |
| 3 | 000 003 | 000 003 | 000 003 | 000 003 |
| 4 | 000 004 | 000 004 | 000 004 | 000 004 |
| 5 | 000 005 | 000 005 | 000 005 | 000 005 |
| 6 | 000 006 | 000 006 | 000 006 | 000 006 |
| 7 | 000 007 | 000 007 | 000 007 | 000 007 |
| 8 | 000 008 | 000 008 | 000 008 | 000 008 |
| 9 | 000 009 | 000 009 | 000 009 | 000 009 |
| 10 | 000 010 | 000 010 | 000 010 | 000 010 |
| 11 | 000 011 | 000 011 | 000 011 | 000 011 |
| 12 | 000 012 | 000 012 | 000 012 | 000 012 |
| 13 | 000 013 | 000 013 | 000 013 | 000 013 |
| 14 | 000 014 | 000 014 | 000 014 | 000 014 |
| 15 | 000 015 | 000 015 | 000 015 | 000 015 |
| 16 | 000 016 | 000 016 | 000 016 | 000 016 |
| 17 | 000 017 | 000 017 | 000 017 | 000 017 |
| 18 | 000 018 | 000 018 | 000 018 | 000 018 |
| 19 | 000 019 | 000 019 | 000 019 | 000 019 |
| 20 | 000 020 | 000 020 | 000 020 | 000 020 |
| 21 | 000 021 | 000 021 | 000 021 | 000 021 |
| 22 | 000 022 | 000 022 | 000 022 | 000 022 |
| 23 | 000 023 | 000 023 | 000 023 | 000 023 |
| 24 | 000 024 | 000 024 | 000 024 | 000 024 |
| 25 | 000 025 | 000 025 | 000 025 | 000 025 |
| 26 | 000 026 | 000 026 | 000 026 | 000 026 |
| 27 | 000 027 | 000 027 | 000 027 | 000 027 |
| 28 | 000 028 | 000 028 | 000 028 | 000 028 |
| 29 | 000 029 | 000 029 | 000 029 | 000 029 |
| 30 | 000 030 | 000 030 | 000 030 | 000 030 |
| 31 | 000 031 | 000 031 | 000 031 | 000 031 |
| 32 | 000 032 | 000 032 | 000 032 | 000 032 |
| 33 | 000 033 | 000 033 | 000 033 | 000 033 |
| 34 | 000 034 | 000 034 | 000 034 | 000 034 |
| 35 | 000 035 | 000 035 | 000 035 | 000 035 |
| 36 | 000 036 | 000 036 | 000 036 | 000 036 |
| 37 | 000 037 | 000 037 | 000 037 | 000 037 |
| 38 | 000 038 | 000 038 | 000 038 | 000 038 |
| 39 | 000 039 | 000 039 | 000 039 | 000 039 |
| 40 | 000 040 | 000 040 | 000 040 | 000 040 |
| 41 | 000 041 | 000 041 | 000 041 | 000 041 |
| 42 | 000 042 | 000 042 | 000 042 | 000 042 |
| 43 | 000 043 | 000 043 | 000 043 | 000 043 |
| 44 | 000 044 | 000 044 | 000 044 | 000 044 |
| 45 | 000 045 | 000 045 | 000 045 | 000 045 |
| 46 | 000 046 | 000 046 | 000 046 | 000 046 |
| 47 | 000 047 | 000 047 | 000 047 | 000 047 |
| 48 | 000 048 | 000 048 | 000 048 | 000 048 |
| 49 | 000 049 | 000 049 | 000 049 | 000 049 |
| 50 | 000 050 | 000 050 | 000 050 | 000 050 |
| 51 | 000 051 | 000 051 | 000 051 | 000 051 |
| 52 | 000 052 | 000 052 | 000 052 | 000 052 |
| 53 | 000 053 | 000 053 | 000 053 | 000 053 |
| 54 | 000 054 | 000 054 | 000 054 | 000 054 |
| 55 | 000 055 | 000 055 | 000 055 | 000 055 |
| 56 | 000 056 | 000 056 | 000 056 | 000 056 |
| 57 | 000 057 | 000 057 | 000 057 | 000 057 |
| 58 | 000 058 | 000 058 | 000 058 | 000 058 |
| 59 | 000 059 | 000 059 | 000 059 | 000 059 |
| 60 | 000 060 | 000 060 | 000 060 | 000 060 |
| 61 | 000 061 | 000 061 | 000 061 | 000 061 |
| 62 | 000 062 | 000 062 | 000 062 | 000 062 |
| 63 | 000 063 | 000 063 | 000 063 | 000 063 |
| 64 | 000 064 | 000 064 | 000 064 | 000 064 |
| 65 | 000 065 | 000 065 | 000 065 | 000 065 |
| 66 | 000 066 | 000 066 | 000 066 | 000 066 |
| 67 | 000 067 | 000 067 | 000 067 | 000 067 |
| 68 | 000 068 | 000 068 | 000 068 | 000 068 |
| 69 | 000 069 | 000 069 | 000 069 | 000 069 |
| 70 | 000 070 | 000 070 | 000 070 | 000 070 |
| 71 | 000 071 | 000 071 | 000 071 | 000 071 |
| 72 | 000 072 | 000 072 | 000 072 | 000 072 |
| 73 | 000 073 | 000 073 | 000 073 | 000 073 |
| 74 | 000 074 | 000 074 | 000 074 | 000 074 |
| 75 | 000 075 | 000 075 | 000 075 | 000 075 |
| 76 | 000 076 | 000 076 | 000 076 | 000 076 |
| 77 | 000 077 | 000 077 | 000 077 | 000 077 |
| 78 | 000 078 | 000 078 | 000 078 | 000 078 |
| 79 | 000 079 | 000 079 | 000 079 | 000 079 |
| 80 | 000 080 | 000 080 | 000 080 | 000 080 |
| 81 | 000 081 | 000 081 | 000 081 | 000 081 |
| 82 | 000 082 | 000 082 | 000 082 | 000 082 |
| 83 | 000 083 | 000 083 | 000 083 | 000 083 |
| 84 | 000 084 | 000 084 | 000 084 | 000 084 |
| 85 | 000 085 | 000 085 | 000 085 | 000 085 |
| 86 | 000 086 | 000 086 | 000 086 | 000 086 |
| 87 | 000 087 | 000 087 | 000 087 | 000 087 |
| 88 | 000 088 | 000 088 | 000 088 | 000 088 |
| 89 | 000 089 | 000 089 | 000 089 | 000 089 |
| 90 | 000 090 | 000 090 | 000 090 | 000 090 |
| 91 | 000 091 | 000 091 | 000 091 | 000 091 |
| 92 | 000 092 | 000 092 | 000 092 | 000 092 |
| 93 | 000 093 | 000 093 | 000 093 | 000 093 |
| 94 | 000 094 | 000 094 | 000 094 | 000 094 |
| 95 | 000 095 | 000 095 | 000 095 | 000 095 |
| 96 | 000 096 | 000 096 | 000 096 | 000 096 |
| 97 | 000 097 | 000 097 | 000 097 | 000 097 |
| 98 | 000 098 | 000 098 | 000 098 | 000 098 |
| 99 | 000 099 | 000 099 | 000 099 | 000 099 |

APPENDIX

F

APPENDIX H REGISTER INITIAL STATES

The initial state of each register is its state after successful completion of the IPIB and IWB/A self tests.

Table H-1 Register Initial States

| Address (D ₁₆) | Register | Initial State | Notes |
|----------------------------|-----------------------------------|---------------|---|
| 00 | Device Type | xxxx0100 | xxxx - IWB/A version |
| 04 | VANBI Control and Status | xxxx0000 | xx - VANBI interface revision x - IWB/A made ID threat |
| 08 | Bus Error | 00000000 | |
| 0C | Interrupt Interrupt Control | 00000000 | |
| 10 | Interrupt Destination | 0000xxxx | xxxx - destination IWB/A made ID (last bit set) |
| 14 | IPNTR Mask | xxxx0000 | xxxx - IPNTR mask |
| 18 | Force IPNTR STOP Destination | 0000xxxx | xxxx - force IPNTR/STOP destination |
| 1C | IPNTR Source | xxxx0000 | xxxx - IPNTR source |
| 20 | Starting Address | xxxx0000 | xxxx - starting address of IWB/A adapter's memory space (between 2000 and 200F, last digit 0, 1, 2, or 3) |
| 24 | Ending Address | xxxx0000 | xxxx - starting address of memory space after IWB/A (between 2000 and 2000, last digit 0, 1, 2, or 3) |
| 28 | BIU Control | 00000000 | STOPEN, IDENTEN, and UCSREN bits set |
| 2C | Write Status | 10000000 | |
| 30 | Force IPNTR STOP Command | 00001000 | |
| 40 | Local Interface Interrupt Control | 00000000 | |
| 4C | CPM U | 00000001 | UBP P - 1, self-test passed |

Table H-1 Register Initial States (Cont)

| Address (Hex) | Register | Initial State | Notes |
|---------------|---------------------------|---------------|--|
| F4-FC | GPR 1-15 | 00000000 | |
| 720 | DWDR A Control and Status | 00000000 | |
| 724 | Vector Offset | 00000000 | |
| 728 | Failed UNIBUS Address | 00000000 | |
| 72C | VAXBI Failed Address | 00000000 | |
| 730-740 | Microsequencer | 00000000 | |
| 740 | DPCSR 0 | 00000000 | DPCSR is Data Path Control and Status Register |
| 742 | DPCSR 1 | 00000000 | |
| 744 | DPCSR 2 | 00000000 | |
| 746 | DPCSR 3 | 00000000 | |
| 748 | DPCSR 4 | 00000000 | |
| 74A | DPCSR 5 | 00000000 | |
| 800-80E | UNIBUS Map | 00000000 | Reserved |
| FC0-FFC | UNIBUS Map | FFFFFFF | I/O space addresses |

APPENDIX

IX

APPENDIX I DATA PATH OPERATION

1.1 DIRECT DATA PATH

The DWBL A starts the VAXBI section of a L NIBLS initiated transaction immediately after it receives the L NIBLS command. The DWBL A sends SSYN to the L NIBLS transaction only if the VAXBI transfer completes successfully. If an error occurs during the VAXBI transfer, the DWBL A sets the BUSY bit and an error interrupt is raised by the BPK if interrupts are enabled. The DWBL A may not send SSYN to the L NIBLS device, causing an SSYN timeout.

The following two special cases must be noted for L NIBLS initiated transactions through the Direct Data Path. In both cases, the BYTE (0 F30) bit in the corresponding L NIBLS Map Register is set, causing the L NIBLS address to be incremented by one before the corresponding VAXBI transaction is completed.

CASE 1 - DATA WITH L NIBLS ADDRESS BIT <01> SET

Two VAXBI longword WMC transactions, with the data and mask bits shown in figure I-1, are performed.




Figure I-1 DATA with L NIBLS Address Bit <01> Set

CASE 2 - DATA WITH L'NIBLS ADDRESS BIT (0) SET

Two VAXBI longword READ transactions are performed. They obtain data for the L'NIBLS transaction as shown in Figure 1-2.




Figure 1-2 DATI with L'NIBLS Address Bit (0) - Set

For improved L'NIBLS bandwidth, the DWBLA captures the corresponding L'NIBLS DATI or DATOS transaction (by using SBYN) prior to performing the VAXBI WRITE transfer. The DWBLA does not use SBYN as early for Direct Data Path DATI and DATOS transactions as it does for Buffered Data Path transactions, since the VAXBI transfer must first be completed in order to obtain the requested data.

1.2 BUFFERED DATA PATH

The DWBLA has five Buffered Data Paths (BDP). Each BDP consists of three sections: a 16-byte buffer, a 16-bit address register, and a 16-bit status register.

1. **Buffer** - Each Buffered Data Path has a 16-byte buffer available for storage of as much as one octaword of data. The buffered data is naturally aligned at an octaword address. When the LWAE'N bit is set in the L'NIBLS Map Register for the current L'NIBLS-to-VAXBI transaction, the buffer is virtually reduced to longword in length.
2. **Address Register** - The address register is a 16-bit register that contains L'NIBLS address bits -17:04 - in its most significant 14 bits. These 14 bits correspond to the data currently stored in the buffer. The least significant two bits of the address register are zero.
3. **Status Register** - Internal flags monitor the status of the data in the buffer. These flags are:

BDSE'F - VAXBI Data in Buffer
 LDSE'F - L'NIBLS Data in Buffer
 STRT_0 - Start Zero

LDSE'F and BDSE'F are updated only during the first transaction through a Buffered Data Path. They indicate that either L'NIBLS Data (LDSE'F) or VAXBI Data (BDSE'F) is being held in the buffer, as shown in Figure 1-1.

L'NIBLS-to-VAXBI buffered transactions do not necessarily cause the DWBLA to generate a VAXBI transfer. Rather, the DWBLA stores as much as one octaword of data locally.




Figure 1-1 BDSE'F and LDSE'F Flags

When LDSE'F is set, the DWBLA also updates the STRT_0 flag. The STRT_0 flag indicates that the first transaction through the Buffered Data Path began at an aligned octaword address (LA = 10...0000). When the last byte in the buffer is written, the DWBLA sets the STRT_0 flag. If STRT_0 is set, the DWBLA assumes that the buffer contains a full octaword of valid data. The DWBLA then purges the data by performing an octaword WRITE (unmasked) transaction. If STRT_0 is not set, the DWBLA performs an octaword WRITE operation when writing the buffer to the VAXBI.

Each Buffered Data Path has its own status register and address register. These registers can be read by using the RECIEMP feature, as explained in Section 1.2.4.1.

1.2.1 Definitions

Three common terms used in discussing Buffered Data Path behavior are Address Match, Autopurge, and Write-to-VAXBI. These terms are defined as follows:

1. **Address Match** - The BDP address register holds the L'NIBLS address of the current octaword of data stored in the buffer. When another L'NIBLS-to-VAXBI transaction is received, bits -17:04 - of the incoming L'NIBLS address are compared to the stored address. If the addresses match, the DWBLA retransmits the data in the buffer. If the addresses do not match, however, and the buffer contains L'NIBLS data, then the DWBLA performs an autopurge.
2. **Write-to-VAXBI** - This term describes the process of writing L'NIBLS data in a buffer to the VAXBI when the buffer is full. When LWAE'N is not set and the buffer is full, the DWBLA checks the buffer's STRT_0 flag. If the flag is set, the DWBLA assumes that a full octaword of data is being held in the buffer. The Write-to-VAXBI will be performed using a VAXBI octaword WRITE. If the STRT_0 flag is not set or if the LWAE'N bit is set, then the DWBLA assumes that the buffered transaction began with a nonaligned octaword address. Only part of the buffer contains valid data and the Write-to-VAXBI is performed using a VAXBI octaword WRITE.
3. **Autopurge** - If the buffer is not full and L'NIBLS data is in the buffer, two occurrences will cause the data in the buffer to be written to the VAXBI. They are:
 - a. A DATI is requested through the Buffered Data Path.
 - b. A DATOS is requested, but the addresses of the transaction and the data in the buffer do not match.

Data is written from the buffer using a VAXBI octaword WRITE command with the permission mask bits set for each valid data byte. This act of writing the partially filled buffer to the VAXBI due to an address mismatch or mixed transaction type is known as autopurge.

4.2.2 BYTE OFFSET IN Clear

The following three cases describe the behavior of the DWBLA depending on the contents of the BDP buffer. For each case, assume that a L-NIBLS-to-VAXBI transaction is requested, and the BYTE-OFFSET bit in the L-NIBLS Map Register is not set.

CASE 1 - THE BUFFER IS EMPTY

The L-NIBLS master is attempting a DATA through a valid L-NIBLS Map Register. The DWBLA performs an extended READ of VAXBI data and fills the BDP buffer. The DWBLA then places the requested data on the L-NIBLS, masks $MSYN$, updates the BDP flags by setting $BDNR$ and clearing $LDNR$, and stores the address value for the Buffered Data Path.

The L-NIBLS master is attempting a DATCRB through a valid L-NIBLS Map Register. The DWBLA updates the BDP flags by setting $LDNR$ and clearing $BDNR$, stores the incoming L-NIBLS address, masks $MSYN$, and stores the data in the appropriate bytes of the BDP buffer with the correct mask bits set.

CASE 2 - THE BUFFER CONTAINS L-NIBLS DATA

1. The L-NIBLS master requests a DATA

The BDP buffer contains L-NIBLS data, the current data in the buffer is overwritten. Once the overwrite is complete, the DWBLA treats the DATA request as if it did in CASE 1 (since the buffer is empty).

2. The L-NIBLS master requests a DATCRB

The BDP buffer contains L-NIBLS data. The DWBLA checks for an address match. If the addresses do not match, the incoming L-NIBLS address and data are temporarily stored within the UPBLA and the data currently in the BDP buffer is overwritten. Once the overwrite is complete, the DWBLA masks $MSYN$. The DWBLA then loads the BDP address register with the address of the temporarily stored data. The DWBLA stores the data in the appropriate bytes of the BDP buffer, with the correct mask bits set.

If the addresses do match, the DWBLA first masks $MSYN$, then stores the data in the BDP buffer. If the DATCRB writes the last byte in the buffer, the DWBLA performs a Write-to-VAXBI and unsets the buffer as empty.

CASE 3 - THE BUFFER CONTAINS VAXBI DATA

The L-NIBLS master requests a DATA, the buffer contains VAXBI data. The DWBLA checks for an address match. If the addresses do not match, the buffer is treated as if it were empty. The buffer is overwritten with the new foreground of VAXBI data (see CASE 1). If the addresses do match, the requested data is taken from the buffer, placed on the L-NIBLS, and $MSYN$ is masked.

The L-NIBLS master requests a DATCRB, the buffer contains VAXBI data. The DWBLA treats the buffer as if it were empty (see CASE 1).

4.2.3 BYTE OFFSET IN Set

When the L-NIBLS Map Register BYTE-OFFSET bit is set, the DWBLA services requests on match the master way as when that bit is clear. The only exception is that the incoming L-NIBLS address is incremented prior to address matching and compare. The following special cases, however, can occur when the BYTE-OFFSET bit is set.

CASE 1 - (NIBLS ADDRESS A-1) = 1130 (BYTE OFFSET BIT IS SET)

The address is incremented to that A-10 = 1111. A word length transaction to this address stores an extended operand.

1. The L-NIBLS master requests a DATA

If the BDP buffer contains VAXBI data, the UPBLA checks for an address match. If the addresses match, the UPBLA temporarily stores the last byte of the extended operand. If the addresses do not match, the UPBLA requests a VAXBI extended RE-AD. When the RE-AD transaction is complete, the UPBLA temporarily stores the last byte of the extended operand.

Once the low byte of data is stored within the UPBLA, the high byte of data is fetched by incrementing the incoming L-NIBLS address at an extended level, remapping, and requesting a VAXBI extended RE-AD for the next higher extended address. Because the next extended address must be remapped, the next L-NIBLS Map Register must have the same value as the DATA PATH SELECT field in the current L-NIBLS Map Register. If a data not data integrity for all Buffered Data Paths cannot be ensured. When the RE-AD transaction is complete, the low byte of the second operand is fetched and concatenated with the temporarily stored low byte to form a word of L-NIBLS data. This word is placed on the L-NIBLS and $MSYN$ is masked.

If the BDP buffer contains L-NIBLS data, the UPBLA treats the transaction in a special way. The UPBLA does not overwrite the buffer as it does in a word length effect transaction. Instead, the UPBLA RE-ADs a foreground of VAXBI data through the Direct Data Path. This foreground of data contains the low byte of the requested word, which is stored internally. Next, the UPBLA masks the next foreground of data which falls in the next address transaction in VAXBI memory. The corresponding map register must have the same value as the Data Path Select field in the current map register in order to ensure data integrity. The UPBLA then RE-ADs the foreground and fetches the high byte of data, which is concatenated to the previously stored low byte, forming a word of L-NIBLS data. The UPBLA places this word on the L-NIBLS and masks $MSYN$. Thus, in this special case, the data stored in the buffer remains unchanged and the transaction is carried out through the Direct Data Path.

2. The L-NIBLS master requests a DATCRB

If the buffer is empty or if it contains VAXBI data, the low byte of the extended data is written into the low byte of the buffer, and a Write-to-VAXBI is performed. This procedure is a word length transaction with only one byte of valid data. If the buffer contains L-NIBLS data, the UPBLA checks for an address match. If the addresses match, the low byte of the incoming L-NIBLS data is written to the low byte of the extended word. Write-to-VAXBI is performed. If the addresses do not match, the buffer is overwritten. Once the overwrite is complete, the low byte of the incoming L-NIBLS data is written to the low byte of the extended buffer. A Write-to-VAXBI is performed where only the low byte of the extended contains valid data.

Once the low byte has been written to the VAXBI, the high byte is written into the buffer with the appropriate mask. The flags are updated by setting $LDNR$ and clearing $BDNR$, the incoming address is incremented to the next extended, and masked and $MSYN$ is masked. The BDP is left in the state it would be if a DATCRB had been performed to an extended-operand address with no byte effect.

CASE 2 - (NIBS ADDRESS <NB> = 10 BITS OFFSET AND LWA IN BITN ARE SET)

This case is handled similarly to Case 1, the only difference is that the multiple transactions that are generated (as explained above) occur each time a longword boundary is crossed rather than at octaword boundaries.

3.2.4 Example

Figures 1-3 through 1-6 show the contents of a BDP buffer for various multiple DATERB transactions. Each valid byte of data in the buffer has its corresponding mask bits set. All other mask bits for the BDP buffer are clear.




Figure 1-3 DATERB Through BDP, BYTE OFFSET = 1 (not Starting at Octaword Boundary)




Figure 1-4 DATERB Through BDP, BYTE OFFSET = 1 (not Starting at Octaword Boundary)




Figure 1-5 DATERB Through BDP, BYTE OFFSET = 1 (not LWA IN BITN Set)

ADDRESS RANGE
DATA:

| | | |
|-----|---|---|
| X00 | B | A |
| X02 | D | C |
| X04 | F | E |
| X06 | H | G |
| X08 | J | I |
| X10 | L | K |
| X12 | N | M |
| X14 | P | Q |

IF BYTE OFFSET IS SET THE FOLLOWING
IS SENT TO THE VAMP:

| | | | |
|---|---|---|---|
| C | B | A | |
| G | F | E | D |
| K | J | I | H |
| Q | N | M | L |

X0

X2

X4

X6

WRITE TO VAMP

OCTAVOID TYPE

| | | | |
|--|--|--|---|
| | | | P |
| | | | |
| | | | |
| | | | |

X8

BYTE P REMAINS IN BUFFER

10-100000

Figure 1-7 DATA Through VAMP, BYTE OFFSET Set

ADDRESS RANGE
DATA:

| | | |
|-----|---|---|
| X00 | | |
| X02 | | |
| X04 | | |
| X06 | | |
| X08 | | |
| X10 | | |
| X12 | B | A |
| X14 | D | C |
| X16 | | |

IF BYTE OFFSET AND LENGTH ARE SET
THE FOLLOWING IS SENT TO THE VAMP:

| | | | |
|---|--|--|--|
| | | | |
| | | | |
| A | | | |
| | | | |

X0

X2

X4

X6

WRITE TO VAMP

OCTAVOID WORK

| | | | |
|--|---|---|---|
| | | | |
| | | | |
| | | | |
| | | | |
| | G | C | B |

X8

X10

X12

X14

DATA REMAINS IN BUFFER

10-100000

Figure 1-8 DATA Through VAMP, BYTE OFFSET and LENGTH Set

APPENDIX

J

APPENDIX J PORT LOCK, RETRY, AND INTERRUPT MECHANISMS

J.1 PORT LOCK MECHANISM

The DW80 A has a port lock mechanism to ensure that it processes only one transaction at a time. The mechanism locks the VAXBI and UNIBUS ports from accepting new transactions until the DW80 A is able to service another request. While the DW80 A is locked it sends RETRY to all valid incoming VAXBI transactions except the NCRP command (The DW80 A immediately sends an ACK response to the NCRP command). The DW80 A also disables its UNIBUS arbiter from issuing grants to UNIBUS devices while it is locked.

The DW80 A is locked during the following four circumstances and sends a RETRY response to all VAXBI transactions until it is:

1. The DW80 A has accepted a VAXBI transaction. The lock is released when the DW80 A has completed servicing the transaction. If however the VAXBI transaction is an FRCI the DW80 A sends a RETRY response to all kept systems until a FWARL command is sent to the DW80 A.
2. A UNIBUS DMA request is granted. The lock is released when UNIBUS BESSY is negated by the UNIBUS master.
3. The DW80 A sends a VAXBI transaction such as an interrupt or the forcing of an error interrupt on the VAXBI. The port lock is released when the transaction is completed.
4. The DW80 A is the VAXBI master, the slave VAXBI node responds to its transaction with a RETRY. The DW80 A then sends a RETRY response to all subsequent incoming VAXBI transactions until its RETRYed master transaction has successfully completed.

J.2 RETRY MECHANISM

The RETRY mechanism reduces the number of RETRY responses sent to the DW80 A by VAXBI master nodes. It works by disabling and enabling the UNIBUS arbiter.

When the DW80 A sends a RETRY response to a valid VAXBI command that it would otherwise accept, the DW80 A also disables its UNIBUS arbiter. The UNIBUS arbiter is enabled again when the DW80 A, as a slave node on the VAXBI, sends an ACK response to any VAXBI command.

A VAXBI node that receives a RETRY response from the DW80 A should keep requesting the DW80 A until it receives an ACK response. In this way, the VAXBI node ensures that its transaction will be the next one serviced by the DW80 A.

3.3 UNIBUS INTERRUPTS

Interrupts are permitted only from the UNIBUS to the VAXBI.

3.3.1 Interrupt/IDENT Sequence

A BR of any level generates a VAXBI INTR transaction at the same level. The DWBI-A does this by asserting the corresponding BCINT line. The BR then performs the VAXBI INTR transaction.

The DWBI-A responds to an VAXBI IDENT that meets two conditions:

1. The DWBI-A must have a pending interrupt at the same level and
2. The VAXBI master's decoded ID must match the ID in the Interrupt Destination Register (IDB+ID).

Figure 3-1 is a flow diagram of the IDENT transaction. In the explanation that follows the figure, the numbered paragraphs refer to the numbers in the figure.

Figure 3-2 is a timing diagram of the interrupt/IDENT sequence. The following assumptions apply:

1. No errors occur during the transaction.
2. The transaction follows a straight-line path through the flows.
3. No time scale is employed. The diagram indicates relative timing only.

In this diagram, the device name that appears in parentheses under any waveform is the device that asserts that signal.

3.3.2 Passive Release

When some UNIBUS devices become bus master under BR-BI transactions, they drop BUSY and SACK and never issue an interrupt vector or assert INTR. This is known as a passive release. Passive release causes the DWBI-A to send a zero vector back to the VAXBI, but the DWBI-A does not flag an error interrupt.




Figure 3-1 IDENT Flow Diagram

- 1 The DWBL A checks that it has been selected by verifying that it has received an "External Vector Selected" EV code (EVSx). Receiving this EV code means that the DWBL A had an interrupt pending at the IDENT level and that the DWBL A adapter's Internal Destination Register (bits 10) contains the same decoded ID as the IDENT. The DWBL A then checks for the "IDENT Arb Lost" EV code to ensure that it has won the IDENT arbitration.

The DWBL A begins to service an incoming IDENT command only after it verifies that it has been selected for the IDENT and that it has won the IDENT arbitration. If these conditions are not met, the Interrupt/IDENT transaction is aborted.

- 2 The DWBL A determines if it had a previous failed IDENT command at the present IDENT level.
- 3 If it did not have a previous failed IDENT command at the present IDENT level, the DWBL A issues a BE₁ to the interrupting UNIBUS device at the level indicated by the IDENT command.
- 4 The DWBL A checks that SACK and INTR have both been received. This indicates that the interrupting UNIBUS device has given its expected response, placed the interrupt vector on the UNIBUS data lines, asserted INTR, and then deasserted SACK. The DWBL A issues SBV_N and completes the UNIBUS transaction.
- 5 If the interrupting UNIBUS device fails to respond to the BE₁, the UNIBUS terminator asserts and then deasserts SACK. When SACK is deasserted without the prior assertion of INTR, the DWBL A detects a SACK timeout.
- 6 The DWBL A continues servicing the IDENT transaction normally, but it uses "0" as the interrupt vector.
- 7 The DWBL A ORs the received vector with the contents of its Vector Offset Register (bits 22). This becomes the interrupt vector.
- 8 The DWBL A uses the internally stored vector as the interrupt vector.
- 9 The interrupt vector is placed on the BE₁D lines along with a Read Data Status code.
- 10 When the DWBL A receives the "Ack Received for Non-Error Vector" EV code (AKRNE) the IDENT has completed properly, and the DWBL A returns to its idle state.
- 11 If the DWBL A receives an "Illegal CNT Received for Slave Data" EV code (IRSDI) the VAXBI master has not successfully received the IDENT vector.
- 12 The DWBL A stores the failed IDENT command vector. This vector will be provided for any subsequent IDENT command at that particular level.




Figure J-2 Interrupt/IDENT Timing Diagram

APPENDIX

K

**APPENDIX B
MSYN-MSYN
TIME INTERVALS**

NOTE

The MSYN - MSYN time intervals listed in Table B-1 may change with enhancements to the 370/30 system. The times listed were valid at the time of publication of this manual.

The following conventions are used in Table B-1:

- All transactions listed in brackets () are performed after MSYN is loaded to the UNIBUS device.
- Outdata means that the BDP buffer contains the UNIBUS DATA data to be sent to the VAXBI.
- Indata means that the BDP buffer contains the UNIBUS DATA data received from the VAXBI.

Table 3-1: SYN/NSYN Time Intervals

| Code | Byte Offset | Command | UNIBS Address | Data Path Status | VAXBI Transaction | Max Time (SYN/NSYN) | Bus State |
|------|-------------|---------|---------------|-------------------|-----------------------|---------------------|-----------|
| DDP | 0 | DATA | ANY | N/A | 1W READ | 10 | 1 |
| DDP | 1 | DATIP | ANY | N/A | 1W WRITE | 10 | 1 |
| DDP | 2 | DATU | ANY | N/A | 1W WRITE 1W WRITE | 10 | 1 |
| DDP | 3 | DATUB | ANY | N/A | 1W WRITE 1W WRITE | 10 | 1 |
| DDP | 4 | DATA | ANY | N/A | 1W READ 1W READ | 10 | 1 |
| DDP | 5 | DATIP | ANY | N/A | N/A | NSYN interval | 1 |
| DDP | 6 | DATU | ANY | N/A | 1W WRITE 1W WRITE | 10 | 1 |
| DDP | 7 | DATUB | ANY | N/A | 1W WRITE | 10 | 1 |
| DDP | 8 | DATA | ANY | Empty | CPB READ | 10 | 4 |
| DDP | 9 | DATA | ANY | In-data & match | No BI transaction | 10 | 4 |
| DDP | 10 | DATA | ANY | In-data no match | CPB READ | 10 | 4 |
| DDP | 11 | DATA | ANY | Out-data | CPB WRITE CPB READ | 10 | 4 |
| DDP | 12 | DATA | 0 to C | Empty | CPB READ | 10 | 4 |
| DDP | 13 | DATA | 0 to C | In-data & match | No BI transaction | 10 | 4 |
| DDP | 14 | DATA | 0 to C | In-data no match | CPB READ | 10 | 4 |
| DDP | 15 | DATA | 0 to C | Out-data | CPB WRITE CPB READ | 10 | 4 |
| DDP | 16 | DATA | 1 | Empty | CPB READ CPB READ | 10 | 4 |
| DDP | 17 | DATA | 1 | In-data & match | CPB READ | 10 | 4 |
| DDP | 18 | DATA | 1 | In-data no match | CPB READ CPB READ | 10 | 4 |
| DDP | 19 | DATA | 1 | Out-data | 1W READ 1W READ | 10 | 4 |
| DDP | 20 | DATIP | ANY | N/A | N/A | NSYN interval | 1 |
| DDP | 21 | DATU | ANY | Empty or no data | CPB WRITE | 10 | 1 |
| DDP | 22 | DATU | ANY | Out-data & match | CPB WRITE | 10 | 1 |
| DDP | 23 | DATU | ANY | Out-data no match | CPB WRITE CPB WRITE | 10 | 1 |
| DDP | 24 | DATU | 0 to C | Empty or no data | No BI transaction | 10 | 1 |
| DDP | 25 | DATU | 0 to C | Out-data & match | No BI transaction | 10 | 1 |
| DDP | 26 | DATU | 0 to C | Out-data no match | CPB WRITE | 10 | 1 |
| DDP | 27 | DATU | 1 | Empty or no data | CPB WRITE | 10 | 1 |
| DDP | 28 | DATU | 1 | Out-data & match | CPB WRITE | 10 | 1 |
| DDP | 29 | DATU | 1 | Out-data no match | CPB WRITE CPB WRITE | 10 | 1 |
| DDP | 30 | DATUB | ANY | Empty or no data | CPB WRITE | 10 | 1 |
| DDP | 31 | DATUB | ANY | Out-data & match | CPB WRITE | 10 | 1 |
| DDP | 32 | DATUB | ANY | Out-data no match | CPB WRITE CPB WRITE | 10 | 1 |
| DDP | 33 | DATUB | ANY | Empty or no data | CPB WRITE | 10 | 1 |
| DDP | 34 | DATUB | ANY | In-data & match | CPB WRITE | 10 | 1 |
| DDP | 35 | DATUB | ANY | Out-data no match | CPB WRITE CPB WRITE | 10 | 1 |

NOTES FOR TABLE 3-1:

- (1) A DATIP command is valid only through the Direct Data Path. If a DATIP is attempted through a Buffered Data Path or through the Direct Data Path with the BYTE OFFSET bit set, the UNIBS command is ignored and the CPBBI A does not issue SYN/NSYN (except an NSYN command). During this time, all VAXBI transactions to the CPBBI A receive a RE TRY response until the UNIBS device becomes busy.
- (2) If a DATIP command is not followed by a DATUB, the CPBBI A sets the L1 bit in the BI ALMR and issues an error interrupt if interrupts are enabled.
- (3) A VAXBI's DATUB through the Direct Data Path translates to a longword WRITE transaction with the match bits set for each valid data byte.
- (4) The CPBBI A performs two longword transactions on the VAXBI to extend length transfers through the Direct Data Path if both the BYTE OFFSET bit and UNIBS address bit are set.
- (5) A VAXBI's DATA command through a Buffered Data Path results in an extended READ of a VAXBI space if the requested data is not in the BEP buffer. If the UNIBS data is stored in the BEP buffer, however, the buffer must be purged by performing an extended WRITE on the VAXBI before reading the data from the VAXBI. The entire extended is handed out, the buffer subsequently receives within the extended through the same Buffered Data Path via the CPBBI A to fetch the data from the buffer with no VAXBI transaction requested.
- (6) This special case is treated differently from other Buffered Data Path transfers to avoid delay in issuing SYN. In this case, the low byte of the requested DATA word is fetched by performing a longword READ through the Direct Data Path. The high byte is fetched from either the current BEP buffer or the VAXBI with a longword READ through the DDP. The current BEP buffer remains unchanged during this transaction.
- (7) A DATIP transaction is valid only through the DDP.
- (8) Data for a DATUB command through a BEP is stored until the buffer is full. The CPBBI A then performs a VAXBI extended WRITE (uncommanded) if the buffer contains an entire extended of valid data from the UNIBS device. A VAXBI extended WRITE is performed if the buffer contains less than a complete extended of valid data.

APPENDIX

11

APPENDIX L DWDUA PARITY CHECKING

1.1 PARITY CHECKING

The 17000 A uses an 18-bit internal RAM as an internal storage buffer. When the RAM is updated, the owner receives of the 17000 A check and parity for the updated data in a separate RAM. The 17000 A checks for a parity error every time the internal RAM is read, thus verifying data integrity. This apparatus directs the 17000 A adapter's parity checking and parity error reporting software.

1.2 PARITY ERROR

The 17000 A adapter's internal RAM contains the 17000 A Main Register, STOP Register, parity error counter, and other 17000 A internal registers. The internal RAM is updated by the 17000 A adapter's internal RAM controller. The 17000 A adapter's internal RAM controller is a 17000 A Main Register, a data transfer control register, and an error register that reports the 17000 A to read the contents of its internal RAM. A parity error is detected during one of these operations. The 17000 A handles a parity error through the following sequence:

1.3 PARITY ERROR

In the main register of the 17000 A, which is capable of detecting parity errors, the 17000 A's control and status registers contain the following:

| | | |
|-----------------|---------------------|---|
| PARITY ERROR | (BIT 15) IN 17000 A | This bit is set if the 17000 A detects a parity error while reading its internal RAM. |
|-----------------|---------------------|---|

| | | |
|-----------------|---------------------|--|
| PARITY ERROR | (BIT 16) IN 17000 A | When this bit is set, the 17000 A does not generate any parity while writing to its internal RAM. This occurs if a parity error is detected when the 17000 A is read. The bit is set if the 17000 A adapter's internal RAM controller detects a parity error and should not be used for any other purpose. |
|-----------------|---------------------|--|

Whenever the 17000 A detects a parity error while reading its internal RAM, it sets the PARITY ERROR bit in the 17000 A's control and status registers. The 17000 A adapter's internal RAM controller checks the error effects of a parity error during data transfer operations.

1.3.1 Parity Error on 17000 A Main Register

A 17000 A's 17000 A Main Register enables mapping of an 18-bit RAM address to its corresponding 17000 A's RAM address. A parity error occurs during a 17000 A Main Register read if the 17000 A's internal RAM controller detects a parity error. The 17000 A does not update the corresponding RAM address of a parity error when reading a 17000 A Main Register.

When a UNIBUS device initiates a transfer, the 17000 A reads the corresponding UNIBUS Map Register before starting the UNIBUS data transfer. If a parity error occurs during this time, the 17000 A notifies an SWS on UNIBUS that the UNIBUS device that initiated the transfer is detected as SWS transient. The 17000 A then proceeds to report a parity error to the VAX80. The data transfer associated with the error is not completed.

The UNIBUS Map Register may also be read when the 17000 A WRITES or READS data during a DATA transfer through a Buffered Data Path. If a parity error occurs while the UNIBUS Map Register is being read, the 17000 A does not send the VAX80 a parity error. The 17000 A notifies SWS on the UNIBUS. SWS has no data previously received, so it does not report an SWS transient to the UNIBUS device. The 17000 A then reports a parity error to the VAX80. The 17000 A also reports the UNIBUS, PARITY, and NRETRY flags for the error. Buffered Data Paths indicating that the DRP buffer is empty.

1.2 Parity Errors on DRP Buffers

The 17000 A DRP buffers are in the external RAM. These buffers are read under the following conditions:

- 1. The DRP buffer contains the VAX80 data that is requested by the UNIBUS device initiated DATA transfer. If a parity error occurs while this data is being read from the DRP buffer, the 17000 A does not send the data to the UNIBUS device. The 17000 A notifies SWS on UNIBUS transient. The 17000 A then reports a parity error to the VAX80.
- 2. When a DRP buffer is full or has been out-ordered, the 17000 A notifies an out-ordered WRITE command to transfer on the VAX80. The 17000 A reads its internal RAM for each out-ordered data to be shipped. If a parity error occurs during the read of any one of the data components of data, the 17000 A compares the VAX80 transfer with the data that has the parity error. The 17000 A then reports the error to the VAX80. The 17000 A updates its DRP flags indicating that the Buffered Data Path is empty. The 17000 A may withhold SWS if it has not been previously issued warning on SWS transient. There is no way to be possible for the VAX80 program to detect which data in the VAX80 is wrong due to a parity error.

1.3 Parity Errors on Vector Registers

The 17000 A may receive an RMN command which is then used to read data from the UNIBUS during an RMN command. When this happens, the 17000 A checks the listed vector in its internal RAM. Subsequently, the next time the 17000 A receives an RMN command, it checks the same vector. The 17000 A compares the stored data in the vector. If the 17000 A detects a parity error during the reading of the listed vector, it sends zero data, a READ DATA status code, and an ACK response to the VAX80 master which initiated the RMN command. This should be treated as a parity error by the UNIBUS master. The 17000 A then reports a parity error as specified in Section 1.2.

1.4 Parity Errors on DRP A Selected Registers

When the VAX80 master detects a READ or WRITE DRP from the 17000 A, the 17000 A reads the data from the internal RAM and sends the data to the VAX80 master device with a READ DATA status code and an ACK response. If the 17000 A detects a parity error while reading the data from the internal RAM, it sends zero data, a READ DATA or WRITE DATA Read Status code, and an ACK response. The 17000 A then reports a parity error as specified in Section 1.2.

1.4 Parity Error Reporting

The 17000 A reports a parity error to the VAX80 master with a parity error code. The parity error code is sent to the VAX80 master and is used to report the parity error to the VAX80 master. The 17000 A notifies SWS on UNIBUS transient. The 17000 A then reports a parity error to the VAX80. The data transfer associated with the error is not completed.

The PARITY ERROR code is sent to the VAX80 master with a parity error code. The parity error code is sent to the VAX80 master and is used to report the parity error to the VAX80 master. The 17000 A notifies SWS on UNIBUS transient. The 17000 A then reports a parity error to the VAX80. The data transfer associated with the error is not completed.

INDEX

INDEX

A

Access of shared address 1-7
 A.M. defined B-1
 Address match defined 1-1
 Address structure 4-1
 Address space
 access of shared 1-7
 INDEX A 1-1
 system 1-1
 Address translation 1-NIB 4-21, 4-22, 4-23
 Addressways 1-1
 defined B-1

B

BAD no. 4-1
 BAD defined B-1
 BAIWOP no. 1-17, 4-21
 Base address
 calculation 1-1
 defined B-1
 BE
 calculation of 1-1
 defined B-1
 BEW1
 defined B-1
 transfer 4-1
 BE 1 bus 4-1
 BE 1 Control Register 1-4, 1-12
 initial state 1-1
 BE 1 defined B-1
 BE NST 4-10, 4-11
 defined B-1
 BEPFI 1-21, 1-22, 1-23
 BEP bus 4-1
 EUP defined B-1
 BE AC IOI signal 1-24
 BE SR NST bus 1-24
 BE bus 1-16, 4-21, 4-22
 BEK 4-2
 BEK specific device registers 1-4, 1-6 to 1-14
 defined B-1
 Block-ram VAXM 1-24
 Block diagram 4-1
 BR interrupt 1-1
 Bus-ram VAXM 1-24
 BE AC SR defined B-1

BE SR bus 4-1
 Buffered Data Path 1-1, 1-2, 1-23, 1-24, 4-21, 4-22, 4-23, 4-24
 address register 1-1
 BEP 6 and 7 1-1
 buffer 1-23
 Buffered Data Path space 1-4, 1-23
 Bus Error Register 1-1
 initial state 1-1
 Bus loads 1-2, 1-24
 BYTE CONTROL bus 1-24, 1-25, 1-26 to 1-28

C

Current requirements 1-1

D

Data length 1-24
 Data Path Control and Status Registers 1-4, 1-24
 initial state 1-1
 Data path gate array 4-1
 DATA PATH SELECT field 1-22, 1-24
 DATA defined B-1
 DATOP
 defined B-1
 through Buffered Data Path 1-1
 DATA000 defined B-1
 DE CLK defined 1-4
 DEP defined B-1
 Device Type Register 1-4
 initial state 1-1
 Direct Data Path 1-1, 1-22, 1-23, 1-24
 DMA transfer 1-14
 DMA defined B-1
 DPC SR defined B-1
 DPC01 bus 1-22
 DPC02 4-1
 address space 1-22, 1-24
 bus 4-1, 4-14
 components 1-1, 1-22
 defined B-1
 bus 1-22
 interactions 1-22
 internal registers 1-4, 1-14 to 1-24, 1-25
 access of shared 1-1
 interrupt bus of 1-1

DWBIA (Cont)

- product description, 1-1
- responses to UNIBLS-to-VAXBI transactions, 4-14, 4-15
- responses to VAXBI-to-DWBIA transactions, 4-4
- responses to VAXBI-to-1 NIBLS transactions, 4-7 to 4-9
- specifications, 1-2

DWBIA Control and Status Register, 3-5, 3-16, 3-17

DWBIA module installation, 2-7

E

ENDING ADDRESS field, 3-11

Ending Address Register, 3-4, 3-11

initial state, H-1

ERR bit, 3-16

Error

- during VAXBI transfer, 1-1
- in UNIBLS-to-VAXBI transactions, 1-2, 1-3
- in VAXBI-to-1 NIBLS transactions, 1-3, 1-2
- interrupt, 3-16

Error Interrupt Control Register, 3-4, 3-7

initial state, H-1

EXCB, 2-4, 2-9

EX VECTOR bit, 3-11

Example transactions

- DATI using a Buffered Data Path, 4-24, 4-25
- DATU using a Buffered Data Path, 4-22, 4-23
- DATUB using the Direct Data Path, 4-18, 4-19
- VAXBI READ of UNIBLS data, 4-12, 4-13
- VAXBI WRITE to a UNIBLS Map Register, 4-6, 4-7

F

Failed UNIBLS Address Register, 3-5, 3-19

initial state, H-2

Flag

- BDR, 1-1
- STR, 1-1
- CDR, 1-1

Flag UNIBLS device, 2-16

FORCE bit

- Error Interrupt Control Register, 3-7
- User Interface Interrupt Control Register, 3-13

Force IPINTR/STOP Command Register, 3-4

initial state, H-1

Force IPINTR/STOP Destination Register, 3-4

initial state, H-1

FLBAR, defined, B-2

G

General Purpose Registers, 3-4, 3-14

initial state, H-1, H-2

Global continuity cards, 2-16

H

Hang DWBIA, 3-27

Hang UNIBLS, 3-28

I

IDEN NT

defined, B-2

Interrupt/IDENT register, 3-2

IDENTEN bit, 3-12

IFN field, 3-14, 3-17

Illegal Buffered Data Path, 1-3

Illegal read, 1-3, 4-3

IMR bit, 3-17

Installation

of DWBIA, 2-7

of UNIBLS, 2-25

Installation, 2-16 to 2-27

INTAB bit, 3-7

INTC bit, 3-7

Interface, defined, B-2

Interrupt operation of UNIBLS device, 2-16

Internal error number, 3-14, 3-17

Internal RAM, 4-3

Interrupt

clear, 1-7

complete, 1-7

condition, 1-6

level, 1-7

mask, 1-7

vector, 1-7, 3-11

INTERRUPT DESTINATION field, 3-4

Interrupt Destination Register, 3-4, 3-4

initial state, H-1

Interrupt/IDENT register, 3-2

INTR, defined, B-2

INVAL, defined, B-2

Invalid map page, 1-3

Invalid VAXBI commands, 1-2

IMADR bit, 3-24

IPINTR, defined, B-2

IPINTR Mask Register, 3-4

initial state, H-1

IPINTR Sensor Register, 3-4

initial state, H-1

IRAM, 4-3

defined, B-2

IRCU

defined, B-2

DWBIA response, 4-5

IRCU/WAKE, 3-25, 4-3

I

LEVEL field, 3-7

Longword access enable, 3-24

IWAEN bit, 3-21

IWAEN, defined, B-2

M

M7166 installation, 2-4

M9111 installation, 2-4

Microchips, 2-5, 2-9

see description, 1-2 to 1-3

Minor part control, 4-7

MRZ, defined, B-2

Microscopic control, 4-1

Microchip Data Register, dump, 1-17

Microchip Register, 3-5, 3-21

initial state, H-2

MSYN, defined, B-2

MSYN-MSYN mask intervals, K-1 to K-3

N

NOACK, defined, B-2

Node

or VAXBI node

Node ID, 1-1

defined, B-2

Node space, 3-2, 3-1 to 3-3

defined, B-2

Node space address, 3-2

Non-sensory registers, 3-23

NPR registers, 1-1

O

Octal transfers, 1-1

Octal, defined, B-2

ONE bit, 3-17

P

Public card installation, 2-4

PAGE FRAME NUMBER field, 3-24

Parity checking, 1-1

Parity error

on BDP buffers, 1-2

on DWBIA internal registers, 1-2

on UNIBLS Map Register, 1-2

on control registers, 1-2

Parity type testing, 1-2

Parity release, 3-16, 3-2

Parity lock, 1-1

defined, B-2

Power requirements, 1-2

Page, 3-22

defined, B-1

PERC bit, 3-22

Q

Quadrant transfers, 1-1

R

R/W, defined, 3-4

RCI, defined, B-1

READ

defined, B-1

DWBIA response, 4-4

during UNIBLS installation, 2-25

of DWBIA internal registers, 3-4

of UNIBLS data, 4-12, 4-13

of unused DWBIA register space, 4-4

RECLAIM bit, 3-17

Register bit characteristics, 1-4

Registers

see also individual register name

ERR Control Register, 3-17

Data Path Control and Status Register, 3-22

DWBIA Control and Status Register, 3-16,

3-17

Registers (Cont)

Ending Address Control Register 3-11
 Error Interrupt Control Register 3-7
 Failed L NIBUS Address Register 3-19
 General Purpose Registers 3-14
 Interrupt Destination Register 3-5
 Microprogram Registers 3-21
 Receive Enable Data Register 3-15
 Starting Address Register 3-10
 UFT Control Register 1-1, 1-2
 U NIBUS Map Registers 3-21, 3-24
 User Interface Interrupt Control Register 3-11
 VAXBI Failed Address Register 3-20
 Vector Offset Register 3-18

RESERVED data length 3-28

RETRY 1-1, 1-2

defined B-1

RU defined 3-6

S

SAC S defined B-1

S defined 3-6

Self-test

failure 3-12

test description C-1 to C-1

SENT bit 3-7

Slave port control 4-2

Specifications 1-2

SSYN

defined B-1

timeout 4-8

SSYN timeout error 3-15

STALL defined B-1

STARTING ADDRESS field 3-10

Starting Address Register 3-4, 3-10

initial state H-1

STOP defined B-1

STOP defined 3-6

STOPEN bit 3-12

SYRT...R 3-21, 1-2, 1-1

System address space 3-1 to 3-3

System I/O space 3-2, 3-3

T

TIOIO installation 2-7

Timing diagrams

DATA 4-30

DATA with retransmit 4-29

DATA/DI through a Buffered Data Path 4-29

4-29

Interrupt IDENT 3-5

VAXBI-to-L NIBUS READ 4-27

VAXBI-to-L NIBUS WRITE 4-26

Transactions

L NIBUS initiated 1-1

VAXBI-initiated 3-1

Transaction header installation 2-5

Troubleshooting procedures 2-9 to 2-17

1.A. defined B-1

1 BPI P bit 3-14

L NIBUS initialization 3-28

1 CSIRFS bit 3-12

1 DIBL F bit 3-21, 1-2, 1-1

1 FT 1-1 to 1-1

1 FT Control Register 1-1, 1-2

1 FT installation 2-4

1 H bit 3-17

1 NIBUS

address

highest 3-11

lowest 3-10

initialization 3-2

translation to VAXBI address 3-23

arbitrariness

defined 4-1

defined B-1

devices 3-25

hang 3-28

initialization 3-25

interlock error 3-17

interrupts 3-2 to 3-5

power down 3-27

power up 3-14

1 NIBUS AC 10 signal 3-25

1 NIBUS ADDRESS field 3-21

1 NIBUS address transmitters 4-2

1 NIBUS data transmitters 4-2

1 NIBUS devices 1-2, A-1

1 NIBUS encoder terminator 3-1 to 3-3

1 NIBUS failure 3-17

1 NIBUS Map Registers 3-5, 3-23 to 3-27

4.A, 4-7

allocation 3-27

initial state H-7

initial 3-17

mapping to VAXBI I/O space 3-27

1 NIBUS port control 4-2

1 NIBUS power output 3-25

1 NIBUS recipient levels 3-16

1 NIBUS to VAXBI transactions 4-26 to 4-28

1 NIBUS A responses 4-14

1 NIBUS B responses 4-14

1 NIBUS C responses 4-14

1 NIBUS D responses 4-14

1 NIBUS E responses 4-14

initial state H-1

1 NIBUS bit 3-17

1 NIBUS bit 3-17

1 NIBUS bit 3-17

defined B-1

unique processing ERC 1, 4-27

VALID bit 3-25, 1-1

VAXIO

defined B-1

error 3-28

failure 3-16, 4-15

registered registers 3-4, 3-6 to 3-8

VAXBI address latch 4-7

VAXBI Control and Status Register 3-4

initial state H-1

VAXBI data and address transmitters 4-2

VAXBI Failed Address Register 3-5, 3-20

initial state H-1

VAXBI mode defined B-1

VAXBI-to-DIBL A commands 4-5

VAXBI-to-DIBL A transactions 4-4 to 4-7

VAXBI-to-L NIBUS commands 4-10, 4-11

VAXBI-to-L NIBUS transactions 4-7 to 4-11

VECTOR field 3-7

Vector Offset Register 3-5, 3-18

initial state H-2

VUR defined B-1

WII defined 3-6

WII defined B-1

Window space 3-2, 3-3, 3-16, 3-22

defined B-4

Window space addresses 3-2

WIRI defined B-4

WII defined 3-6

WII defined 3-6

defined B-4

illegal mode 1-1

to 1 NIBUS Map Register 4-8, 4-1

to DIBL A internal register 4-4

to DIBL A read-only register 3-4

to RE ADDRESS bit 1-2

to RE ADDRESS register 3-7

to second DIBL A register space 3-4

Write Status Register 3-4

initial state H-1

Window VAXBI defined 3-6