

IDENTIFICATION

PRODUCT CODE: MAINTDNC 12-DDCR-D
PRODUCT NAME: KW12 CLOCK TEST
DATE CREATED: JANUARY 20, 1970
MAINTAINER: DIAGNOSTIC GROUP
AUTHOR: HAROLD LONG

X W12 AT37

O

3

4

1 ABSTRACT

- 1.1 The KW12 Real Time Clock Test is designed to verify the correct operation of the Buffer Preset Register, Clock Counter Register, Clock Control Register, Clock Enable Register, Clock I/O Interface, External Input Channels, and Fast Sample Mode (if the AD12 option is concurrently installed.)
- 1.2 Program Control is maintained by a monitor resident in Bank 8. Several options are available to the operator for error handling.

2 REQUIREMENTS:

2.1 Equipment:

- a) A PDP-12 with KW12 installed.
- b) An AD12 Analog-to-Digital Converter if Fast Sample testing is required.
- c) An ASR-33 or equivalent.

2.2 Preliminary Programs

- a) All Central Processor and Memory Diagnostic Programs for a basic PDP-12 must be able to run successfully prior to testing the KW12.

2.3 Storage:

- a) 4K minimum core.
- b) Program occupies locations 0000 to 7600.

3 LOADING PROCEDURES

3.1 Method

This program must be loaded with the binary loader. If you are unfamiliar with the proper binary loading procedures refer to "Appendix A" of this program, otherwise proceed with the following:

- a) Set the teletype reader switch to FREE.
- b) Open the teletype reader and insert the program tape so that the arrows on the tape are visible to and pointing toward the operator.
- c) Close the reader and set the reader switch to START.
- d) Set the teletype front panel switch to ON LINE.
- e) Set the LEFT switches to 7777.
- f) Set the RIGHT switches to 4000.

- g) Set the MODE switch to 8 mode.
- h) Depress I/O preset.
- i) Depress START LS.
- j) When the program tape has been read the ACCUMULATOR must be $\emptyset\emptyset\emptyset$ if it is not, a read-in error has occurred and one might try reloading the binary loader.
- k) Remove the program tape from the reader.

4 STARTING PROCEDURES

4.1 Method

- a) Set the MODE switch to 8 mode.
- b) Set the LEFT switches to $\emptyset\emptyset\emptyset$.
- c) Set the RIGHT switches to the desired options.
- d) Depress I/O preset.
- e) Depress START 2 \emptyset .
- f) The program is now running. The teletype bell will ring at the end of each pass. This should occur every 3 minutes.

4.2 Switch Settings

- a) If Fast Sample testing is to be attempted, set knob 0 fully counterclockwise and knob 1 fully clockwise.
- b) Set the selector switches on the front panel to line frequency.
- c) Set the input level knobs to mid-range.
- d) Select any desired error handler options. With RSW = $\emptyset\emptyset\emptyset$, the following sequence will occur for an error:
(MESSAGE TYPEOUT...ERROR HALT) the operator selects any further error options and depresses continue...
(MONITOR EXECUTES NEXT SEQUENTIAL TEST)

RSW 00 = 1, INHIBIT ERROR HALT
RSW 01 = 1, INHIBIT ERROR PRINTOUT
RSW 02 = 1, SCOPE LOOP ON ERROR
RSW 03 = 1, SCOPE LOOP ON NON-FAILING TEST
RSW 04 = 1, INHIBIT FAST SAMPLE TESTING

5 ERROR ROUTINE

5.1 Error Printout

- a) The error messages have the following general form:

TEST NO. TEST MESSAGE
REG1 REG2 REG3 ...

- b) TEST NO. refers to the test number as organized in the listing. This is included to aid the operator in finding the test in the listing.
- c) TEST MESSAGE is the body of the text, describing what was tested, and indicating any areas of probable failure.
- d) REG1, REG2, REG3, are specific data words pertaining to the failure.

5.2 Error Messages

TST10 CLAB CHANGED AC
7741 7020
TST11 CLBA FAILED
0402 7020
TST12 CLAB FAILED
0402 7020
TST13 CLAB FAILED
7741 7020
TST14 CLAB FAILED
0402 7020
TST15 CLBA CHANGED BUFFER
0402 7020
TST16 CLAB < > CLBA FAILED
7741 7020
TST17 CLAB < > CLBA FAILED
0402 7020
TST18 CLAB < > CLBA FAILED
0402 7020
TST19 CLEN CHANGED AC
7741 7020
TST20 CLEN CHANGED BUFFER
7741 7020
TST21 CLCA FAILED
0402 7020
TST22 "CLR CNT" FAILED
0402 7020
TST23 CLEN FAILED
7741 7020
TST24 CLEN FAILED
0402 7020
TST25 CLCA CHANGES COUNT
0402 7020
TST26 BUFFER < > COUNTER FAILED
0402 7020
TST27 "LOAD CNT" FAILS TO "OR"

0402 7020
TST28 "LOAD CNT" LOADED IN ERROR
0402 7020
TST29 "LOAD CNT" LOADED IN ERROR
0402 7020
TST30 MODE REG CAUSES "LOAD CNT."
0402 7020
TST31 MODE REG CAUSES "LOAD CNT" OR "CLR BUF"
0402 7020 0000
TST32 MODE 2: $1 > \emptyset$ CLOCKED CNTR
0402 7020
TST33 MODE 2: $\emptyset > 1$ CLOCKED CNTR
0000 7020
TST34 O'FLO FAILED TO SET O'FLO FLOP
TST35 CLSA FAILED TO CELEAR O'FLO FLOP

TST36 CLSK SKIPPED IN ERROR

TST37 ILLEGAL CLOCK INTERRUPT!

TST38 CLSK FAILED TO SKIP

TST39 CLOCK INTERRUPT FAILED

TST40 O'FLO ENABLE WON'T ZERO

TST41 O'FLO FLAG WON'T CLEAR

TST42 CLOCK INTR WON'T CLEAR

TST43 BIT 11 FAILED.
0402 7020
TST44 BIT 10 FAILED.
0402 7020
TST45 BIT 09 FAILED.
0402 7020
TST46 BIT 08 FAILED.
0402 7020
TST47 BIT 07 FAILED.
0402 7020
TST48 BIT 06 FAILED.
0402 7020
TST49 BIT 05 FAILED.
0402 7020
TST50 BIT 04 FAILED.
0402 7020
TST51 BIT 03 FAILED.
0402 7020
TST52 BIT 02 FAILED.
0402 7020
TST53 BIT 01 FAILED.
0402 7020

TST54 BIT ~~00~~ FAILED.
~~0402 7020~~
TST55 RATE ~~400~~KC FAILS

TST56 RATE ~~100~~KC FAILS

TST57 RATE ~~10~~KC. FAILS

TST58 RATE 1KC FAILS

TST58 RATE ~~100~~CPS FAILS

TST60
CHAN 1 INPUT LOCKED OUT

TST61 CHAN 3 WON'T TOGGLE
~~0402 7020~~

TST62 CHAN 2 WON'T TOGGLE
~~0402 7020~~

TST63 CHAN 1 WON'T TOGGLE
~~0402 7020~~

TST64 CHAN 1 WON'T INTR

TST65 CHAN 1 INTR IN ERROR

TST66 CHAN 2 WON'T INTR.
~~0402 7020~~

TST67 CHAN 2 INTR IN ERROR

TST68 CHAN 3 WON'T INTR.
~~0402 7020~~

TST69 CHAN 3 INTR IN ERROR

TST70 CHAN 3 INPUT LINE FREQ FAILED
~~7020~~

TST71 CHAN 2 INPUT LINE FREQ FAILED
~~7020~~

TST72 CHAN 1 INPUT LINE FREQ FAILED
~~7020~~

TST73 FAST SAM FAILS
~~0402 7020~~

TST74 O'FLO WON'T FAST SAO
~~0402 7020~~

TST75 FAST SAM WON'T SET
~~0402 7020~~

TST76 MODES 2-1 INHIBIT FAST SAM
~~0402 7020~~

TST77 RATE ~~10~~KC FAILS
~~0402~~

TST78 I/O PRESET WON'T STOP CLOCK
(RATE BITS 1 & 2)

TST79 1KC FAILS
~~0402~~

TST80 I/O PRESET WON'T STOP CLOCK
(RATE BIT 0)

TST81 I/O PRESET WON'T CLEAR O'FLO

TST82 I/O PRESET WON'T CLEAR INTERRUPT ENABLE

TST83 I/O PRESET WON'T CLEAR INPUTS

TST84 I/O PRESET WON'T CLEAR MODE 2

TST85 I/O PRESET WON'T CLEAR MODE 0

TST86 FAST SAM NOT CLEARED

TST87 CHAN 1 WON'T TRANS CNT TO BUF
0200

TST88 CHAN 2 WON'T TRANS CNT TO BUF
0200

TST89 CAAN 3 WON'T TRANS CNT TO BUF
0200

TST90 CHAN 1 WON'T TRANS CNT TO BUF
0300

TST91 CHAN 2 WON'T TRANS CNT TO BUF
0300

TST92 CHAN 3 WON'T TRANS CNT TO BUF
0300

TST93 CHA3 INPUT FAILED TO CLR CNT
7020

TST94 ECO EM-00034 IS EITHER NOT WORKING OR NOT
INSTALLED

KW12 PASS-0000

APPENDIX A

PDP-8 MODE PERFORATED-TAPE LOADER

READIN MODE LOADER

The readin mode (RIM) loader is a minimum length, basic, perforated-tape program for the 33 ASR. It is initially stored in memory by manual use of the operator console keys and switches. The loader is permanently stored in 18 locations of page 37.

The RIM loader can only be used in conjunction with the 33ASR reader (not the high-speed perforated-tape reader). Because a tape in RIM format is, in effect, twice as long as it need be, it is suggested that the RIM loader be used only to read the binary loader when using the 33 ASR. (NOTE: Some PDP-12 diagnostic program tapes are in RIM format).

The complete PDP-12 RIM loader (SA=7756) is as follows:

Absolute Address	Octal Content	Tag	Instruction J Z	Comments
7756	6032	BEG,	KCC	/CLEAR AC AND FLAG
7757	6031		KSF	/SKIP IF FLAG=1
7760	5357		JMP-1	/LOOKING FOR CHARACTER
7761,	6036		KRB	/READ BUFFER
7762,	7106		CLL RTL	
7763,	7006		RTL	/CHANNEL 8 IN ACO
7764,	7510		SPA	/CHECKING FOR LEADER
7765,	5357		JMP BEG+1	/FOUND LEADER
7766,	7006		RTL	/OK, CHANNEL 7 IN LINK
7767,	6031		KSF	
7770,	5367		JMP-1	
7771,	6034		KRS	/READ, DO NOT CLEAR
7772,	7420		SNL	/CHECKING FOR ADDRESS
7773,	3776		DCA 1 TEMP	/STORE CONTENT
7774,	3376		DCA TEMP	/STORE ADDRESS
7775,	5356		JMP BEG	/NEXT WORD
7776,	0	TEMP,	0	/TEMP STORAGE
7777	5XXX		JMP X	/JMP START OF BIN LOADER

Placing the RIM loader in core memory by way of the operator console keys and switches is accomplished as follows:

- a. Set the starting address 7756 in the LEFT switches.
- b. Set the first instruction (6032) in the RIGHT switches.
- c. Press the FILL switch, then press FILL STEP.
- d. Set the next instruction (6031) in the RIGHT switches.
- e. Press the FILL STEP switch.
- f. Repeat steps d and e until all 16 instructions have been deposited.

To lead a tape in RIM format, place the tape in the reader, set the LEFT switches to the starting address 7756 of the RIM loader (not of the program being read), press the START LS key, and start the Teletype reader.

BINARY FORMAT PERFORATED TAPE LOADER

Once the RIM loader is in core, place the binary loader program tape on the teletype reader and turn the reader on. Set the LEFT switches to 7756, depress I/O preset with the mode switch in 8 mode, then depress START LS. The binary tape will read into core. The reader must be turned off manually as the tape reaches the end, since RIM does not stop.

ph

/PDP-12 KW12A CLOCK TEST, MAINDEC 12-D8CB-L
/COPYRIGHT 1970, DIGITAL EQUIPMENT CORP., MAYNARD, MASS.
/THIS TEST IS DESIGNED TO VERIFY PROPER OPERATION
/OF THE KW-12A REAL TIME CLOCK AND TO DIAGNOSE
/MALFUNCTIONS IN REGISTERS, REGISTER TRANSFERS, IO
/BUS INTERFACE, AND EXTERNAL INPUT CHANNELS.
/
/AUTHORS: JAMES KELLY, STEVE TEICHER, HAROLD LONG
/
/MAJOR START
/I/O PRESET 8 MODE
/SET LEFT SWITCHES TO 0000
/SET RIGHT SWITCHES TO DESIRED OPTIONS
/DEPRESS START 23
/
/SWITCH SETTINGS: (NORMALLY 0000)
/RSW 00=1, INHIBIT ERROR HALT
/RSW 01=1, INHIBIT ERROR PRINTOUT
/RSW 02=1, SCOPE LOOP ON FAILING TEST
/RSW 03=1, SCOPE LOOP ON NON-FAILING TEST
/RSW 04=1, INHIBIT FAST SAMPLE TESTING
/RSW 05=1, INHIBIT BELL RINGING
/RSW 06=1, INHIBIT TEST COMPLETION ALARM
/
/SOME IOT DEFINITIONS
/

6131	CLSK=6131	/SKIP ON CLOCK INTERRUPT
6132	CLLR=6132	/AC TO CLOCK CONTROL REGISTER
6133	CLAB=6133	/AC TO BUFFER PRESET REGISTER
6134	CLEN=6134	/AC TO CLOCK ENABLE REGISTER
6135	CLSA=6135	/CLOCK STATUS TO AC, CLEAR STATUS FLIP-FLOPS
6136	CLBA=6136	/BUFFER PRESET REGISTER TO AC
6137	CLCA=6137	/COUNTER TO AC
/		
0000	EXIT=0000	/MESSAGE TERMINATOR
7777	EXITA=7777	/MESSAGE SWITCH
4444	EXITB=4444	/RESTART SWITCH

/SOME LINC PROGRAMMING DEFINITIONS
/

6141	LINC=6141
2002	PDP=0002
0111	CLR=0011
2004	ESF=0004
0100	SAM0=0100
0101	SAM1=0101
1720	LDA1=1020

0001 *1
0001 5452 *10 JMP 1 RETURN
0010 810 *13
0012 2770 PRINT, S
0020 8120 *20
0022 5177 JNP 177 /MAJOR START S MODE
/
/PAGE 0 REGISTERS AND CROSS-PAGE TAGS
/
0021 5202 BELL, BELLS
0022 1572 DN43, BK43
0023 1775 DN47, BK47
0024 2373 DV55, BK55
0025 2120 CNTR, 0000
0026 5220 ERROR, ERRORS
0027 2720 LSTERR, 0000
0030 5702 NERROR, NERRDS
0031 5151 OUTPAS, ASCII
0032 2720 PASS, 0000
0033 1440 PNTA, LOCA
0034 1472 PNTB, LOCB
0035 1542 PNTC, LOCC
0036 2731 PNTD, LOCD
0037 2753 PNTE, LOCE
0040 2774 PNTF, LOCF
0041 3-16 PNTG, LOCG
0042 3C40 PNTH, LOCH
0043 3-62 PNTI, LOCI
0044 4332 PNTJ, LOCJ
0045 5210 RANDOM, RANDY
0046 2700 REGA, 0000
0047 2722 REGB, 0000
0050 2700 REGC, 0000
0051 2700 REGT, 0000
0052 2722 RETURN, 0000
0053 2700 RXEQ, 0000
0054 2700 SEND, 0000
0055 5252 SET, SETN
0056 2700 SPACE, 0000
0057 1343 TST35N, TST35-2
0060 2764 TST66N, TST66
0061 3324 TST75N, TST75
0062 3406 TST77N, TST77
0063 3453 TST79N, TST79
0064 4120 TST90N, TST90
0065 5243 TYPE, TYPOUT
0066 1603 UP43, FD43
0067 2403 UP55, FD55
0070 2630 UP61, FD61

/
/PAGE 0 CONSTANTS
/
0371 7377 KPRE, -350E
0372 3130 KENA, 3130
0273 4100 KRTE, 4100
0074 3C02 K3000, 0000
0075 3701 K0001, 0001
0076 3702 K0002, 0002
0077 3703 K0003, 0003
0130 4704 K0004, 0004
0131 3707 K0007, 0007
0132 3710 K0010, 0010
0133 3712 K0012, 0012
0134 3714 K0014, 0014
0125 3715 K0015, 0015
0106 3717 K0017, 0017
0107 3720 K0020, 0020
0113 3737 K0037, 0037
0111 3740 K0040, 0040
0112 3760 K0060, 0060
0113 3777 K0077, 0077
0114 3100 K0100, 0100
0115 3177 K0177, 0177
0116 3200 K0200, 0200
0117 3240 K240, 0240
0120 3300 K0300, 0300
0121 3377 K0377, 0377
0122 3400 K2400, 0400
0123 3500 K0500, 0500
0124 3600 K0600, 0600
0125 3700 K0700, 0700
0126 3777 K0777, 0777
0127 3800 K1000, 1000
0130 3826 K1026, 1026
0131 3777 K1777, 1777
0132 2000 K2000, 2000
0133 3000 K3000, 3000
0134 3777 K3777, 3777
0135 4000 K4000, 4000
0136 4100 K4100, 4100
0137 5100 K5100, 5100
0140 5252 K5252, 5252
0141 5555 K5555, 5555
0142 6000 K6000, 6000
0143 7774 K7774, 7774

/PAGE 0 NEGATIVE CONSTANTS

0144	7777	M0001,	=1
0145	7776	M0002,	=2
0146	7774	M0004,	=4
0147	7772	M0010,	=10
0150	7760	M0020,	=20
0151	7740	M0040,	=40
0152	7736	M0042,	=42
0153	7700	M0100,	=100
0154	7600	M0200,	=200
0155	7400	M0400,	=400
0156	7000	M1000,	=1000
0157	6400	M1400,	=1400
0160	6300	M2000,	=2000
0161	4800	M4000,	=4000
0162	3334	M4444,	=4444
0163	2400	M5400,	=5400

0176	*176		
0176	7410	SKP	/RESTART ADDRESS! DON'T CLEAR COUNTERS
0177	4455	JMS I SET	/RESET BUFFERS
0200	*200		
	/MAJOR START & MODE, AC=0		
	/TEST BUFFER AND PRESET REGISTER DATA INTERCHANGE		
	/CLAB=6133 AC TO CLOCK PRESET REGISTER		
	/CLBA=6136 CLOCK PRESET REGISTER TO AC		
	/		
	/DOES AC CHANGE AFTER A TRANSFER TO BUFFER REG?		
	/		
0200	4421	JMS I BELL	/RING BELL
0201	7300	TST10: CLA CLL	/CLEAR AC
0202	1246	TAD REGA	/GET A NUMBER=BINARY UPCOUNT SEQUENCE 0 THRU 7777
0203	6133	CLAB	/LOAD BUFFER
0204	3053	DCA RXED	/STORE WHAT WAS LEFT IN AC
0205	1053	TAD RXED	/FETCH IT
0206	7241	CIA	/INVERT CONTENTS OF AC
0207	1046	TAD REGA	/SUBTRACT SEND
0210	7650	SNA CLA	/EQUAL?
0211	4430	JMS I NERROR	/CHECK MONITOR
0212	4426	JMS I ERROR	/CLAB CHANGED AC,
0213	5261	TST10M	/MESSAGE POINTER
0214	7402	HLT	/ERROR HALT
0215	7610	SKP CLA	/TO NEXT TEST
0216	0201	TST10	/ISZ LOOPI SCOPE LOOP
	/		
	/DOES BUFFER DATA JAM INTO THE AC?		
	/		
0217	7300	TST11: CLA CLL	/CLEAR AC
0220	3054	DCA SEND	/0 SEND REC
0221	6133	CLAB	/SET BUFFER AND PRESET REGISTER TO SEND
0222	7240	CLA CMA	/SET AC TO 7777
0223	6136	CLBA	/JAM BUFFER PRESET (0000) OVER AC (7777)
0224	3053	DCA RXED	/SAVE AC
0225	1053	TAD RXED	/RESTORE AC
0226	7650	SNA CLA	/DID AC BECOME (0000)?
0227	4430	JMS I NERROR	/CHECK MONITOR
0230	4426	JMS I ERROR	/CLBA FAILED TO JAM THE AC
0231	5301	TST11M	/MESSAGE POINTER
0232	7402	HLT	/ERROR HALT
0233	7610	SKP CLA	/TO NEXT TEST
0234	0217	TST11	/ISZ LOOPI SCOPE LOOP

/
/DOES THE AC JAM INTO THE BUFFERT

0235	7247	TST12, CLA CMA	/SET AC#7777
0236	6133	CLAB	/SET BUFFER#7777
0237	7382	CLA CLL	/CLEAR AC
0240	6133	CLAB	/LOAD BUFFER TO ALL ZEROS
0241	3754	DCA SEND	/SAVE AC
0242	6136	CLBA	/READ BUFFER AND PRESET REGISTER
0243	3753	DCA RXED	/SAVE TEST VALUE
0244	1753	TAD RXED	/RESTORE IT
0245	7650	SNA CLA	/DID BUFFER AND PRESET REGISTER GET CLEARED
0246	4432	JMS I NERROR	/CHECK MONITOR
0247	4426	JMS I ERROR	/AC JAM INTO BUFFER FAILED
0250	5317	TST12M	/MESSAGE POINTER
0251	7422	HLT	/ERROR HALT
0252	7610	SKP CLA	/TO NEXT TEST
0253	7235	TST12	/ISZ LOOPI SCOPE LOOP

/
/DO ALL NUMBERS TRANSFER BETWEEN AC AND BUFFER PROPERLY?

0254	7382	TST13, CLA CLL	/CLEAR AC
0255	1746	TAD REGA	/GET TEST NUMBER
0256	6133	CLAB	/SEND IT
0257	7282	CLA	/CLEAR AC
0260	6136	CLBA	/RETRIEVE IT
0261	3253	DCA RXED	/SAVE IT
0262	1753	TAD RXED	/RESTORE IT
0263	7241	CIA	/COMPLEMENT
0264	1746	TAD REGA	/ADD TEST NUMBER
0265	7650	SNA CLA	/WERE THEY EQUAL?
0266	4430	JMS I NERROR	/CHECK MONITOR
0267	4426	JMS I ERROR	/AC = BUFFER TO AC DATA TRANSFER FAILED
0270	5335	TST13M	/MESSAGE POINTER
0271	7482	HLT	/ERROR HALT
0272	7610	SKP CLA	/TO NEXT TEST
0273	7254	TST13	/ISZ LOOPI SCOPE LOOP

/
DO RANDOM NUMBERS TRANSFER BETWEEN AC AND BUFFER PROPERLY?

2274	4445	TST14,	JMS I	RANDOM	/LOAD BUFFER AND PRESET REGISTER WITH A RANDOM NUMBER
2275	3754		DCA	SEND	/SAVE IT
2276	154		TAD	SEND	/RESTORE IT
2277	6133		CLAB		/SEND IT
2327	4445		JMS I	RANDOM	/LOAD THE AC WITH A RANDOM NUMBER
2321	6136		CLBA		/READ BACK RANDOM NUMBER FROM BUFFER PRESET REGISTER
2322	353		DCA	RXED	/SAVE TEST RETURN
2323	153		TAD	RXED	/RESTORE IT
2324	7341		CIA		/COMPLEMENT
2325	1754		TAD	SEND	/SUBTRACT TEST NUMBER
2326	7650		SNA CLA		/EQUAL?
2327	4430		JMS I	NERROR	/CHECK MONITOR
2328	4426		JMS I	ERROR	/AC = BUFFER = AC DATA INTERCHANGE FAILED
2329	5353		TST14M		/MESSAGE POINTER
2332	7402		HLT		/ERROR HALT
2333	7610		SKP CLA		/TO NEXT TEST
2334	2274		TST14		/ISZ LOOPS SCOPE LOOP

/
DOES READING THE BUFFER CHANGE ITS CONTENTS?

2315	4445	TST15,	JMS I	RANDOM	/GET RANDOM NUMBER
2316	3754		DCA	SEND	/SAVE IT
2317	1754		TAD	SEND	/RESTORE IT
2320	6133		CLAB		/SEND IT
2321	4445		JMS I	RANDOM	/LOAD AC WITH A RANDOM NUMBER
2322	6136		CLBA		/BRING BACK TEST NUMBER
2323	4445		JMS I	RANDOM	/LOAD AC WITH A RANDOM NUMBER
2324	6136		CLBA		/READ BUFFER AGAIN
2325	3753		DCA	RXED	/SAVE TEST VALUE
2326	1753		TAD	RXED	/RESTORE IT
2327	7341		CIA		/COMPLEMENT
2328	1754		TAD	SEND	/SUBTRACT TEST NUMBER
2331	7650		SNA CLA		/EQUAL
2332	4430		JMS I	NERROR	/CHECK MONITOR
2333	4426		JMS I	ERROR	/CLBA CHANGED THE CONTENTS OF THE BUFFER
2334	5371		TST15M		/MESSAGE POINTER
2335	7402		HLT		/ERROR HALT
2336	7610		SKP CLA		/TO NEXT TEST
2337	2315		TST15		/ISZ LOOPS SCOPE LOOP

/
/CAN THE GATES FUNCTION AT HIGH SPEED?
/
0342 7320 TST16 CLA CLL /CLEAR AC
0341 1246 TAD REGA /GET TEST NUMBER
0342 6133 CLAB /SEND IT
0343 6136 CLBA /GET IT
0344 6133 CLAB
0345 6136 CLBA
0346 6133 CLAB
0347 6136 CLBA
0350 6133 CLAB
0351 6136 CLBA
0352 6133 CLAB
0353 6136 CLBA
0354 6133 CLAB
0355 6136 CLBA
0356 6133 CLAB
0357 6136 CLBA
0360 6133 CLAB
0361 6136 CLBA
0362 6133 CLAB
0363 6136 CLBA
0364 6133 CLAB
0365 6136 CLBA
0366 6133 CLAB /SEND IT
0367 6136 CLBA /GET IT
0370 3053 DCA RXED /SAVE IT
0371 1253 TAD RXED /FETCH IT
0372 7741 CIA /2'S COMPLEMENT
0373 1246 TAD REGA /COMPARE
0374 7650 SNA CLA /EQUAL?
0375 4430 JMS I NERROR /CHECK MONITOR
0376 4426 JMS I ERROR /BUF FAILED TO TOGGLE AT HIGH SPEED
0377 5413 TST16H /MESSAGE POINTER
0400 7402 HALT /ERROR HALT
0401 7612 SKP CLA /TO NEXT TEST
0472 7340 TST16 /1SZ LOOP! SCOPE LOOP

/CAN THE BUFFER SURVIVE CHECKERBOARD?

0403	7300	TST17	CLA CLA	/CLEAR AC
0404	1142	TAD	K5252	/GET TEST PATTERN
0405	3154	DCA	SEND	/SAVE TEST PATTERN
0406	1754	TAD	SEND	/RESTORE IT
0407	6133	CLAB		/SEND IT
0410	6136	CLBA		/GET IT
0411	7740	CMA		
0412	6133	CLAB		
0413	6136	CLBA		
0414	7740	CMA		
0415	6133	CLAB		
0416	6136	CLBA		
0417	7740	CMA		
0420	6133	CLAB		
0421	6136	CLBA		
0422	7740	CMA		
0423	6133	CLAB		
0424	6136	CLBA		
0425	7740	CMA		
0426	6133	CLAB		
0427	6136	CLBA		
0430	7740	CMA		
0431	6133	CLAB		
0432	6136	CLBA		
0433	7740	CMA		
0434	6133	CLAB		
0435	6136	CLBA		
0436	7740	CMA		
0437	6133	CLAB		
0440	6136	CLBA		
0441	7740	CMA		
0442	6133	CLAB		
0443	6136	CLBA		
0444	7740	CMA		
0445	6133	CLAB		
0446	6136	CLBA		
0447	7740	CMA		
0450	6133	CLAB		
0451	6136	CLBA		/SEND IT
0452	7740	CMA		/GET IT
0453	3753	DCA	RXED	/SAVE FINAL PATTERN
0454	1353	TAD	RXED	/RESTORE IT
0455	7741	CIA		/COMPLEMENT
0456	1254	TAD	SEND	/SUBTRACT TEST PATTERN
0457	7650	SVA CLA		/EQUAL?
0460	4430	JMS I	NERROR	/CHECK MONITOR
0461	4426	JMS I	ERROR	/BUFFER FAILED CHECKBOARD TEST
0462	5434	TST17M		/MESSAGE POINTER
0463	7402	HLT		/ERROR HALT
0464	7610	SKP CLA		/TO NEXT TEST
0465	7423	TST17		/ISZ LOOP/ SCORE LOOP

/
/CAN THE BUFFER SURVIVE RANDOM COMPLEMENT PATTERNS?
/
0466 4445 TST16+ JMS I RANDOM /GENERATE A RANDOM NUMBER
0467 3254 DCA SEND /SAVE IT
0472 3254 TAD SEND /RESTORE IT
0471 6133 CLAB /SEND IT
0472 6136 CLBA /GET IT
0473 7740 CMA
0474 6133 CLAB
0475 6136 CLBA
0476 7740 CMA
0477 6133 CLAB
0502 6136 CLBA
0501 7842 CMA
0572 6133 CLAB
0533 6136 CLBA
0524 7240 CMA
0525 6133 CLAB
0526 6136 CLBA
0527 7740 CMA
0510 6133 CLAB
0511 6136 CLBA
0512 7740 CMA
0513 6133 CLAB
0514 6136 CLBA
0515 7740 CMA
0516 6133 CLAB
0517 6136 CLBA
0528 7240 CMA
0521 6133 CLAB
0522 6136 CLBA
0523 7240 CMA
0524 6133 CLAB
0525 6136 CLBA
0526 7740 CMA
0527 6133 CLAB
0530 6136 CLBA
0531 7740 CMA
0532 6133 CLAB
0533 6136 CLBA /SEND IT
0534 7740 CMA /GET IT
0535 3153 DCA RXED /SAVE FINAL PATTERN
0536 1253 TAD RXED /RESTORE IT
0537 7241 CIA /COMPLEMENT
0540 1254 TAD SEND /SUBTRACT TEST PATTERN
0541 7650 SNA CLA /EQUAL?
0542 4430 JMS I NERROR /CHECK MONITOR
0543 4426 JMS I ERROR /BUFFER FAILED RANDOM COMPLEMENT PATTERN
0544 5455 TST16+ /MESSAGE POINTER
0545 7422 HLT /ERROR HALT
0546 7613 SKP CLA /TO NEXT TEST
0547 2466 TST16 /ISZ LOOP1 SCOPE LOOP

/
 /CLEN=6134 AC TO CLOCK ENABLE REGISTER
 /DOES CLEN AFFECT THE AC?
 /

0550	7302	TST19:	CLL CLA	/CLEAR AC
0551	1 46		TAD REGA	/RESTORE TEST NUMBER
0552	6134		CLEN	/DOES CLEN AFFECT AC
0553	3053		DCA RXED	/SAVE AC
0554	1 53		TAD RXED	/RESTORE IT
0555	7 41		CIA	/COMPLEMENT
0556	1 46		TAD REGA	/SUBTRACT TEST NUMBER
0557	7650		SNA CLA	/EQUAL?
0560	4430		JMS I NERROR	/CHECK MONITOR
0561	4426		JMS I ERROR	/AC TO CLOCK ENABLE REG CHANGED AC
0562	5476		TST19M	/MESSAGE POINTER
0563	7402		HLT	/ERROR HALT
0564	7610		SKP CLA	/TO NEXT TEST
0565	7550		TST19	/ISZ LOOPI SCOPE LOOP

/
 /PRESET REGISTER AND COUNTER DATA INTERCHANGE
 /CLSA=6135 STATUS REGISTER TO AC
 /CLLR=6132 AC TO CLOCK CONTROL REGISTER

/
 /DOES BUFFER CHANGE AFTER A TRANSFER TO THE COUNTER?
 /

0566	7300	TST20:	CLL CLA	/CLEAR AC
0567	6135		CLSA	/CLEAR STATUS
0570	7300		CLA CLL	/CLEAR AC
0571	1 46		TAD REGA	/RESTORE TEST NUMBER
0572	6133		CLAB	/LOAD BUFFER PRESET REGISTER WITH A BINARY UPCOUNT NUMBER
0573	7300		CLA CLL	/CLEAR AC
0574	6132		CLLR	/STOP CLOCK, SET ALL MODES#0
0575	1114		TAD K0100	/MODE CONTROL REG BIT 2#1
0576	6132		CLLR	/SET MODE 2#1 ENABLING CLR LOAD CNT
0577	7202		CLA	/CLEAR AC
0620	1116		TAD K0200	/AC BIT 4#1, SIMULATE CLR OFLOW ON 6134
0621	6134		CLEN	/TRANSFER PRESET COUNT TO CLOCK COUNTER
0602	6136		CLBA	/READ THE BUFFER
0623	3253		DCA RXED	/SAVE IT
0624	1 53		TAD RXED	/RESTORE IT
0625	7241		CIA	/COMPLEMENT
0626	1 46		TAD REGA	/SUBTRACT TEST NUMBER
0607	7650		SNA CLA	/EQUAL?
0612	4430		JMS I NERROR	/CHECK MONITOR
0611	4426		JMS I ERROR	/TRANSFER FROM BUFFER TO COUNTER CHANGES BUFFER
0612	5516		TST20M	/MESSAGE POINTER
0613	7402		HLT	/ERROR HALT
0614	7610		SKP CLA	/TO NEXT TEST
0615	7570		TST20*2	/ISZ LOOPI SCOPE LOOP

/
 /DOES COUNTER DATA JAM THE BUFFER AND AC?
 /CLCA=6137 CLOCK COUNTER TO PRESET REGISTER, THEN PRESET REG TO AC
 /

2616	6135	TST21: CLSA	/CLEAR STATUS
2617	7322	CLA CLL	/CLEAR AC
2622	6133	CLAB	/LOAD BUFFER TO 2000
2621	6132	CLLR	/STOP CLOCK, SET ALL MODES=0
2622	1114	TAD K0100	/SET AC 05=1
2623	6132	CLLR	/SET MODE 2=1, THEREBY CLEARING CLOCK COUNTER
2624	6134	CLEN	/ENABLE INTERRUPT ON OVERFLOW
2625	7242	CLA CMA	/SET AC 7777
2626	3154	DCA SEND	/SAVE IT
2627	1754	TAD SENO	/FETCH IT
2632	6133	CLAB	/SET BUFFER 7777
2631	6137	CLCA	/READ COUNTER
2632	3153	DCA RXED	/SAVE COUNT
2633	1253	TAD RXED	/RESTORE IT
2634	7650	SNA CLA	/ZEROIT
2635	4430	JMS I NERROR	/CHECK MONITOR
2636	4426	JMS I ERROR	/COUNTER FAILED TO JAM 0000 INTO 7777
2637	5540	TST21M	/MESSAGE POINTER
2642	7422	HLT	/ERROR HALT
2641	7610	SKP CLA	/TO NEXT TEST
2642	6616	TST21	/ISZ LOOP; SCOPE LOOP

/
 /DOES SIGNAL CLR CNT WORK
 /

2643	6135	TST22: CLSA	/CLEAR STATUS
2644	7350	CLA CMA CLL RAR	/SET AC=3777
2645	3154	DCA SEND	/SAVE AC
2646	1754	TAD SENO	/FETCH IT
2647	6133	CLAB	/SET BUFFER TO 3777 (USE 3777 SO WE DON'T SET OVERFLOW FLOP)
2652	7322	CLA CLL	/CLEAR AC
2651	1116	TAD K0200	/ENABLE LOAD COUNT GATES
2652	6134	CLEN	/LOAD COUNTER TO 3777 (GENERATE LOAD CNT)
2653	7320	CLA CLL	/CLEAR AC
2654	6132	CLLR	/ZERO MODE 2
2655	1114	TAD K0100	/SET AC 05=1
2656	6132	CLLR	/SET MODE 2, THEREBY GENERATING "CLC CLR CNT"
2657	7320	CLA CLL	/CLEAR AC
2660	6137	CLCA	/READ THE COUNTER
2661	3153	DCA RXED	/SAVE IT
2662	1253	TAD RXED	/RESTORE IT
2663	7650	SNA CLA	/ZEROIT
2664	4430	JMS I NERROR	/CHECK MONITOR
2665	4426	JMS I ERROR	/CLR CNT FAILED TO CLEAR THE COUNTER FROM 3777 TO 0000
2666	5556	TST22M	/MESSAGE POINTER
2667	7422	HLT	/ERROR HALT
2668	7510	SKP CLA	/TO NEXT TEST
2671	6643	TST22	/ISZ LOOP; SCOPE LOOP

/
/DO ALL NUMBERS TRANSFER BETWEEN THE BUFFER AND COUNTER?
/

0672	6135	TST23	CLSA	/CLEAR STATUS
0673	7302		CLA CLL	/CLEAR AC
0674	1246		TAD REGA	/LOAD AC WITH TEST NUMBER
0675	6133		CLAB	/SET BUFFER TO TEST NUMBER
0676	7300		CLA CLL	/CLEAR AC
0677	6132		CLLR	/STOP CLOCK, SET ALL MODES=0
0720	1114		TAD K0104	/SET AC 05=1
0701	6132		CLLR	/GENERATE "CLR CNT"
0732	7200		CLA	/CLEAR AC
0733	1116		TAD K0200	/SET AC 04=1
0714	6134		CLEN	/GENERATE "LOAD CNT"
0725	6137		CLCA	/COUNTER TO AC
0726	3053		DCA RXED	/SAVE IT
0717	1753		TAD RXED	/RESTORE IT
0710	7041		CIA	/COMPLEMENT
0711	1046		TAD REGA	/SUBTRACT TEST NUMBER
0712	7652		SNA CLA	/EQUAL?
0713	4430		JMS I NERROR	/CHECK WITH MONITOR
0714	4426		JMS I ERROR	/BUFFER TO COUNTER DATA INTERCHANGE FAILED
0715	5576		TST23H	/MESSAGE POINTER
0716	7402		HLT	/ERROR HALT
0717	7610		SKP CLA	/TO NEXT TEST
0720	0672		TST23	/ISZ LOOP1 SCOPE LOOP

/
/DO RANDOM NUMBERS TRANSFER BETWEEN BUFFER AND COUNTER?
/
0721 4445 TST24, JMS I RANDOM /GET RANDOM NUMBER
0722 6133 CLAB /LOAD BUFFER RANDOM
0723 3354 DCA SEND /SAVE TEST NUMBER
0724 6135 CLSA /CLEAR CLOCK STATUS
0725 7222 CLA /CLEAR AC
0726 6132 CLLR /STOP CLOCK, SET ALL MODES=0
0727 1114 TAD K0102 /SET AC 05=1
0730 6132 CLLR /GENERATE "CLR CNT"
0731 7223 CLA /CLEAR AC
0732 1116 TAD K0200 /SET AC 04=1
0733 6134 CLEN /GENERATE "LOAD CNT"
0734 4445 JMS I RANDOM /GET RANDOM NUMBER
0735 6133 CLAB /LOAD BUFFER RANDOM
0736 4445 JMS I RANDOM /LOAD AC RANDOM
0737 6137 CLCA /READ COUNTER
0740 3153 DCA RXED /SAVE TEST VALUE
0741 1253 TAD RXED /RESTORE IT
0742 7041 CIA /COMPLEMENT
0743 1254 TAD SEND /SUBTRACT TEST NUMBER
0744 7650 SNA CLA /EQUAL?
0745 4430 JMS I NERROR /CHECK MONITOR
0746 4426 JMS I ERROR /BUFFER TO COUNTER RANDOM DATA INTERCHANGE FAILED
0747 5614 TST24M /MESSAGE POINTER
0750 7402 HLT /ERROR HALT
0751 7610 SKP CLA /TO NEXT TEST
0752 0721 TST24 /ISZ LOOP/ SCOPE LOOP

/
/DOES READING THE COUNTER CHANGE ITS STATE?
/
0753 4445 TST25, JMS I RANDOM /GET RANDOM TEST NUMBER
0754 6133 CLAB /SEND IT TO BUFFER
0755 3154 DCA SEND /SAVE IT
0756 6132 CLLR /STOP CLOCK, SET ALL MODES=0
0757 1114 TAD K0140 /SET AC 05=1
0760 6132 CLLR /GENERATE "CLR CNT"
0761 6135 CLSA /CLEAR CLOCK STATUS
0762 7200 CLA /CLEAR AC
0763 1116 TAD K0200 /SET AC 04=1
0764 6134 CLEN /GENERATE "LOAD CNT"
0765 4445 JMS I RANDOM /GET RANDOM NUMBER
0766 6133 CLAB /SEND IT TO BUFFER
0767 4445 JMS I RANDOM /GET RANDOM NUMBER
0770 6137 CLCA /READ CLOCK COUNTER
0771 4445 JMS I RANDOM /GET RANDOM NUMBER
0772 6133 CLAB /SEND IT TO BUFFER
0773 4445 JMS I RANDOM /GET RANDOM NUMBER
0774 6137 CLCA /READ CLOCK COUNTER
0775 3153 DCA RXED /SAVE IT
0776 1053 TAD RXED /RESTORE IT
0777 7841 CIA /COMPLEMENT
1040 1154 TAD SEND /SUBTRACT TEST NUMBER
1001 7650 SNA CLA /EQUAL?
1002 4432 JMS I NERROR /CHECK MONITOR
1003 4426 JMS I ERROR /CLCA READ THE COUNTER CHANGES THE COUNTERS STATE
1014 5632 TST25M /MESSAGE POINTER
1005 7402 HLT /ERROR HALT
1036 7610 SKP CLA /TO NEXT TEST
1007 7753 TST25 /ISZ LOOP1 SCOPE LOOP
1010 7340 CLA CLL CMA /SET AC=7777
1011 3046 DCA REGA /PRESET COUNTER FOR NEXT TEST

/
/CAN THE BUF TO COUNTER AND COUNTER TO BUF FUNCTION AT HIGH SPEED?

1212	4445	TST26,	JMS I	RANDOM	/GET RANDOM NUMBER
1213	6133		CLAB		/SEND IT TO BUFFER
1214	3354		DCA	SEND	/SAVE IT
1215	7222		CLA		/CLEAR AC
1216	6132		CLLR		/STOP CLOCK
1217	1114		TAD	K0120	/SET AC 05=1
1222	6132		CLLR		/GENERATE "CLR CNT"
1221	6135		CLSA		/CLEAR CLOCK STATUS
1222	7222		CLA		/CLEAR AC
1223	1116		TAD	K0200	/SET AC 04=1
1224	6134		CLEN		/GENERATE "LOAD CNT"
1225	6137		CLCA		/READ COUNTER
1226	2^47		ISZ	REGB	/DONE?
1227	5215		JMP	TST26+3	/BACK TO START 4096 TIMES
1230	3253		DCA	RXED	/SAVE FINAL NUMBER
1231	1253		TAD	RXED	/RESTORE IT
1232	7241		CIA		/COMPLEMENT
1233	1254		TAD	SEND	/SUBTRACT TEST NUMBER
1234	7650		SNA CLA		/EQUAL?
1235	4432		JMS I	NERROR	/CHECK MONITOR
1236	4426		JMS I	ERROR	/THE BUFFER COUNTER BUFFER DATA INTERCHANGE FAILED AT HIGH SPEED
1237	5653		TST26M		/MESSAGE POINTER
1240	7422		HLT		/ERROR HALT
1241	7612		SKP CLA		/TO NEXT TEST
1242	1212		TST26		/ISZ LOOP/ SCOPE LOOP

/
/DOES (LOAD CNT) PERFORM LOGIC OR?
/
1243 7322 TST27, CLA CLL
1244 6132 CLLR
1245 1114 TAD K0102
1246 6132 CLLR
1247 6135 CLSA
1250 4445 JMS I RANDOM
1251 6133 CLAB
1052 3154 DCA SEND
1253 1116 TAD K0202
1254 6134 CLEN
1255 7322 CLA CLL
1256 1154 TAD SEND
1257 7342 CMA
1260 6133 CLAB
1061 7300 CLA CLL
1262 1116 TAD K0200
1263 6134 CLEN
1064 6137 CLCA
1065 3153 DCA RXED
1266 1253 TAD RXED
1267 7240 CMA
1070 7652 SNA CLA
1071 4430 JMS I NERROR
1072 4426 JMS I ERROR
1073 5676 TST27M
1074 7402 HLT
1075 7610 SKP CLA
1076 1243 TST27

/CLEAR AC
/STOP CLOCK
/SET AC 35#1
/GENERATE "CLR CNT"
/CLEAR CLOCK STATUS
/GET RANDOM TEST NUMBER
/LOAD BUFFER WITH A RANDOM NUMBER
/SAVE IT
/SET AC 04#1
/LOAD COUNTER FROM THE BUFFER REGISTER| GENERATE "LOAD CNT"
/CLEAR AC
/GET TEST NUMBER
/COMPLEMENT
/LOAD BUFFER WITH THE COMPLEMENT OF THE PREVIOUS NUMBER
/CLEAR AC
/SET AC 04#1
/LOAD COUNTER (OR) IN COMPLEMENT OF THE FIRST NUMBER
/READ COUNTER,
/SAVE IT
/RESTORE IT
/CONVERT TO ALL ZEROS FOR TESTING
/ZEROZ
/CHECK MONITOR
/THE (LOAD CNT) SIGNAL FAILED TO "OR" DATA INTO COUNTER
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISE LOOP| SCOPE LOOP

/
/TEST LOAD CNT GENERATION GATES (CLR CLOCK RATE) MODE 2 (0)
/
1177 7322 TST28, CLA CLL /CLEAR AC
1123 6133 CLAB /CLEAR BUFFER
1121 6132 CLLR /CLEAR ALL MODES
1122 1114 TAD K2102 /SET AC 05#1
1123 6132 CLLR /GEN. "CLR CNT"
1124 6135 CLSA /CLEAR STATUS
1105 4445 JMS I RANDOM /GET RANDOM NUMBER
1126 6133 CLAB /SEND IT TO BUFFER
1127 3254 DCA SEND /SAVE IT
1110 6132 CLLR /STOP CLOCK, SET ALL MODES#2
1111 1114 TAD K2102 /SET AC 05#1
1112 6132 CLLR /GENERATE "CLR CNT"
1113 7200 CLA /CLEAR AC
1114 6132 CLLR /SET ALL MODES#0
1115 1116 TAD K2200 /SET AC 04#1
1116 6134 SLEN /TRY TO GENERATE "LOAD CNT"
1117 6137 CLGA /GET COUNTER
1120 3253 DCA RXED /SAVE IT
1121 1053 TAD RXED /RESTORE IT
1122 7650 SNA CLA /WAS IT ZERO?
1123 4430 JMS I NERROR /CHECK MONITOR
1124 4426 JMS I ERROR /LOAD CNT GATES FUNCTIONED WITH MODE 2#0 IN ERROR
1125 5722 TST28M /MESSAGE POINTER
1126 7402 HLT /ERROR HALT
1127 7612 SKP CLA /TO NEXT TEST
1130 1777 TST28 /ISZ LOOPS SCOPE LOOP

/
/TEST LOAD CNT GENERATION GATES (CLR CLOCK RATE) MODE 1(1)
/
1131 4445 TST29, JMS I RANDOM /GET RANDOM NUMBER
1132 6133 CLAR /SEND IT TO BUFFER
1133 3354 DCA SEND /SAVE IT
1134 1124 TAD K2612 /SET AC 24,25=1
1135 6132 CLLP /GENERATE "CLR CNT", SET MODE 1 AND 2 =1
1136 6135 CLSA /CLEAR CLOCK STATUS
1137 7200 CLA /CLEAR AC
1140 1116 TAD K0230 /SET AC 04=1
1141 6134 CLEN /TRY TO GENERATE "LOAD CNT"
1142 6137 CLCA /READ COUNTER
1143 3153 DCA RXED /SAVE TEST VALUE
1144 1153 TAD RXED /RESTORE IT
1145 7650 SNA CLA /ZERO?
1146 4432 JMS I NERROR /CHECK MONITOR
1147 4426 JMS I ERROR /LOAD CNT GATES FUNCTIONED WITH MODE 1&1 IN ERROR
1150 5747 TST29M /MESSAGE POINTER
1151 7402 HALT /ERROR HALT
1152 7610 SKP CLA /TO NEXT TEST
1153 1131 TST29 /ISZ LOOP1 SCOPE LOOP
1154 7342 CLA CLL CMA /SET AC=7777
1155 3746 DCA REGA /PRESET REGA FOR NEXT TEST

```
/  
/GLITCH TEST OF LOAD CNT GATES  
/
```

1154	4445	TST32, JMS I	RANDOM	/GET RANDOM NUMBER
1157	6133	CLA B		/SEND IT TO BUFFER
1162	3854	DCA	SENJ	/SAVE IT
1161	1116	TAD	K0230	/SET AC 04=1
1162	6132	CLLR		/SET MODE 1=1
1163	7220	CLA		/CLEAR AC
1164	1120	TAD	K0300	/SET AC 04,05=1
1165	6132	CLLR		/SET MODE 2=1
1166	7200	CLA		/CLEAR AC
1167	2247	ISZ	REGB	/DONE?
1170	5361	JMP	,+7	/BACK 4096 TIMES
1171	6137	CLCA		/READ COUNTER
1172	3253	DCA	RXED	/SAVE IT
1173	1053	TAD	RXED	/RESTORE IT
1174	7650	SNA CLA		/ZERO?
1175	4430	JMS I	NERROR	/CHECK MONITOR
1176	4426	JMS I	ERROR	/THE MODE REGISTER CAUSES ILLEGAL LOAD COUNTER
1177	5774	TST30 M		/MESSAGE POINTER
1200	7402	HLT		/ERROR HALT
1201	7200	CLA		/TO NEXT TEST
1202	1156	TST30		/ISZ LOOPS SCOPE LOOP
1203	7347	CLA CLL CMA		/SET AC=7777
1204	3246	DCA	REGA	/PRESET REGA FOR NEXT TEST

/
/GENERAL GATE SHAKING TEST OF THE MODE FLIP FLOPS
/
1205 4445 TST31, JMS I RANDOM /GET RANDOM NUMBER
1206 6133 CLAB /SEND IT TO BUFFER
1207 3-54 DCA SEND /SAVE IT
1210 1-47 TAD REGB /GET TEST COUNTER
1211 7106 RTL /ROTATE TWO LEFT
1212 7006 RTL /ROTATE TWO LEFT
1213 7-06 RTL /ROTATE TWO LEFT
1214 0125 AND K0700 /INSURE THAT MODE 0,1,2=1
1215 6132 CLLR /SEND RANDOM NUMBER TO CONTROL REGISTER
1216 7-40 CMA /COMPLEMENT
1217 0125 AND K0700 /INSURE THAT MODE 0,1,2=1
1220 6132 CLLR /SET TO COMPLEMENT OF THE NUMBER
1221 2047 ISZ REGB /DONE?
1222 5210 JMP TST31+3 /BACK 4096 TIMES
1223 6136 CLBA /GET TEST VALUE FROM BUFFER
1224 3053 DCA RXED /SAVE IT
1225 1053 TAD RXED /RESTORE IT
1226 7041 CIA /COMPLEMENT
1227 1054 TAD SEND /SUBTRACT TEST NUMBER
1230 7647 SZA CLA /EQUAL?
1231 5237 JMP ,+6 /BUFF CHANGED IN ERROR
1232 6137 CLCA /READ COUNTER
1233 3-47 DCA REGB /SAVE IT
1234 1-47 TAD REGB /RESTORE IT
1235 7650 SNA CLA /STILL ZERO?
1236 4430 JMS I NERROR /CHECK MONITOR
1237 4426 JMS I ERROR /COUNTER CHANGED IN ERROR
1240 6021 TST31M /MESSAGE POINTER
1241 7402 HLT /ERROR HALT
1242 7200 CLA /TO NEXT TEST
1243 1205 TST31 /ISZ LOOP; SCOPE LOOP
1244 3-47 DCA REGB /CLEAR FOR NEXT ISZ LOOP

/

/DOES MODE 2 1=0 CLK CNT?

/

1245	4445	TST32, JMS I	RANDOM	/GET RANDOM NUMBER
1246	6133	CLAB		/SEND IT TO BUFFER
1247	3254	DCA	SEND	/SAVE IT
1250	6132	CLLR		/ZERO MODE 2
1251	1114	TAD	K0100	/AC 05=1
1252	6132	CLLR		/GENERATE "CLR CNT"
1253	6135	CLSA		/CLEAR STATUS
1254	7200	CLA		/CLEAR AC
1255	1116	TAD	K0200	/SET AC 34=1
1256	6134	CLEN		/GENERATE "LOAD CNT"
1257	7200	CLA		/CLEAR AC
1260	6132	CLLR		/0 MODE 2
1261	6137	CLCA		/READ COUNTER
1262	3753	DCA	RXED	/SAVE IT
1263	6133	CLAB		/CLEAR BUF OR OVERFLOW WILL RELOAD CNT
1264	1253	TAD	RXED	/RESTORE IT
1265	7141	CIA		/COMPLEMENT
1266	1254	TAD	SEND	/SUBTRACT TEST NUMBER
1267	7650	SNA CLA		/EQUAL?
1270	4430	JMS I	NERROR	/CHECK MONITOR
1271	4426	JMS I	ERROR	/MODE 2 1=0 DID IT
1272	6136	TST32M		/MESSAGE POINTER
1273	7402	HLT		/ERROR HALT
1274	7412	SKP		/TO NEXT TEST
1275	1245	TST32		/ISZ LOOP/ SCOPE LOOP

/

/DOES MODE 2 0=1 CLOCK CNT?

/

1276	1114	TST33, TAD	K0100	/SET AC 05=1
1277	6132	CLLR		/GENERATE "CLR CNT"
1300	6137	CLCA		/READ COUNTER
1301	3753	DCA	RXED	/SAVE IT
1302	1253	TAD	RXED	/RESTORE IT
1323	7650	SNA CLA		/ZERO?
1304	4430	JMS I	NERROR	/CHECK MONITOR
1305	4426	JMS I	ERROR	/MODE 2 0=1 FAILED
1306	6102	TST33M		/MESSAGE POINTER
1307	7402	HLT		/ERROR HALT
1310	7412	SKP		/TO NEXT TEST
1311	1276	TST33		/ISZ LOOP/ SCOPE LOOP

/
/ DOES COUNTER OVERFLOW SET OVERFLOW FLOP?
/
1312 7322 TST34, CLA CLL /CLEAR AC
1313 6132 CLLR /CLEAR STATUS
1314 1114 TAD K0103 /SET AC 05=1
1315 6132 CLLR /0 TO COUNTER
1316 6135 CLSA /CLEAR CLOCK STATUS
1317 7332 CLA CLL CML RAR /SET AC=4000
1320 6133 CLAB /SET BUFFER TO 4000
1321 7320 CLA CLL /CLEAR AC
1322 1116 TAD K0200 /SET AC 04=1
1323 6134 CLEN /LOAD CNT (00)E1F 1 TO OVERFLOW
1324 7322 CLA CLL /CLEAR AC
1325 6133 CLAR /CLEAR BUFFER
1326 6132 CLLR /CLEAR ALL MODES
1327 1114 TAD K0120 /SET AC 05=1
1330 6132 CLLR /GEN "CLR CNT"
1331 6135 CLSA /GET STATUS OF CLOCK
1332 7712 SPA CLA /OVERFLOW SET?
1333 4430 JMS I NERROR /CHECK MONITOR
1334 4426 JMS I ERROR /OVERFLOW NOT SET
1335 6126 TST34M /MESSAGE POINTER
1336 7402 HLT /ERROR HALT
1337 7412 SKP /TO NEXT TEST
1340 1312 TST34 /ISZ LOOP/ SCOPE LOOP
1341 7300 CLA CLL
1342 3254 DCA SEND /RESET SEND
1343 7340 CLA CLL CMA /SET AC=7777
1344 3246 DCA REGA /PRESET ISZ COUNTER FOR NEXT TEST

/
/DOES CLSA (6135) CLEAR OVERFLOW FLOP?
/
1345 7323 TST35: CLA CLL /CLEAR AC
1346 6132 CLLR /CLEAR ALL MODES
1347 1114 TAD K#107 /SET AC 05=1
1352 6132 CLLR /GEN "CLR CNT"
1351 6135 CLSA /CLEAR CLOCK STATUS
1352 7332 CLA CLL CML RAR /SET AC=4000
1353 6133 CLAR /SET BUF=4000 OCTAL
1354 7322 CLA CLL /CLEAR AC
1355 1116 TAD <0200 /SET AC 04=1
1356 6134 CLEV /GEN LOAD CNT
1357 7322 CLA CLL /CLEAR AC
1362 6133 CLAB /ZERO BUF,
1361 6132 CLLR /CLEAR ALL MODES
1362 1114 TAD K#102 /SET AC 05=1
1363 6132 CLLR /GEN "CLR CNT"
1364 7320 CLA CLL /CLEAR AC
1365 6135 CLSA /GET STATUS BIT 0=1
1366 7322 CLA CLL /CLEAR AC
1367 6135 CLSA /GET STATUS BIT 0=0
1372 7700 SMA CLA /OVERFLOW SET?
1371 4430 JMS I NERROR /CHECK MONITOR
1372 4426 JMS I ERROR /CLSA FAILED TO CLEAR OVERFLOW FLOP
1373 6152 TST35M /MESSAGE POINTER
1374 7482 HLT /ERROR HALT
1375 7413 SKP /TO NEXT TEST
1376 1345 TST35 /ISZ LOOP SCOPE LOOP
1377 7342 CLA CLL CMA /SET AC=7777
1470 3746 DCA REGA /PRESET REGA FOR NEXT TEST

/
 /TEST OVERFLOW SKIP

1411	7302	TST36,	CLA CLL	/CLEAR AC
1412	6132		CLLR	/CLEAR ALL MODES
1423	1114		TAD K0100	/SET AC 05#1
1404	6132		CLLR	/GEN "CLR CNT"
1415	6135		CLSA	/CLEAR CLOCK STATUS
1406	7332		CLA CLL CML RAR	/SET AC=4000
1407	6133		CLAB	/SET BUF=4000 OCTAL
1412	7320		CLA CLL	/CLEAR AC
1411	1115		TAD K0200	/SET AC 04#1
1412	6134		CLEN	/GEN LOAD CNT
1413	7322		CLA CLL	/CLEAR AC
1414	6133		CLAB	/CLR BUF,
1415	6132		CLLR	/CLEAR ALL MODES
1416	1114		TAD K0100	/AC 25#1
1417	6132		CLLR	/GEN "CLR CNT"
1420	7320		CLA CLL	/CLEAR AC
1421	6131		CLSK	/OVERFLOW SET?
1422	4432	JMS I	NERROR	/CHECK MONITOR
1423	4426	JMS I	ERROR	/CLOCK PRESET DIDN'T @ OVERFLOW ENABLE
1424	6177		TST36M	/MESSAGE POINTER
1425	7422		HLT	/ERROR HALT
1426	7418		SKP	/TO NEXT TEST
1427	1401		TST36	/ISZ LOOPI SCOPE LOOP
1430	7342	CLA CLL CMA		/SET AC=7777
1431	3246	DCA	REGA	/RESET REGA FOR NEXT TEST

/
 /TEST FOR NO INTERRUPT

1432	1233	TST37,	TAD PNTA	/GET RETURN POINTER TO LOCA
1433	3152		DCA RETURN	/PUT IT IN INTERRUPT HANDLER
1434	6201		ION	/ENABLE INTERRUPTS
1435	7722		VOP	/WAIT
1436	6322		IOF	/DISABLE INTERRUPTS
1437	4432	JMS I	NERROR	/CHECK MONITOR
1440	4426	LOCA,	JMS I ERROR	/ILLEGAL INTERRUPT OVERFLOW=1 OVERFLOW ENABLE=0
1441	6217		TST37M	/MESSAGE POINTER
1442	7422		HLT	/ERROR HALT
1443	7418		SKP	/TO NEXT TEST
1444	1432		TST37	/ISZ LOOPI SCOPE LOOP
1445	7342	CLA CLL CMA		/SET AC=7777
1446	3246	DCA	REGA	/PRESET REGA FOR NEXT TEST

/
/SET INT ENABLE
/
1447 1114 TST38, TAD K2102 /SET AC 05#1
1450 6134 CLEN /TURN ON CLOCK OVERFLOW INT
1451 7323 CLA CLL /CLEAR AC
1452 6131 CLSK /INTERRUPT SET?
1453 7413 SKP /TO HERE IF INTERRUPT NOT SET
1454 4430 JMS I NERROR /CHECK MONITOR
1455 4426 JMS I ERROR /CLSK FAILED TO SKIP OVERFLOW=1 EN OVF INT#1
1456 6240 TST38M /MESSAGE POINTER
1457 7422 HLT /ERROR HALT
1460 7410 SKP /TO NEXT TEST
1461 1447 TST38 /ISZ LOOP1 SCOPE LOOP
1462 7340 CLA CLL CMA /SET AC#7777
1463 3^46 DCA REGA /PRESET REGA FOR NEXT TEST

/
/TEST FOR CLOCK INTERRUPT
/
1464 1134 TST39, TAD PNTB /GET RETURN POINTER TO LOCB
1465 3^52 DCA RETURN /PUT IT IN INTERRUPT HANDLER
1466 6^01 ION /ENABLE INTERRUPTS
1467 7300 NOP /WAIT
1470 6102 IOF /DISABLE INTERRUPTS
1471 7410 SKP /TO HERE IF NO INTERRUPT
1472 4430 LOC8, JMS I NERROR /CHECK WITH MONITOR
1473 4426 JMS I ERROR /CLOCK INT FAILED TO INTERRUPT
1474 6257 TST39M /MESSAGE POINTER
1475 7402 HLT /ERROR HALT
1476 7410 SKP /TO NEXT TEST
1477 1464 TST39 /ISZ LOOP1 SCOPE LOOP
1510 7340 CLA CLL CMA /SET AC#7777
1521 3^46 DCA REGA /PRESET REGA FOR NEXT TEST

/
 /TEST WITH FLAG UP ZERO OVERFLOW INT ENABLE
 /

1512	7322	TST40,	CLA CLL	/CLEAR AC
1513	6134		CLEN	/0 CLOCK ENABLE
1514	6131		CLSK	/INTERRUPT AVAILABLE?
1525	4430	JMS I	NERROR	/CHECK MONITOR
1526	4426	JMS I	ERROR	/OVERFLOW ENABLE WON'T ZERO
1527	6277	TST40M		/MESSAGE POINTER
1510	7422	HLT		/ERROR HALT
1511	7410	SKP		/TO NEXT TEST
1512	1532	TST40		/ISZ LOOP; SCOPE LOOP
1513	7347	CLA CLL CMA		/SET AC=7777
1514	3746	DCA	REGA	/PRESET REGA FOR NEXT TEST

/
 /TEST WITH FLAG ZERO OVERFLOW SET
 /

1515	1114	TST41,	TAD K0100	/SET AC 05e1
1516	6134		CLEN	/ENABLE INTERRUPTS
1517	7300		CLA CLL	/CLEAR AC
1520	6132		CLLR	/STOP THE CLOCK
1521	6135		CLSA	/READ AND ZERO FLAG
1522	7320		CLA CLL	/CLEAR AC
1523	6131		CLSK	/INTERRUPT SET?
1524	4430	JMS I	NERROR	/CHECK MONITOR
1525	4426	JMS I	ERROR	/BAD INTERRUPT CONDITION STILL EXIST'S
1526	6322	TST41M		/MESSAGE POINTER
1527	7402	HLT		/ERROR HALT
1530	7410	SKP		/TO NEXT TEST
1531	1515	TST41		/ISZ LOOP; SCOPE LOOP
1532	7342	CLA CLL CMA		/SET AC=7777
1533	3746	DCA	REGA	/PRESET REGA FOR NEXT TEST

/
 /TEST INT OVERFLOW#6
 /

1534	1035	TST42,	TAD PNTC	/GET RETURN POINTER TO LOCC	
1535	3252		DCA RETURN	/PUT IT IN INTERRUPT HANDLER	
1536	6321		ION	/ENABLE INTERRUPTS	
1537	7200		WOP	/WAIT	
1540	6322		IOF	/DISABLE INTERRUPTS	
1541	4430	JMS I	NERROR	/CHECK MONITOR	
1542	4426	L0CC,	JMS I	ERROR	/ILLEGAL CLOCK INTERRUPT
1543	6340		TST42M	/MESSAGE POINTER	
1544	7402		HLT	/ERROR HALT	
1545	7410		SKP	/TO NEXT TEST	
1546	1534		TST42	/ISZ LOOP; SCOPE LOOP	
1547	2047		ISZ REGB	/INCREMENT PASS COUNTER	
1550	5457		JMP I TST35N	/CROSS-PAGE TO TEST 35 4096 TIMES	
1551	7340		CLA CLL CMA	/SET AC=7777	
1552	3746		DCA	REGA	/PRESET REGA FOR NEXT TEST

/
/COUNTER CARRY TESTING
/COUNTER PRESET SUCH THAT CLOCK CNT RAISES BIT IN QUESTION
/
/DOES BIT 11 SET UP?
/

1553	7220	TST43,	CLA	/CLEAR AC
1554	6132	CLLR		/CLEAR ALL MODES
1555	6133	CLAB		/CLEAR BUF
1556	1114	TAD	K2100	/SET AC #5#1
1557	6132	CLLR		/GEN "CLR CNT"
1560	6135	CLSA		/CLEAR STATUS
1561	7200	CLA		/CLEAR AC
1562	3325	DCA	CNTR	/CLEAR COUNTER
1563	3354	DCA	SEND	/CLEAR SEND
1564	6133	CLAB		/CLEAR BUFFER
1565	1116	TAD	K0200	/MODE 1
1566	6134	CLEN		/ENABLE MODE
1567	7300	CLA CLL		/CLEAR AC
1570	1137	TAD	K5100	/SELECT 100 Hz RATE TO BE USED IN TST 43 TO TST 54
1571	6132	CLLR		/ENABLE RATE
1572	6137	CLCA		/READ COUNTER
1573	3353	DCA	RXED	/SAVE IT
1574	1353	TAD	RXED	/FETCH IT
1575	1144	TAD	M0001	/BIT 11 AND ONLY BIT 11 SET?
1576	7650	SNA CLA		/IF NOT, WAIT A WHILE
1577	5466	JMP I	UP43	/SET I GO CHECK MONITOR (,+4)
1630	2125	ISZ	CNTR	/TIMER DONE?
1621	5422	JMP I	DN43	/NO, GO BACK (,-7)
1622	7410	SKP		/TO HERE IF BAD BIT
1633	4430	JMS I	NERROR	/CHECK MONITOR
1634	4426	JMS I	ERROR	/BIT 11 FAILED TO GET SET BY A CLOCK PULSE
1635	6360	TST43M		/MESSAGE POINTER
1636	7432	HLT		/ERROR HALT
1637	7410	SKP		/TO NEXT TEST
1610	1553	TST43		/ISZ LCOPY SCOPE LOOP
1611	7340	CLA CLL CMA		/SET AC=7777
1612	3346	DCA	REGA	/PRESET REGA FOR NEXT TEST

/
/DOES BIT 12 SET UP?
/
1613 7202 TST44, CLA
1614 6132 CLL4
1615 6133 CLAB
1616 6132 CLLR
1617 6135 CLSA
1620 7200 CLA
1621 3225 DCA CNTR
1622 1075 TAD K0001 /PRESET FOR BIT 10
1623 6133 CLAR
1624 3054 DCA SEND
1625 1116 TAD K0200
1626 6134 CLEN
1627 7320 CLA CLL
1630 1137 TAD K5120
1631 6132 CLLR
1632 6137 CLCA
1633 3253 DCA RXED
1634 1053 TAD RXED
1635 1145 TAD M0002 /BIT 10, AND ONLY BIT 10, SET?
1636 7650 SNA CLA
1637 5243 JMP ,+4
1640 2025 ISZ CNTR
1641 5232 JMP ,+7
1642 7410 SKP
1643 4432 JMS I NERROR /CHECK MONITOR
1644 4426 JMS I ERROR /BIT 10 FAILED TO GET SET BY COUNTING
1645 6377 TST44M /MESSAGE POINTER
1646 7402 HLT /ERROR HALT
1647 7410 SKP /TO NEXT TEST
1650 1613 TST44 /ISZ LOOP1 SCOPE LOOP
1651 7340 CLA CLL CMA /SET AC=7777
1652 3046 DCA REGA /PRESET REGA FOR NEXT TEST

/
/DOES BIT 9 SET UP?
/
1653 7223 TST45, CLA
1654 6132 CLLR
1655 6133 CLAB
1656 1114 TAD K0122
1657 6132 CLLR
1660 6135 CLSA
1661 7200 CLA
1662 3025 DCA CNTR
1663 1077 TAD K3023 /PRESET FOR BIT 09
1664 6133 CLAB
1665 3054 DCA SEND
1666 1116 TAD K2220
1667 6134 CLEN
1670 7300 CLA CLL
1671 1137 TAD K5100
1672 6132 CLLR
1673 6137 CLCA
1674 3753 DCA RXED
1675 1253 TAD RXED
1676 1146 TAD M0004 /BIT 09, AND ONLY BIT 09, SET?
1677 7650 SNA CLA
1700 5324 JMP ,+4
1701 2025 ISZ CNTR
1702 5273 JMP ,+7
1703 7410 SKP
1704 4432 JMS I NERROR /CHECK MONITOR
1705 4426 JMS I ERROR /BIT 9 FAILED TO GET SET BY COUNTING
1706 6416 TST45M /MESSAGE POINTER
1707 7402 HALT /ERROR HALT
1710 7410 SKP /TO NEXT TEST
1711 1653 TST45 /ISZ LOOPJ SCOPE LOOP
1712 7340 CLA CLL CMA /SET AC=7777
1713 3046 DCA REGA /PRESET REGA FOR NEXT TEST

```

/
/DOES BIT 8 SET UP?
/
1714 7207 TST46, CLA
1715 6132 CLLR
1716 6133 CLAB
1717 1114 TAD K2124
1720 6132 CLLR
1721 6135 CLSA
1722 7200 CLA
1723 3225 DCA CNTR
1724 1101 TAD K0007 /PRESET FOR BIT 08
1725 6133 CLAB
1726 3054 DCA SEND
1727 1116 TAD K0202
1730 6134 CLEV
1731 7502 CLA CLL
1732 1137 TAD K5102
1733 6132 CLLR
1734 6137 CLCA
1735 3253 DCA RXED
1736 1253 TAD RXED
1737 1147 TAD M0010 /BIT 08, AND ONLY BIT 08, SETT
1740 7650 SNA CLA
1741 5345 JMP ,+4
1742 2025 ISZ CNTR
1743 5334 JMP ,+7
1744 7410 SKP
1745 4430 JMS I NVERR /CHECK MONITOR
1746 4426 JMS I ERROR /BIT 8 FAILED TO GET SET BY COUNTING
1747 6435 TST46M /MESSAGE POINTER
1750 7402 HLT /ERROR HALT
1751 7410 SKP /TO NEXT TEST
1752 1714 TST46 /ISZ LOOP SCOPE LOOP
1753 7340 CLA CLL CMA /SET AC#7777
1754 3246 DCA REGA /PRESET REGA FOR NEXT TEST

```

/
/DOES BIT 7 SET UP?
/
1755 7200 TST47: CLA
1756 6132 CLLR
1757 6133 CLAB
1763 1114 TAD K0100
1761 6132 CLLR
1762 6135 CLSA
1763 7202 CLA
1764 3225 DCA CNTR
1765 1106 TAD K0017 /PRESET FOR BIT 07
1766 6133 CLAB
1767 3154 DCA SEND
1772 1116 TAD K0200
1771 6134 CLEN
1772 7300 CLA CLL
1773 1137 TAD K5100
1774 6132 CLLR
1775 6137 BK47, CLCA
1776 3253 DCA RXED
1777 1253 TAD RXED
2230 1150 TAD K0020 /BIT 07, AND ONLY BIT 07, SET?
2221 7650 SNA CLA
2232 5206 JMP ,*4
2223 2225 ISZ CNTR
2224 5423 JMP I DN47 /(-7)
2225 7410 SKP
2226 4430 JMS I NERROR /CHECK MONITOR
2227 4426 JMS I ERROR /BIT 7 FAILED TO GET SET BY COUNTING
2010 6454 TST47M /MESSAGE POINTER
2011 7402 HLT /ERROR HALT
2012 7410 SKP /TO NEXT TEST
2013 1755 TST47 /ISZ LOOP; SCOPE LOOP
2214 7340 CLA CLL CMA /SET AC=7777
2015 3246 DCA REGA /PRESET REGA FOR NEXT TEST

/
/DCES BIT 6 SET UP?
/
2016 7272 TST48, CLA
2217 6132 CLLR
2220 6133 CLAB
2221 1114 TAD K0100
2222 6132 CLLR
2023 6135 CLSA
2224 7202 CLA
2025 3025 DCA CNTR
2026 1110 TAD K0037 /PRESET FOR BIT 06
2027 6133 CLAB
2030 3054 DCA SEND
2031 1116 TAD K0200
2032 6134 CLEN
2033 7300 CLA CLL
2034 1137 TAD K5100
2035 6132 CLLR
2036 6137 CLCA
2037 3053 DCA RXED
2040 1053 TAD RXED
2041 1151 TAD M0040 /BIT 06, AND ONLY BIT 06, SET?
2042 7650 SNA CLA
2043 5247 JMP ,#4
2044 2025 ISZ CNTR
2045 5236 JMP ,#7
2046 7410 SKP
2047 4430 JMS I NERROR /CHECK MONITOR
2050 4426 JMS I ERROR /BIT 6 FAILED TO GET SET BY COUNTING
2051 6473 TST48M /MESSAGE POINTER
2052 7402 HLT /ERROR HALT
2053 7410 SKP /TO NEXT TEST
2054 2016 TST48 /ISZ LOOP1 SCOPE LOOP
2055 7340 CLA CLL CMA /SET AC=7777
2056 3046 DCA REGA /PRESET REGA FOR NEXT TEST

/
/DOES BIT 5 SET UP?
/
2257 7230 TST49I CLA
2260 6132 CLLR
2261 6133 CLAB
2262 1114 TAD K0100
2263 6132 CLLR
2264 6135 CLSA
2265 7230 CLA
2266 3025 DCA CNTR
2267 1113 TAD K0077 /PRESET FOR BIT 05
2272 6133 CLAB
2271 3054 DCA SEND
2272 1116 TAD K0200
2273 6134 CLEN
2274 7320 CLA CLL
2275 1137 TAD K5100
2276 6132 CLLR
2277 6137 CLCA
2137 3253 DCA RXED
2131 1253 TAD RXED
2132 1153 TAD 40100 /BIT 05, AND ONLY BIT 05, SET?
2133 7650 SNA CLA
2134 5310 JMP ,+4
2125 2225 ISZ CNTR
2126 5277 JMP ,+7
2127 7410 SKP
2112 4430 JMS I NERROR /CHECK MONITOR
2111 4426 JMS I ERROR /BIT 5 FAILED TO GET SET BY COUNTING
2112 6512 TST49M /MESSAGE POINTER
2113 7402 HLT /ERROR HALT
2114 7410 SKP /TO NEXT TEST
2115 2257 TST49 /ISZ LOOP/ SCOPE LOOP
2116 7342 CLA CLL CMA /SET AC=7777
2117 3246 DCA REGA /PRESET REGA FOR NEXT TEST

/
/DOES BIT 4 SET JP?

/

2120	7200	TST50	CLA	
2121	6132	CLLR		
2122	6133	CLAB		
2123	1114	TAD	K01W0	
2124	6132	CLLR		
2125	6135	CLSA		
2126	7200	CLA		
2127	3025	DCA	CNTR	
2130	1115	TAD	K0177	/PRESET FOR BIT 04
2131	6133	CLAB		
2132	3054	DCA	SEND	
2133	1116	TAD	K0200	
2134	6134	CLEN		
2135	7300	CLA CLL		
2136	1137	TAD	K5100	
2137	6132	CLLR		
2140	6137	CLCA		
2141	3053	DCA	RXED	
2142	1053	TAD	RXED	
2143	1154	TAD	M2200	/BIT 04, AND ONLY BIT 04, SET?
2144	7650	SNA CLA		
2145	5351	JMP	,#4	
2146	2225	ISZ	CNTR	
2147	5340	JMP	,#7	
2150	7410	SKP		
2151	4430	JMS I	NERROR	/CHECK MONITOR
2152	4426	JMS I	ERROR	/BIT 4 FAILED TO GET SET BY COUNTING
2153	6531	TST50M		/MESSAGE POINTER
2154	7402	HLT		/ERROR HALT
2155	7410	SKP		/TO NEXT TEST
2156	2120	TST50		/ISZ LOOP! SCOPE LOOP
2157	7340	CLA CLL CMA		/SET AC=7777
2160	3046	DCA	REGA	/PRESET REGA FOR NEXT TEST

/
/DOES BIT 3 SET UP?
/
2161 7200 TST51, CLA
2162 6132 CLLR
2163 6133 CLAB
2164 1114 TAD K2102
2165 6132 CLLR
2166 6135 CLSA
2167 7200 CLA
2170 3025 DCA CNTR
2171 1121 TAD K0377 /PRESET FOR BIT 03
2172 6133 CLAB
2173 3054 DCA SEND
2174 1116 TAD K0200
2175 6134 CLEN
2176 7300 CLA CLL
2177 1137 TAD K5100
2220 6132 CLLR
2201 6137 CLCA
2222 3053 DCA RXED
2223 1053 TAD RXED
2204 1155 TAD M0600 /BIT 03, AND ONLY BIT 03, SET?
2205 7650 SNA CLA
2206 5212 JMP ,+4
2207 2025 ISZ CNTR
2210 5201 JMP ,+7
2211 7410 SKP
2212 4430 JMS I NERROR /CHECK MONITOR
2213 4426 JMS I ERROR /BIT 3 FAILED TO GET SET BY COUNTING
2214 6550 TST51M /MESSAGE POINTER
2215 7402 HLT /ERROR HALT
2216 7410 SKP /TO NEXT TEST
2217 2161 TST51 /ISZ LOOP! SCOPE LOOP
2220 7340 CLA CLL CMA /SET AC=7777
2221 3046 DCA REGA /PRESET REGA FOR NEXT TEST

/
/DOES BIT 2 SET UP?
/
2222 7237 TST52, CLA
2223 6132 CLLR
2224 6133 CLAB
2225 1114 TAD K2130
2226 6132 CLLR
2227 6135 CLSA
2230 7203 CLA
2231 3 25 DCA CNTR
2232 1126 TAD K0777 /PRESET FOR BIT 02
2233 6133 CLAB
2234 3 54 DCA SEND
2235 1116 TAD K0230
2236 6134 CLEN
2237 7300 CLA CLL
2240 1137 TAD K5100
2241 6132 CLLR
2242 6137 CLCA
2243 3 53 DCA RXED
2244 1 53 TAD RXED
2245 1156 TAD M1020 /BIT 02, AND ONLY BIT 02, SET?
2246 7650 SVA CLA
2247 5253 JMP ,#4
2250 2225 ISZ CNTR
2251 5242 JMP ,#7
2252 7410 SKP
2253 4430 JMS I NERROR /CHECK MONITOR
2254 4426 JMS I ERROR /BIT 2 FAILED TO GET SET BY COUNTING
2255 6567 TST52M /MESSAGE POINTER
2256 7402 HLT /ERROR HALT
2257 7410 SKP /TO NEXT TEST
2260 2222 TST52 /ISZ LOOP/ SCOPE LOOP
2261 7340 CLA CLL CMA /SET AC=7777
2262 3046 DCA REGA /PRESET REGA FOR NEXT TEST

/
/DOES BIT 1 SET UP?
/
2263 7232 TST53, CLA
2264 6132 CLLR
2265 6133 CLAB
2266 1114 TAD K0102
2267 6132 CLLR
2270 6135 CLSA
2271 7203 CLA
2272 3825 DCA CNTR
2273 1131 TAD K1777 /PRESET FOR BIT 01
2274 6133 CLAB
2275 3854 DCA SEND
2276 1116 TAD K0200
2277 6134 CLEN
2300 7300 CLA CLL
2301 1137 TAD K5100
2302 6132 CLLR
2303 6137 CLCA
2304 3853 DCA RXED
2305 1453 TAD RXED
2306 1160 TAD M2000 /BIT 01, AND ONLY BIT 01, SET?
2307 7650 SNA CLA
2310 5314 JMP ,+4
2311 2425 ISZ CNTR
2312 5303 JMP ,+7
2313 7410 SKP
2314 4430 JMS I NERROR /CHECK MONITOR
2315 4426 JMS I ERROR /BIT 1 FAILED TO GET SET BY COUNTING
2316 6606 TST53M /MESSAGE POINTER
2317 7402 HLT /ERROR HALT
2320 7410 SKP /TO NEXT TEST
2321 2263 TST53 /ISZ LOOP1 SCOPE LOOP
2322 7340 CLA CLL CMA /SET AC#7777
2323 3846 DCA REGA /PRESET REGA FOR NEXT TEST

/
/DOES BIT 2 SET UP?
/
2324 7232 TST54, CLA
2325 6132 CLLR
2326 6133 CLAB
2327 1114 TAD K2172
2330 6132 CLLR
2331 6135 CLSA
2332 7203 CLA
2333 3725 DCA CNTR
2334 1134 TAD K3777 /RESET FOR BIT 02
2335 6133 CLAB
2336 3754 DCA SEND
2337 1116 TAD K2222
2340 6134 CLEN
2341 7302 CLA CLL
2342 1137 TAD K5100
2343 6132 CLLR
2344 6137 CLCA
2345 3753 DCA RXED
2346 1253 TAD RXED
2347 1161 TAD M4000 /BIT 00, AND ONLY BIT 02, SET?
2350 7652 SNA CLA
2351 5355 JMP ,+4
2352 2025 ISZ CNTR
2353 5344 JMP ,-7
2354 7410 SKP
2355 4432 JMS I NERROR /CHECK MONITOR
2356 4426 JMS I ERROR /BIT 4 FAILED TO GET SET BY COUNTING
2357 6625 TST54M /MESSAGE POINTER
2362 7402 HLT /ERROR HALT
2361 7410 SKP /TO NEXT TEST
2362 2324 TST54 /ISZ LOOP, SCOPE LOOP
2363 7340 CLA CLL CMA /SET AC = 7777
2364 3746 DCA REGA /PRESET REGA FOR NEXT TEST

```

/
/DOES COUNTER COUNT NORMALLY AND AT ALL RATES?
/CHECK 400 KHZ RATE
/
2365 7320 TST55: CLA CLL           /CLEAR AC
2366 1157 TAD M1400           /GET PRESET
2367 3747 DCA REGB            /SET UP FOR TIMER
2372 1127 TAD K1200           /GET AC 02
2371 6132 CLLR                /SET 400KC RATE
2372 7300 CLA CLL
2373 2847 BK55, ISZ REGB      /INCREMENT COUNT
2374 7410 SKP                 /TIME OK
2375 5467 JMP I UP55          /TIMER NOT OK (,+6)
2376 6135 CLSA                /GET STATUS
2377 7200 NOP                 /WAIT
2400 7700 SMA CLA             /OVERFLOW?
2401 5424 JMP I DN55          /TRY AGAIN (,+6)
2422 4430 JMS I NERROR        /CHECK MONITOR
2403 4426 FD55, JMS I ERROR   /400 KC FAILED
2474 6644 TST55M              /MESSAGE POINTER
2475 7402 HLT                 /ERROR HALT
2476 7410 SKP                 /TO NEXT TEST
2407 2365 TST55              /ISZ LOOP! SCOPE LOOP
2410 7340 CLA CLL CMA          /SET AC = 7777
2411 3046 DCA REGA            /PRESET REGA

```

```

/CHECK 100 KHZ RATE
/

```

```

2412 7300 TST56: CLA CLL           /CLEAR AC
2413 1163 TAD M5400           /GET PRESET
2414 3247 DCA REGB            /SET UP TIMER
2415 1132 TAD K2000           /GET AC 01
2416 6132 CLLR                /SET 100 KHZ RATE
2417 7300 CLA CLL
2420 2847 ISZ REGB            /INCREMENT COUNT
2421 7410 SKP                 /TIME OK
2422 5232 JMP ,+6             /TIMER NOT OK
2423 6135 CLSA                /GET STATUS
2424 7200 NOP                 /WAIT
2425 7700 SMA CLA             /OVERFLOW?
2426 5220 JMP ,+6             /TRY AGAIN
2427 4430 JMS I NERROR        /CHECK MONITOR
2430 4426 JMS I ERROR          /100KC FAILED
2431 6661 TST56M              /MESSAGE POINTER
2432 7402 HLT                 /ERROR HALT
2433 7410 SKP                 /TO NEXT TEST
2434 2412 TST56              /ISZ LOOP! SCOPE LOOP
2435 7340 CLA CLL CMA          /SET AC = 7777
2436 3746 DCA REGA            /PRESET REGA

```

2437	7322	TST57,	CLA CLL	/CLEAR AC
2442	1147	TAD	M2810	/GET PRESET
2441	5.22	DCA	REGC	/SET UP FOR X10
2442	1156	TAD	M1000	
2443	3.47	DCA	REGB	
2444	1133	TAD	K3000	
2445	6132	CLLR		/SET 10KC RATE
2446	7300	CLA CLL		
2447	2247	ISZ	REGB	/INCREMENT COUNT
2450	7412	SKP		/TIMER OK
2451	2152	ISZ	REGC	/INCREMENT MULTIPLIER
2452	7412	SKP		/MULTIPLIER OK
2453	5261	JMP	,+6	/TIMER NOT OK
2454	6135	CLSA		/GET STATUS
2455	7302	VOP		/WAIT
2456	7700	SMA CLA		/OVERFLOW?
2457	5247	JMP	,+10	/TRY AGAIN
2460	4432	JMS I	NERROR	/CHECK MONITOR
2461	4426	JMS I	ERROR	/10KC FAILED
2462	6676	TST57M		/MESSAGE POINTER
2463	7402	HLT		/ERROR HALT
2464	7410	SKP		/TO NEXT TEST
2465	2437	TST57		/ISZ LOOP SCOPE LOOP
2466	7342	CLA CLL	CMA	/SET AC = 7777
2467	3246	DCA	REGA	/PRESET REGA
2470	3247	DCA	REGB	/CLEAR REGB

2471	7300	TST58,	CLA CLL	/CLEAR AC
2472	1153	TAD	M0100	/GET PRESET
2473	3252	DCA	REGC	/SET UP FOR X100
2474	1136	TAD	K4100	/SET 1KC RATE
2475	6132	CLLR		
2476	7300	CLA CLL		
2477	2047	ISZ	REGB	/INCREMENT COUNT
2500	7410	SKP		/TIMER OK
2501	2050	ISZ	REGC	/INCREMENT MULTIPLIER
2502	7410	SKP		/MULTIPLIER OK
2503	5311	JMP	,+6	/TIMER NOT OK
2504	6135	CLSA		/GET STATUS
2505	700	NOP		/WAIT
2506	7700	SMA CLA		/OVERFLOW?
2507	5277	JMP	,+10	/TRY AGAIN
2510	4433	JMS I	NERROR	/CHECK MONITOR
2511	4426	JMS I	ERROR	/1KC FAILED
2512	6713	TST58H		/MESSAGE POINTER
2513	7402	HLT		/ERROR HALT
2514	7410	SKP		/TO NEXT TEST
2515	2471	TST58		/ISZ LOOP! SCOPE LOOP
2516	7340	CLA CLL	CMA	/SET AC = 7777
2517	3246	DCA	REGA	/PRESET REGA

/
/CHECK 100 CPS RATE
/
2520 7302 TST59, CLA CLL /CLEAR AC
2521 3147 DCA REGB /CLEAR REGB
2522 1153 TAD M0100 /GET PRESET
2523 3150 DCA REGC /SET FOR X100
2524 1155 TAD M0400 /GET PRESET
2525 6133 CLAB /PRESET BUFFER
2526 7300 CLA CLL /CLEAR AC
2527 1116 TAD K0200 /SET AC 05=1
2530 6134 CLEN /ENABLE PRESET
2531 7300 CLA CLL /
2532 1137 TAD K5100 /SET 100 CPS RATES
2533 6132 CLLR /ENABLE RATE
2534 7300 CLA CLL /CLEAR AC
2535 2247 ISZ REGB /INCREMENT TIME
2536 7412 SKP /
2537 2050 ISZ REGC /INCREMENT MULTIPLIER
2540 7410 SKP /TIME OK
2541 5347 JMP ,*6 /TIME NOT OK RATE FAILED
2542 6135 CLSA /GET STATUS
2543 7300 NOP /WAIT
2544 7700 SMA CLA /OVERFLOW?
2545 5335 JMP ,=10 /TRY AGAIN
2546 4430 JMS I NERROR /CHECK MONITOR
2547 4426 JMS I ERROR /RATE 100 HZ FAILED
2550 6727 TST59M /
2551 7402 HLT /
2552 7610 SKP CLA /
2553 2520 TST59 /
2554 1153 TAD M0100 /
2555 3046 DCA REGA /
2556 3047 DCA REGB /CLEAR REGB

/
/CHECK CHANNEL 1 INPUT RATE (RATE MUST BE BETWEEN 50 KHZ AND 182 KHZ)
/(INSURE THAT AN INPUT IS PROVIDED)

/
2557 7322 TST62, CLA CLL /CLEAR AC
2560 1127 TAD <0020 /GET AC 05
2561 6134 CLEN /ENABLE CHANNEL 1 INPUT
2562 7230 CLA
2563 1142 TAD K6300 /GET AC 00, 01
2564 6132 CLR /ENABLE RATE=CHANNEL 1 INPUT
2565 7320 TST60N, CLA GLL /CLEAR AC
2566 6137 CLCA /GET COUNTER
2567 3754 DCA SEND /SAVE IT
2570 2747 ISZ REGB /WAIT
2571 5370 JMP +1
2572 6137 CLCA /GET COUNTER
2573 7041 CIA /21S COMPLEMENT
2574 1054 TAD SEND /COMPARE
2575 7640 SZA CLA /HAS IT CHANGED?
2576 4430 JMS I NERROR /CHECK MONITOR
2577 4426 JMS I ERROR /CHAN 1 LOCKED UP
2600 6745 TST60M /MESSAGE POINTER
2621 7402 HLT /ERROR HALT
2632 7410 SKP /TO NEXT TEST
2603 2565 TST62N /SCOPE LOOP! ISZ LOOP

```
/  
/SIMULATED INPUT TESTS CHANNEL 3  
/
```

2604	1075	TST61,	TAD	K0001	/SET AC 11#1
2605	6134		CLEN		/ENABLE CHANNEL 3
2606	6132		CLLR		/SET EVENT FLOP
2607	6132		CLLR		/SET SET PRE-EVENT FLOP
2610	7322		CLA CLB		/CLEAR AC
2611	6134		CLEN		/CLEAR ENABLES
2612	6135		CLSA		/GET STATUS
2613	0134		AND	K3777	/IGNORE 0'FLO
2614	3254		DCA	SEND	/SAVE IT
2615	6135		CLSA		/GET STATUS AGAIN
2616	0277		AND	K0003	/SAVE CHANNEL 3
2617	3253		DCA	RXED	/SAVE IT
2620	1253		TAD	RXED	/FETCH IT
2621	7640		SZA CLA		/CHANNEL 3 0?
2622	5470		JMP I	UP61	/CLSA DOESN'T 0 INPUT CHANNEL 3 (,06)
2623	1254		TAD	SEND	/GET STATUS
2624	7241		CIA		/2'S COMPLEMENT
2625	1277		TAD	K0003	/SUBTRACT SET
2626	7650		SNA CLA		/EQUAL?
2627	4430		JMS I	NERROR	/CHECK MONITOR
2630	4426	FD61,	JMS I	ERROR	/BOTH PRE-EVENT AND EVENT NOT SET
2631	6766		TST61M		/MESSAGE POINTER
2632	7402		HLT		/ERROR HALT
2633	7410		SKP		/TO NEXT TEST
2634	2604		TST61		/ISZ LOOP SCOPE LOOP

/
/SIM INPUT TESTS CHAN 2
/
2635 1102 TST62, TAD K0014 /SET AC 09=1
2636 6134 CLEN /ENABLE CHAN 2
2637 6132 CLLR /SET EVENT FLOP
2640 6132 CLLR /SET PREVENT FLOP
2641 7302 CLA CLA /CLEAR AC
2642 6134 CLEN /CLEAR ENABLES
2643 5135 CLSA /GET STATUS
2644 3134 AND K3777 /IGNORE DIFLO
2645 3154 DCA SEND /SAVE IT
2646 6135 CLSA /GET STATUS
2647 2104 AND K0014 /SAVE CHANNEL 2
2650 3253 DCA RXED /SAVE IT
2651 1753 TAD RXED /FETCH IT
2652 7640 SZA CLA /#?
2653 5261 JMP ,46 /CLSA DOESNIT = INPUT CHANNEL 2
2654 1054 TAD SEND /GET FIRST STATUS
2655 7041 CIA /21S COMPLEMENT
2656 1104 TAD K0014 /SUBTRACT SET
2657 7656 SNA CLA /EQUAL?
2660 4430 JMS I NERROR /CHECK MONITOR
2661 4426 JMS I ERROR /BOTH PRE-EVENT AND EVENT NOT SET
2662 7310 TST62M /MESSAGE POINTER
2663 7402 HLT /ERROR HALT
2664 7412 SKP /TO NEXT TEST
2665 2635 TST62 /ISZ LOOP1 SCOPE LOOP

/
/SI4 INPUT TESTS CHAN 1
/
2665 1127 TST63, TAD K0222 /SET AC 07=1
2667 6134 CLEN /SET ENABLE
2670 6132 CLLR /SET EVENT FLOP
2671 6132 CLLR /SET PREVENT FLOP
2672 7300 CLA CLL /CLEAR AC
2673 6134 CLEN /CLEAR ENABLES
2674 6135 CLSA /GET STATUS
2675 2134 AND K3777 /IGNORE 0'FLO
2676 3254 DCA SEND /SAVE IT
2677 6135 CLSA /GET STATUS
2720 8112 AND K0062 /SAVE CHANNEL 1
2721 3353 DCA RXED /SAVE IT
2722 1253 TAD RXED /FETCH IT
2723 7640 SZA CLA /ZERO?
2724 5312 JMP ,+6 /CLSA DOESN'T @ INPUT CHANNEL 1
2725 1054 TAD SEND /GET FIRST STATUS
2726 7341 CIA /2'S COMPLEMENT
2727 1112 TAD K0062 /SUBTRACT SET
2712 7650 SNA CLA /EQUAL?
2711 4430 JMS I NERROR /CHECK MONITOR
2712 4426 JMS I ERROR /BOTH PRE-EVENT AND EVENT NOT SET
2713 7332 TST63M /MESSAGE POINTER
2714 7402 HLT /ERROR HALT
2715 7410 SKP /TO NEXT TEST
2716 2666 TST63 /ISZ LOOP! SCOPE LOOP
2717 7340 CLA CLL CMA /SET AC=7777
2720 3046 DCA REGA /PRESET REGA

/TEST INPUT CHANNEL INTERRUPT CHAN 1

```

2721 1236 TST64, TAD PNT0      /GET RETURN POINTER TO LOCE
2722 3252 DCA RETURN        /SET JP INTERRUPT RETURN
2723 1112 TAD K8020        /ENABLE INPUT AND INTERRUPT
2724 6134 CLEN             /ENABLE
2725 6132 CLLR             /SIMULATE INPUT CHANNEL ONE
2726 6721 ION              /ENABLE INTERRUPTS
2727 7 32 NOP              /WAIT
2732 7412 SKP              /NO INTERRUPT
2731 4432 LOCE, JMS I NERROR /CHECK MONITOR
2732 4426 JMS I ERROR       /NO INTERRUPT ERROR
2733 7654 TST64M           /MESSAGE POINTER
2734 7422 HLT              /ERROR HALT
2735 7610 SKP CLA           /TO NEXT TEST
2736 2721 TST64             /ISZ LOOP
2737 7342 CLA CLL CMA       /SET AC=7777
2740 3246 DCA REGA          /PRESET REGA

```

/TEST WITH INTERRUPTS DISABLED

```

2741 1107 TST65, TAD K8020        /CLEAR INTERRUPT ENABLE SET SIMULATE INPUT
2742 6134 CLEN             /ENABLE
2743 7300 CLA CLL           /CLEAR AC
2744 1437 TAD PNT0           /GET RETURN POINTER TO LOCE
2745 3252 DCA RETURN         /PUT IT IN INTERRUPT HANDLER
2746 6721 ION              /ENABLE INTERRUPTS
2747 7300 NOP              /WAIT
2750 6722 IOP              /DISABLE INTERRUPTS
2751 6135 CLSA              /CLEAR CLOCK STATUS
2752 4432 LOCE, JMS I NERROR /CHECK MONITOR
2753 4426 JMS I ERROR       /INTERRUPT IN ERROR
2754 7372 TST65M            /MESSAGE POINTER
2755 7432 HLT              /ERROR HALT
2756 7610 SKP CLA           /TO NEXT TEST
2757 2741 TST65             /ISZ LOOP1 SCOPE LOOP
2760 7343 CLA CLL CMA       /SET AC=7777
2761 3246 DCA REGA          /PRESET REGA
2762 2147 ISZ REGB           /DO THE PAIR OF TESTS 4096 TIMES
2763 5321 JMP TST64          /BACK

```

/TEST INPUT CHANNEL INTERRUPT CHAN 2

2764	1740	TST66,	TAD	PNTF	/GET RETURN POINTER TO LOCF
2765	3752		DCA	RETURN	/SET UP INTERRUPT RETURN
2766	1104		TAD	K0014	/SET AC 08, 09#1
2767	6134		CLEN		/ENABLE CHANNEL 2
2770	6132		CLLR		/ENABLE RATES
2771	6301		ION		/ENABLE INTERRUPTS
2772	7230		NOP		/WAIT
2773	7410		SKP		/TO HERE IF NO INTERRUPT
2774	4430	L0CF,	JMS I	NERROR	/CHECK MONITOR
2775	4426		JMS I	ERROR	/NO INTERRUPT
2776	7112		TST66M		/MESSAGE POINTER
2777	7402		HLT		/ERROR HALT
3010	7419		SKP		/TO NEXT TEST
3021	2764		TST66		/ISZ LOOP1 SCOPE LOOP
3022	7340		CLA CLL CMA		/SET AC=7777
3023	3346		DCA	REGA	/PRESET REGA

/TEST WITH INTERRUPTS DISABLED

3024	1122	TST67,	TAD	K0004	/SET AC 09#1
3025	6134		CLEN		/ENABLE CHANNEL 2
3026	7300		CLA CLL		/CLEAR AC
3027	1341		TAD	PNTG	/GET RETURN POINTER TO LOCG
3010	3752		DCA	RETURN	/PUT IT IN INTERRUPT HANDLER
3011	6301		ION		/ENABLE INTERRUPTS
3012	7302		NOP		/WAIT
3013	6302		IOP		/DISABLE INTERRUPTS
3014	6135		CLSA		/CLEAR CLOCK STATUS
3015	4437		JMS I	NERROR	/CHECK MONITOR
3716	4426	L0CG,	JMS I	ERROR	/INTERRUPT IN ERROR=CLEA EN EVENT 2 INT BAD
3217	7133		TST67M		/MESSAGE POINTER
3020	7402		HLT		/ERROR HALT
3021	7410		SKP		/TO NEXT TEST
3022	3724		TST67		/ISZ LOOP1 SCOPE LOOP
3023	7340		CLA CLL CMA		/SET AC=7777
3024	3746		DCA	REGA	/PRESET REGA
3025	2747		ISZ	REGB	/DO THIS PAIR OF TESTS 4096 TIMES
3026	5460		JMP I	TST66N	/BACK

```

/
/TTEST INPUT CHANNEL INTERRUPT CHAN 3
3227 1442 TST68: TAD PNTK /GET RETURN POINTER TO LOC4
3230 3752 DCA RETURN /SET UP INTERRUPT RETURN
3231 177 TAD K0003 /SET AC10,11#1
3232 6134 CLEN /ENABLE CHANNEL 3
3233 6132 CLLD /ENABLE RATES
3234 6201 ION /ENABLE INTERRUPTS
3235 7020 NOP /WAIT
3236 6702 IOF /DISABLE INTERRUPTS
3237 7410 SKP /NO INTERRUPT
3240 4430 LOC4: JMS I NERROR /CHECK MONITOR
3241 4426 JMS I ERROR /NO INTERRUPT
3242 7152 TST68M /MESSAGE POINTER
3243 7422 HLT /ERROR HALT
3244 7410 SKP /TO NEXT TEST
3245 3727 TST68 /ISZ LOOP! SCOPE LOOP
3246 7340 CLA CLL CMA /SET AC#7777
3247 3746 DCA REGA /PRESET REGA

```

```

/
/TTEST WITH INTERRUPTS DISABLED
/

```

```

3050 0375 TST69: AND K0001 /SET AC 11#1
3051 6134 CLEN /ENABLE CHANNEL 3
3052 7302 CLA CLL /CLEAR AC
3053 1243 TAD PNTI /GET RETURN POINTER TO LOC1
3054 3052 DCA RETURN /PUT IT IN INTERRUPT HANDLER
3055 6201 ION /ENABLE INTERRUPTS
3056 7200 NOP /WAIT
3057 6202 IOF /DISABLE INTERRUPTS
3060 6135 CLSA /CLEAR CLOCK STATUS
3261 4430 LOC1: JMS I NERROR /CHECK MONITOR
3262 4426 JMS I ERROR /INTERRUPT IN ERROR
3063 7173 TST69M /MESSAGE POINTER
3264 7402 HLT /ERROR HALT
3265 7410 SKP /TO NEXT TEST
3066 3050 TST69 /ISZ LOOP! SCOPE LOOP
3067 7340 CLA CLL CMA /SET AC#7777
3070 3046 DCA REGA /PRESET REGA
3271 2247 ISZ REGB /DO THIS PAIR OF TESTS 4096 TIMES
3072 5227 JMP TST68 /BACK
3073 1151 TAD M0040
3074 3246 DCA REGA /PRESET REGA IF NEXT TEST IS TO BE EXECUTED

```

'
/TEST OF INPUT CHANNEL 3
/KNOBS OF CHAN1,CHAN2,CHAN3 SET TO LINEFREQ, LEVEL IS DISABLED.
'

3275	6135	TST70	CLSA	/CLEAR STATUS
3276	7322		CLA CLL	/CLEAR AC
3277	6132		CLLR	/CLEAR ALL MODES
3132	1777	TAD	K0033	/SET AC 10, 11=1
3121	6134	CLEN		/ENABLE CHAN3 INPUT AND INTER.
3122	7202	CLA		/CLEAR AC
3123	2247	ISZ	REGB	/INCREMENT TIMER
3124	7410	SKP		/NOT DONE YET
3125	5310	JMP	,+3	/TIMER OUT! ERROR CONDITION
3126	6131	CLSK		/SKIP ON CLOCK INTER.
3127	5303	JMP	,+4	/WAIT
3110	6135	CLSA		/GET CLOCK STATUS
3111	3053	DCA	RXED	/SAVE IT
3112	3247	DCA	REGB	/CLEAR COUNT
3113	1353	TAD	RXED	/RESTORE IT
3114	7341	CIA		/2'S COMPLEMENT
3115	1376	TAU	K0022	/ADD EVENT 3
3116	7650	SNA CLA		/EQUAL?
3117	4432	JMS I	NERROR	/CHECK WITH MONITOR
3120	4426	JMS I	ERROR	/CHAN 3 EVENT NOT SET, OR PRE-EVENT WAS SET, OR OTHER CHAN UP
3121	7212	TST70M		/MESSAGE POINTER
3122	7402	HLT		/ERROR HALT
3123	7410	SKP		/TO NEXT TEST
3124	3075	TST70		/ISZ LOOP! SCOPE LOOP
3125	1151	TAD	M0040	
3126	3246	DCA	REGA	/PRESET REGA

/TEST OF INPUT CHANNEL 2

3127	6135	TST71,	CLSA	/CLEAR STATUS
3130	7370		CLA CLL	/CLEAR AC
3131	6132		CLLR	/ZERO ALL MODES
3132	1124		TAD K2E14	/ENAB. CHAN. 2 INPUT AND INTERRUPT FLOPS
3133	6134		CLEN	/ENABLE
3134	7200		CLA	/CLEAR AC
3135	2247		ISZ REGB	/INCREMENT TIMER
3136	7410		SKP	/NOT DONE YET
3137	5342		JMP ,+3	/TIMER OUT/ ERROR CONDITION
3140	6131		CLSK	/CHECK FOR CLOCK INTER.
3141	5335		JMP ,+4	/WAIT
3142	6135		CLSA	/GET STATUS
3143	3053		DCA RXED	/SAVE IT
3144	3247		DCA REGB	/CLEAR COUNT
3145	1053		TAD RXED	/RESTORE IT
3146	7241		CIA	/21S COMPLEMENT
3147	1102		TAD K2010	/ADD EVENT 2
3150	7650		SNA CLA	/EQUAL?
3151	4430		JMS I NERROR	/CHECK MONITOR
3152	4426		JMS I ERROR	/CHAN 2 EVENT NOT SET, OR PRE-EVENT WAS SET, OR OTHER CHAN UP
3153	7240		TST71H	/MESSAGE POINTER
3154	7402		HLT	/ERROR HALT
3155	7410		SKP	/TO NEXT TEST
3156	3127		TST71	/ISZ LOOP1 SCORE LOOP
3157	1151		TAD M0040	
3160	3746		DCA REGA	/PRESET REGA

/
/TEST OF INPUT CHAN 1
/
3161 6135 TST72, CLSA /CLEAR STATUS
3162 7302 CLA CLL /CLEAR AC
3163 6132 CLLR /CLEAR ALL MODES
3164 1112 TAD K0060 /SET AC6,7=1
3165 6134 CLEN /ENABLE CHAN 1 INPUT AND INTERRUPT
3166 7200 CLA /CLEAR AC
3167 2247 ISZ REGB /INCREMENT TIMER
3170 7410 SKP /NOT DONE YET
3171 5374 JMP ,+3 /TIMER OUT! ERROR CONDITION
3172 6131 CLSK /CHECK FOR CLOCK INTER.
3173 5367 JMP ,+4 /WAIT
3174 6135 CLSA /GET CLOCK STATUS
3175 3253 DCA RXED /SAVE IT
3176 3247 DCA REGB /CLEAR COUNT
3177 1253 TAD RXED /RESTORE IT
3200 7341 CIA /COMPLEMENT
3201 1111 TAD K0040 /ADD INPUT 1
3202 7650 SNA CLA /EQUAL?
3203 4430 JMS I NERROR /CHECK MONITOR
3204 4426 JMS I ERROR /CHAN 1 EVENT NOT SET, OR PREVENT WAS SET, OR OTHER CHAN UP
3205 7266 TST72M /MESSAGE POINTER
3206 7402 HLT /ERROR HALT
3207 7410 SKP /TO NEXT TEST
3210 3161 TST72 /ISZ LOOP! SCOPE LOOP
3211 7340 CLA CLL CMA /SET AC=7777
3212 3246 DCA REGA /PRESET REGA

/
/TEST FAST SAMPLE WITH MODE 2=1 (CHECK THAT KNOBS # 8 & 1 ARE SET PROPERLY)
/
3263 1123 TST74, TAD K0500 /SET AC 03,05#1
3264 6132 CLLR /MODE 2(1),0(1)
3265 7330 CLA CLL CML RAR /SET AC#4000
3266 6133 CLAB /SET BUFF#4000
3267 7232 CLA /CLEAR AC
3270 1116 TAD K0200 /SET AC 04#1
3271 6134 CLEN /LOAD CTN FROM BUF
3272 7200 CLA /CLEAR AC
3273 6133 CLAB /CLR BUF
3274 7222 CLA /CLEAR AC
3275 6132 CLLR /CLEAR ALL MODES
3276 1123 TAD K0500 /SET AC 03,05#1
3277 6132 CLLR /SET OVERFLOW MODE 0(1)
3330 6141 LINC /ENTER LINC MODE
3331 2100 SAM0 /SAMPLE KNOB 0
3332 3182 PDP /ENTER PDP=8 MODE
3333 3153 DCA RXED /STORE
3334 1053 TAD RXED /RESTORE
3335 7241 CIA /2'S COMPLEMENT
3336 1354 TAD SEND /ADD FIRST SAMPLE
3337 7650 SNA CLA /EQUAL?
3338 4432 JMS I NERROR /CHECK MONITOR
3339 4426 JMS I ERROR /CONVERSION NOT INITIATED BY OVFLOW
3342 7333 TST74M /MESSAGE POINTER
3343 7402 HLT /ERROR HALT
3344 7410 SKP /TO NEXT TEST
3345 3263 TST74 /ISZ LOOP; SCOPE LOOP
3346 7340 CLA CLL CMA /SET AC#7777
3347 3246 DCA REGA /REGA FOR NEXT TEST
3348 2347 ISZ REGB /DONE?
3349 5213 JMP TST73 /BACK
3350 1151 TAD M0040
3351 3047 DCA REGB

```

/
/CHECK THAT MODE 0(0),1(1),2(1) DO NOT AFFECT SAMPLE
/
3324 7222 TST75, CLA           /CLEAR AC
3325 6132 CLLR               /ZERO ALL MODES
3326 1120 TAD    K0340       /SET AC#0,05#1
3327 6132 CLLR               /MODE 1(1),2(1),0(0)
3328 6141 LINC               /ENTER LINC MODE
3329 0111 CLR                /CLEAR AC
3330 0104 ESF                /ZERO SPEC. IN. REG.
3331 0103 SAM0               /SAMPLE KNOB 0
3332 0102 PDP                /TO PMODE
3333 3754 DCA    SEND         /SAVE KNOB 0
3334 6141 LINC               /TO LMODE
3335 2101 SAM1               /SAMPLE KNOB 1
3336 1020 LDAI               /PICK UP AC 0#1
3337 2100 0100               /SET FAST SAM PGM
3338 2704 ESF                /GET KNOB 1 SETTING
3339 2100 SAM0               /ENTER PDP MODE
3340 2702 PDP                /STORE
3341 2100 DCA    RXED         /RECEIVE
3342 2703 TAO    RXED         /21'S COMPLEMENT
3343 2100 CIA                /COMPARE
3344 2702 TAD    SEND         /EQUAL?
3345 3853 DCA    CLA          /CHECK MONITOR
3346 1053 TAO    JMS 1        /FAST SAM NOT SET
3347 7241 CIA                /MESSAGE POINTER
3348 1054 TAD    SEND         /ERROR HALT
3349 7640 SZA CLA            /TO NEXT TEST
3350 4430 JMS 1  NERROR      /ISZ LOOP! SCOPE LOOP
3351 4426 JMS 1  ERROR        /SET AC#7777
3352 7355 TST75M             /PRESET REGA FOR NEXT TEST
3353 7402 HLT
3354 7410 SKP
3355 7324 TST75
3356 7340 CLA CLL CMA
3357 3246 DCA    REGA

```

/
/*OK CHECK FOR INHIBITING OF FAST SAM

/

3362	6141	TST76, LINC	/ENTER LINC MODE
3363	4120	SAM0	/READ KNOB 2
3364	7322	PDP	/ENTER PDP MODE
3365	3253	DCA RXED	/STORE
3366	1253	TAO RXED	/RESTORE
3367	7241	CIA	/2'S COMPLEMENT
3370	1354	TAD SEND	/COMPARE
3371	7650	SNA CLA	/EQUAL?
3372	4430	JMS I NERROR	/CHECK MONITOR
3373	4426	JMS I ERROR	/MODE 2(1),1(1) INHIBIT FAST SAM
3374	7376	TST76M	/MESSAGE POINTER
3375	7402	HLT	/ERROR HALT
3376	7413	SKP	/TO NEXT TEST
3377	3362	TST76	/ISZ LOOP! SCOPE LOOP
3400	7342	CLA CLL CMA	/SET AC=7777
3401	3046	DCA REGA	/PRESET REGA FOR NEXT TEST
3402	2047	ISZ REGB	/DONE?
3403	5461	JMP I TST75N	/BACK VIA PAGE 0
3404	1151	TAD M0#40	
3405	3047	DCA REGB	/PRESET REGB

/DOES TO PRESET CLEAR CVFLO, ENABLES, RATES AND MODES
 /PROGRAMED TO PRESET USED

```

3416 7232 TST77, CLA           /CLEAR AC
3417 6132 CLLR              /CLEAR ALL MODES
3418 6134 CLEN              /CLEAR ALL ENABLES
3419 1133 TAD    K3222        /SET AC #1, #2=1
3420 6132 CLLR              /SET RATE=10KHZ
3421 7232 CLA               /
3422 7004 TAD    K6030        /SET AC #0, #1=1
3423 7001 IAC               /INCREMENT COUNTER
3424 7443 SZA               /DONE?
3425 5215 JMP    ,=2         /WAIT LOOP 4.92 MSEC
  
```

/NOW DO IO PRESET CHECK IF RATE BITS 1,2 CLEAR

```

3426 6141 LINC              /ENTER LINC MODE
3427 1222 LDAT              /PICK UP AC BIT 37
3428 0020 0020              /
3429 2004 ESF               /
3430 2002 PDP               /ENTER PDP MODE
3431 6137 CLCA              /GET COUNTER
3432 3254 DCA    SEND        /STORE
3433 1142 TAD    K6020        /SET UP DELAY
3434 7001 IAC               /INCREMENT COUNTER
3435 7440 SZA               /DONE?
3436 5230 JMP    ,=2         /WAIT LOOP 4.92 MSEC
3437 6137 CLCA              /READ COUNTER AGAIN
3438 7241 CIA               /2IS COMPLEMENT
3439 1054 TAD    SEND        /COMPARE
3440 7650 SNA CLA            /HAS COUNTER CHANGED?
3441 4430 JMS I  NERROR      /CHECK MONITOR
3442 4426 JMS I  ERROR       /IO PRESET FAILED TO CLEAR RATE BITS 1 & 2
3443 7423 TST77M             /MESSAGE POINTER
3444 7402 HLT               /ERROR HALT
3445 7410 SKP               /TO NEXT TEST
3446 3406 TST77              /ISZ LOOP! SCOPE LOOP
3447 7340 CLA CLL CMA        /SET AC=7777
3448 3246 DCA    REGA         /PRESET REGA FOR NEXT TEST
3449 2347 ISZ    REGB         /LOOP BACK
3450 5206 JMP    TST77        /
3451 1151 TAD    M0040        /
3452 3247 DCA    REGB         /PRESET REGB
  
```

```

/
/NOW ENABLE RATE BIT 0
/
3453 7220 TST79, CLA           /CLEAR AC
3454 6132 CLLR              /CLEAR ALL MODES
3455 6134 CLEN              /CLEAR ENABLES
3456 1135 TAD    K4000          /SET AC 00#1
3457 6132 CLLR              /SET RATE=1KHZ
3458 7222 CLA
3461 7301 IAC               /INCREMENT COUNTER
3462 7442 SZA               /DONE?
3463 5261 JMP   ,=2           /WAIT LOOP 16 MSEC
/
/NOW DO IO PRESET AND SEE IF BIT 0 CLEARED
/
3464 6141 LINC              /ENTER LINC MODE
3465 1720 LDAI              /PICK UP AC 07
3466 2220 0020
3467 2204 ESF
3470 2202 PDP               /ENTER PDP MODE
3471 6137 CLCA              /READ COUNTER
3472 3254 DCA   SEND         /STORE
3473 7301 IAC               /INCREMENT COUNTER
3474 7440 SZA               /DONE?
3475 5273 JMP   ,=2           /WAIT 16 MSEC
3476 6137 CLCA              /READ COUNTER AGAIN
3477 7341 CIA               /2'S COMPLEMENT
3520 1254 TAO   SEND         /COMPARE
3521 7650 SNA CLA
3522 4430 JMS I  NERROR      /COUNTER STILL THE SAME
3523 4426 JMS I  ERROR       /CHECK MONITOR
3524 7457 TST79M             /RATE BIT 0 SET AFTER IO PRESET
3525 7402 HLT
3526 7410 SKP
3527 3453 TST79              /MESSAGE POINTER
3528 7340 CLA CLL CMA        /ERROR HALT
3529 3246 DCA   REGA         /TO NEXT TEST
3530 2247 ISZ   REGB         /ISZ LOOP/ SCOPE LOOP
3531 5463 JMP I  TST79N       /SET AC#7777
3532 3346 DCA   REGA         /PRESET REGA
3533 5463 JMP I
3534 3346 DCA   REGA         /LOOP BACK
3535 5463 JMP I
3536 3346 DCA   REGA         /BACK VIA PAGE 0
3537 5463 JMP I
3538 3346 DCA   REGA         /CLEAR REGA IF EXECUTING NEXT TEST

```

```

/
/DOES OVERFLOW AND OVFL0 INT. FLOP
/CLEAR WITH IO PRESET
/
3515 7202 TST81, CLA           /CLEAR AC
3516 6132 CLLR               /CLEAR ALL MODES
3517 1114 TAD    K2132
3522 6132 CLLR
3521 6135 CLSA
3522 7200 CLA
3523 1135 TAD    K4000
3524 6133 CLAB               /SET BUF TO 4000
3525 7200 CLA
3526 1116 TAD    K0200
3527 6134 CLEN               /LOAD COUNTER
3530 7200 CLA
3531 6133 CLAB
3532 6132 CLLR
3533 1114 TAD    K0100
3534 6132 CLLR
3535 6141 LINC               /GEN "CLR CNT"
3536 1020 LDAI               /ENTER LINC MODE
3537 0720 0020
3540 0704 ESF                /SO IO PRESET
3541 0702 PDP                /ENTER PDP MODE
3542 6135 CLSA               /GET STATUS
3543 7700 SMA CLA
3544 4430 JMS I  NERROR      /CHECK MONITOR
3545 4426 JMS I  ERROR       /OVFL0 STILL SET AFTER IO PRESET
3546 7511 TST81M             /MESSAGE POINTER
3547 7402 HLT                /ERROR HALT
3552 7410 SKP
3551 3515 TST81             /TO NEXT TEST
                           /ISZ LOOP/ SCOPE LOOP

```

/
/TEST OVFL INT ENABLE
/
3552 7220 TST82, CLA /CLEAR AC
3553 1114 TAD K0100
3554 6132 CLLR /SET MODE 2(1)
3555 6135 CLSA /CLEAR STATUS
3556 7200 CLA
3557 1135 TAD K4000 /SET BUF PRESET REG.
3560 6133 CLAB
3561 7200 CLA
3562 1116 TAD K0200 /LOAD CNT WITH 4000
3563 6134 CLEN
3564 7200 CLA
3565 1114 TAD K0100 /SET INT,
3566 6134 CLEN /ENTER LINE MODE
3567 6141 LINC
3570 1720 LDAT
3571 0720 0020
3572 0704 ESF /DO I/O PRESET
3573 0702 PDP /ENTER PDP MODE
3574 7200 CLA
3575 6132 CLLR /CLEAR ALL MODES
3576 1114 TAD K0100 /GEN,
3577 6132 CLLR
3600 6131 CLSK
3621 4430 JMS I NERROR /CHECK MONITOR
3632 4426 JMS I ERROR /OVFL INTEN, SET AFTER I/O PRESET
3633 7534 TST82M /MESSAGE POINTER
3624 7402 HLT /ERROR HALT
3625 7610 SKP CLA /TO NEXT TEST
3636 3552 TST82 /ISZ LOOP1 SCORE LOOP

/
/DOES IO PRESET CLEAR INPUT ENABLE FLOPS
/
3617 7212 TST83, CLA
3618 6132 CLLR
3611 1113 TAD K2077
3612 6134 CLEN
3613 6135 CLSA
3614 6141 LINC
3615 1020 LDAI
3616 0020 0020
3617 0104 ESF
3620 1102 PDP
3621 7200 CLA
3622 1113 TAD K2077
3623 6132 CLLR
3624 7220 CLA
3625 6135 CLSA
3626 0134 AND K3777
3627 7650 SNA CLA
3630 4430 JMS I NERROR
3631 4426 JMS I ERROR
3632 4333 TST83M
3633 7402 HLT
3634 7610 SKP CLA
3635 3607 TST83
/CLEAR ALL MODES
/ENABLE INPUTS TO ALL CHAN
/CLEAR STATUS
/ENTER LINC MODE

/DO IO PRESET
/ENTER PDP MODE

/SIMULATE INPUTS IN ALL CHAN
/GET STATUS
/IGNORE O'FLO

/CHECK MONITOR
/STATUS NOT ZERO I/O PRESET FAILED
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOPI SCOPE LOOP

/
/DOES I/O PRESET CLEAR MODE 2
/
3636 6133 TST84, CLAB
3637 6132 CLLR
3640 1114 TAD K0100 /CLEAR MODES
3641 6132 CLLR
3642 6141 LINC
3643 1020 LDAI
3644 0020 0020
3645 0104 ESF
3646 0002 PDP
3647 7200 CLA
3650 1141 TAD K5555 /SET MODE 2(1) - CLR CNT
3651 6133 CLAB /ENTER LINC MODE
3652 7200 CLA
3653 1116 TAD K0200 /DO I/O PRESET
3654 6134 CLEN /ENTER PDP MODE
3655 6137 CLCA
3656 7700 SMA CLA /LOAD BUF WITH 5555
3657 4430 JMS I NERROR /GEN LOAD CNT
3660 4426 JMS ! ERROR /LOAD CNT TO AC
3661 4357 TST84M /CHECK MONITOR
3662 7402 HLT /MODE 2 NOT CLEARED BY I/O PRESET
3663 7610 SKP CLA /MESSAGE POINTER
3664 3636 TST84 /ERROR HALT
3665 7348 CLA CLL DMA /TO NEXT TEST
3666 3746 DCA REGA /ISZ LOOP1 SCOPE LOOP
 /SET AC = 7777
 /PRESET REGA

3657	7604	TST85,	LAS		/IF RIGHT SW BIT 4(1)
3670	7106		RTL		/SKIP FAST SAM TEST
3671	7106		RTL		
3672	7710		SPA CLA		
3673	5354	JMP	RESET		
3674	7220		CLA		
3675	6132		CLLR		/CLEAR ALL MODES
3676	6141		LINC		/ENTER LINC MODE
3677	8122		SAM0		/READ KNOB 0
3710	2102		PDP		
3721	3054	DCA	SEND		
3722	6141		LINC		
3723	8101		SAM1		/READ KNOB 1
3724	2102		PDP		/ENTER PDP MODE
3725	7200		CLA		
3726	1122	TAD	K0430		
3727	6132		CLLR		/SET MODE 0(1)
3710	6141		LINC		/ENTER LINC MODE
3711	1123		LDAI		
3712	2120		0020		
3713	2104		ESF		/00 10 PRESET
3714	1020		LDAI		
3715	0100		0100		/ENABLE FAST SAM
3716	2004		ESF		
3717	0100		SAM0		/READ KNOB 1=FAST S. MODE
3720	8102		PDP		/ENTER PDP MODE
3721	7341	CIA			
3722	1254	TAD	SEND		
3723	7640	SZA CLA			
3724	4430	JMS I	NERROR		/CHECK MONITOR
3725	4426	JMS I	ERROR		/FAST SAM NOT SET
3726	4403	TST85M			/MESSAGE POINTER
3727	7402	HLT			/ERROR HALT
3730	7410	SKP			/TO NEXT TAPE
3731	3667	TST85			/ISZ LOOP1 SCOPE LOOP
3732	7340	CLA CLL CMA			/SET AC # 7777
3733	3046	DCA	REGA		/PRESET REGA

/
/VOW CHECK FOR MODE 0 CLEARED
/

3734	6141	TST86	LINC	/ENTER LINC MODE
3735	2122		SAM	/READ KNOB 3
3736	3522		PDP	/ENTER PDP MODE
3737	7741		CIA	
3740	1754	TAD	SEND	
3741	7650		SNA CLA	
3742	4430	JMS I	NERROR	/CHECK MONITOR
3743	4426	JMS I	ERROR	/MODE 0 NOT CLEARED
3744	4432	TST86M		/MESSAGE POINTER
3745	7432	HLT		/ERROR HALT
3746	7410	SKP		/TO NEXT TEST
3747	3734	TST86		/ISZ LOOP1 SCOPE LOOP
3750	7340	CLA CLL CMA		/SET AC = 7777
3751	3246	DCA	REGA	/PRESET REGA
3752	2047	ISZ	REGB	/LOOP BACK
3753	5267	JMP	TST85	

/
/RESET ANYTHING LEFT HANGING
/

3754	1107	RESET	TAD	K0020	/PICK UP AC BIT 07
3755	6141		LINC		/TO LMODE
3756	0424		ESF		/00 IO PRESET
3757	0202		PDP		/TO PMODE
3760	7220		CLA		/CLEAR THE AC
3761	1151		TAD	M0040	
3762	3246		DCA	REGA	/PRESET REGA PRIOR TO NEXT TEST

```

/
/DOES MODE 1(1) WORK CHAN 1
/
3763 7230 TST87: CLA
3764 6132 CLLR /CLEAR ALL MODES
3765 6133 CLAB /CLEAR BUF
3766 4445 JMS I RANDOM /GET RANDOM NUM
3767 3054 DCA SEND
3770 1054 TAD SEVO
3771 6133 CLAB /SEND RANDOM NUM TO BUF
3772 7200 CLA
3773 1114 TAD K0100
3774 6132 CLLR /GEN "CLR CNT"
3775 6135 CLSA /CLEAR CLOCK STATUS
3776 7200 CLA
3777 1116 TAD K0230
4000 6134 CLEN /GEN LOAD CNT
4001 6132 CLLR /SET MODE BIT 1(1)
4002 7200 CLA
4003 6133 CLAB /CLEAR BUFFER
4004 1112 TAD K0060 /ENABLE INPT 1 AND INT CHAN1
4005 6134 CLEN /INCREMENT TIMER
4006 2047 ISZ REGB /NOT DONE YET
4007 7410 SKP /TIME OUT
4010 5213 JMP ,+3 /SKP ON CLOCK INT
4011 6131 CLSK
4012 5206 JMP ,+4
4013 6135 CLSA /CLEAR STATUS
4014 7200 CLA
4015 3047 DCA REGB /CLEAR REGB
4016 6136 CLBA /GET BUFFER
4017 7041 CIA
4020 1054 TAD SEND /COMPARE
4021 7650 SNA CLA
4022 4430 JMS I NERROR /CHECK MONITOR
4023 4426 JMS I ERROR /CHAN 1 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
4024 4450 TST87M /MESSAGE POINTER
4025 7402 HLT /ERROR HALT
4026 7410 SKP /TO NEXT TEST
4027 3763 TST87 /ISZ LOOP/ SCORE LOOP
4030 1151 TAD M0040
4031 3046 DCA REGA

```

/
/DOES MODE 1 (1) WORK CHAN 2
/
4232 6134 TST88, CLEN /CLEAR ENABLES
4233 6135 CLSA /CLEAR CLOCK STATUS
4234 7200 CLA
4235 6133 CLAB /CLEAR BUFFER
4236 1104 TAD K0014 /ENABLE CHAN 2 INPUT AND INT
4237 6134 CLEN /INCREMENT TIMER
4240 2147 ISZ REGB /NOT DONE YET
4241 7410 SKP /TIME OUT
4242 5245 JMP ,*3 /SKP ON CLOCK INT
4043 6131 CLSK
4244 5240 JMP ,*4 /CLEAR STATUS
4245 6135 CLSA
4246 7200 CLA
4247 3247 DCA REGB /CLEAR REGB
4250 6136 CLBA /GET BUFFER
4051 7241 CIA
4052 1154 TAD SENO /COMPARE
4253 7650 SVA CLA
4254 4430 JMS I NERROR /CHECK MONITOR
4255 4426 JMS I ERROR /CHAN2 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
4256 4476 TST88M /MESSAGE POINTER
4257 7402 HLT /ERROR HALT
4060 7410 SKP /TO NEXT TEST
4261 4732 TST88 /ISZ LOOP1 SCOPE LOOP
4262 1151 TAD M0040
4263 3246 DCA REGA

/
/DOES MODE 1 (1) WORK CHAN 3
/
4264 6134 TST89, CLEN /CLEAR ENABLE
4265 6135 CLSA /CLEAR STATUS
4266 7222 CLA /
4267 6133 CLAB /CLEAR BUFFER
4272 1:77 TAD K0003 /
4271 6134 CLEN /ENABLES CHAN 3 INPUT AND INT
4272 2:47 ISZ REGB /INCREMENT TIMER
4273 7410 SKP /NOT DONE YET
4274 5277 JMP ,+3 /TIME OUT
4275 6131 CLSK /SKIP ON CK INT
4276 5272 JMP ,+4 /
4277 6135 CLSA /CLEAR CLOCK STATUS
4100 7200 CLA /
4121 3247 DCA REGB /CLEAR REGB
4122 6136 CLBA /GET BUF
4123 7:41 CIA /
4124 1:54 TAD SEND /COMPARE
4125 7650 SNA CLA /
4126 4430 JMS I NERROR /CHECK MONITOR
4127 4426 JMS I ERROR /CHAN 3 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
4110 4524 TST89M /MESSAGE POINTER
4111 7402 HLT /ERROR HALT
4112 7410 SKP /TO NEXT TEST
4113 4:64 TST89 /ISZ LOOP1 SCOPE LOOP
4114 7340 CLA CLL CMA /SET AC=7777
4115 3246 DCA REGA /PRESET REGA
4116 1151 TAD M0040 /
4117 3:47 DCA REGB /PRESET REGB

/
/TEST MODE 1(1) AND MODE 2(1) CHAN 1
/
4120 6134 TST90, CLEN /CLEAR ENABLES
4121 1120 TAD K2320
4122 1127 TAD K1000 /START CNT RATE=400KHZ = MODE 1(1) AND 2(1)
4123 6132 CLLR
4124 7282 CLA
4125 1122 TAD K2320 /STOP CNT = MODE 1(1) AND 2(1)
4126 6132 CLLR
4127 6137 CLCA /GET CNT
4132 3754 DCA SEND /STORE
4131 6135 CLSA
4132 7282 CLA
4133 6133 CLAB /CLEAR BUF
4134 1112 TAD K0060
4135 6134 CLEN /ENABLE CHAN1 INPUT AND INT
4136 2251 ISZ REGT /INCREMENT TIMER
4137 7410 SKP /NOT DONE YET
4142 5343 JMP ,+3 /TIME OUT
4141 6131 CLSK /SKP ON CLOCK INT
4142 5336 JMP ,+4
4143 6135 CLSA /CLEAR CLOCK STATUS
4144 7220 CLA
4145 3251 DCA REGT /CLEAR TIMER
4146 6136 CLBA /GET BUF
4147 7741 CIA
4150 1254 TAD SEND /COMPARE
4151 7650 SNA CLA
4152 4432 JMS I NERROR /CHECK MONITOR
4153 4426 JMS I ERROR /CHAN1 FAILED TO CAUSE CNT TO BUF TRANSFER
4154 4552 TST90M /MESSAGE POINTER
4155 7432 HLT /ERROR HALT
4156 7413 SKP /TO NEXT TEST
4157 4123 TST90 /ISZ LOOP1 SCOPE LOOP
4158 7340 CLA CLL CMA
4161 3746 DCA REGA

/
/TEST MODE 1 (1) AND MODE 2 (1) CHAN 2
/
4162 6134 TST91, CLEN /CLEAR ENABLES
4163 6135 CLSA /CLEAR STATUS
4164 7200 CLA /CLEAR BUF
4165 6133 CLAB /CLEAR BUF
4166 1104 TAD K0014 /ENABLE CHAN 2 INPUT AND INT
4167 6134 CLEN /INCREMENT TIMER
4170 2351 ISZ REGT /NOT DONE YET
4171 7410 SKP /TIME OUT
4172 5375 JMP ,+3 /SKP ON CLOCK INT
4173 6131 CLSK /CLEAR STATUS
4174 5370 JMP ,+4 /CLEAR REGT
4175 6135 CLSA /GET BUF
4176 7200 CLA /COMPARE
4177 3251 DCA REGT /CHECK MONITOR
4200 7200 NOP /CHAN 2 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
4201 6136 CLBA /CHAN 2 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
4202 7441 CIA /CLEAR BUF
4203 1054 TAD SENO /CLEAR REGT
4204 7650 SNA CLA /CLEAR STATUS
4205 4430 JMS I NERROR /CLEAR REGT
4206 4426 JMS I ERROR /CLEAR REGT
4207 4600 TST91M /CLEAR REGT
4210 7402 HLT /CLEAR REGT
4211 7610 SKP CLA /CLEAR REGT
4212 4162 TST91 /CLEAR REGT
4213 7340 CLA CLL CMA /PRESET REGA
4214 3246 DCA REGA /PRESET REGA

/TEST MODE 1 (1) AND MODE 2 (\$) CHAN 3
/
4215 6134 TST92, CLEN /CLEAR ENABLES
4216 6135 CLSA
4217 7202 CLA
4220 6133 CLAB /CLEAR BUF
4221 1 77 TAD K0003
4222 6134 CLEN /ENABLES CHAN3 INPUT AND INT
4223 2251 ISZ REGT /INCREMENT TIMER
4224 7410 SKP /NOT DONE YET
4225 5230 JMP ,+3 /TIME OUT
4226 6131 CLSK /SKP ON CLOCK INT
4227 5223 JMP ,+4 /CLEAR CLOCK STATUS
4230 6135 CLSA
4231 7202 CLA
4232 3251 DCA REGT /CLEAR REGT
4233 7300 NOP
4234 6136 CLBA /GET BUF
4235 7341 CIA
4236 1854 TAD SEND /COMPARE
4237 7650 SNA CLA
4240 4430 JMS I NERROR
4241 4426 JMS I ERROR /CHAN 3 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
4242 4626 TST92M /MESSAGE POINTER
4243 7402 HLT /ERROR HALT
4244 7410 SKP /TO NEXT TEST
4245 4215 TST92 /ISE LOOP1 SCOPE LOOP
4246 7340 CLA CLL CMA /SET AC = 7777
4247 3246 DCA REGA /PRESET REGA

/CHECK THAT CHAN 3 CLEARED COUNTER FROM TEST 92

4253	6137	TST93,	CLCA	/GET CNT
4251	3153		DCA	RXED
4252	1153		TAD	RXED
4253	7652		SNA CLA	
4254	4432		JMS I	NERROR
4255	4426		JMS I	ERROR
4256	4654		TST93M	
4257	7422		HLT	
4260	7410		SKP	
4261	4250		TST93	
4262	7340		CLA CLL CMA	
4263	3146		DCA REGA	
4264	2047		ISZ REGB	
4265	5464		JMP I TST92N	
4266	1151		TAD M0040	
4267	3146		DCA REGA	

/ZERO?

/CHECK MONITOR

/CHAN3 INPUT FAILED TO CLEAR CNT

/MESSAGE POINTER

/ERROR HALT

/TO NEXT TEST

/ISZ LOOPS SCOPE LOOP

/SET AC = 7777

/PRESET REGA

/DO TESTS 90-93 40 TIMES

/TO TEST 90

/PRESET REGA

/CHECK THAT O'FLO ALWAYS TRANSFERS BUFFER TO COUNTER ON MODE 2(1)

4270	1771	TST94,	TAD	KPRE	/GET PRESET
4271	6133		CLAB		/PRESET BUFFER
4272	7222		CLA		/
4273	1773		TAD	KRTE	/GET RATE
4274	6132		CLLR		/START CLOCK
4275	7220		CLA		//
4276	1772		TAD	KENA	/GET ENABLES
4277	6134		CLEN		/INTERRUPT ON OVERFLOW
4300	6131		CLSK		/WAIT FOR INTERRUPT
4321	5300		JMP	,=1	/
4322	251		ISZ	REGT	/WAIT FOR ANOTHER OVERFLOW
4323	5302		JMP	,=1	/22 MSEC DELAY
4324	7222		CLA		
4325	6132		CLLR		
4326	6134		CLEN		
4327	6135		CLSA		
4310	6137		CLCA		/GET THE COUNTER
4311	7440		SZA		/0 IS OK
4312	7710		SPA CLA		/COUNTER SHOULD NEVER GO POSITIVE
4313	4430		JMS I	NERROR	/
4314	4426		JMS I	ERROR	/ECO EM=00034 IS EITHER NOT INSTALLED OR NOT WORKING
4315	4702		TST94M		/
4316	7402		HLT		/
4317	7410		SKP		/
4320	4270		TST94		/

/
/ALERT OPERATOR OF PASS COMPLETION
/SUPPRESS PRINTOUT IF RSW 06 = 1
/
4321 2432 TST95I ISZ PASS /INCREMENT PASS
4322 7000 NOP /DON'T SKIP
4323 7604 LAS /READ SWITCHES
4324 2111 AND <0040 /PICK OUT RSW 06
4325 7640 SZA CLA /SET?
4326 5176 JMP 176 /YES, NO PRINTOUT
4327 144 TAD PNTJ /GET POINTER
4332 3426 OCA I ERROR /CHEAT MONITOR
4331 5431 JMP I OUTPAS /GO TYPE ALARM
4332 4740 LOCJ, TST95M /MESSAGE POINTER
/
/RETURN TO LOC 176 FROM ASCII TYPEOUT (MONITOR WILL HANDLE LINK)
/

5000 #5400

/

/NON ERROR MONITOR DETERMINES IF OPERATOR WANTS TO LOOP ON NONFAILING TEST
 NERROS, Z

5000	7100		/RETURN ADDRESS
5011	7307	CLA CLL TAC RTL	/SET AC = 4
5002	1201	TAD NERROS	/GET RETURN ADDRESS
5003	3201	DCA NERROS	/UPDATE RETURN ADDRESS
5014	1607	TAD I NERROS	/GET SCOPE LOOP ADDRESS
5005	3220	DCA ERRORS	/STORE IT
5006	2346	ISZ REGA	/UPDATE DATA
5007	5620	JMP I ERRORS	/EXIT
5010	7614	LAS	/READ SWITCHES
5011	3122	AND K0400	/SAVE SR3
5012	7640	SZA CLA	/TEST AND CLEAR
5013	5620	JMP I ERRORS	/LOOPING
5014	7240	CMA	/SET AC=-1
5015	1200	TAD NERROS	/ADD NERRORS
5016	3200	DCA NERROS	/STORE IN NERRORS
5017	5600	JMP I NERROS	/JUMP INDIRECT LOOP

/

/ERROR PROCESSOR, SCOPE LOOP, HALT, PRINT

5020	3200	ERRORS, Z	/RETURN ADDRESS STORAGE
5021	7604	LAS	/READ SWITCHES
5022	7104	RAL	/MOVE SR1 INTO AC00
5023	7700	SMA CLA	/IS IT SET
5024	5251	JMP ASCII	/NO TYPE A MESSAGE
5025	4421	JMS I BELL	/RING THE BELL
5026	1220	ASCRXT, TAD	/GET CURRENT ERROR ADDRESS
5027	7341	ERRORS	/INVERT IT
5030	3027	DCA LSTERR	/STORE IN LAST ERROR
5031	2220	ISZ	/YES INDEX ESCAPE
5032	7604	ERRORS	/READ SWITCHES
5033	7700	SMA CLA	/IS SR0 SET
5034	7402	HLT	/NO, ERROR HALT
5035	2220	ISZ	/YES INDEX ESCAPE TO JUMP OUT
5036	2220	ISZ	/INDEX ERRORS TO SCOPE MODE
5037	1620	TAD I	/GET SCOPE ADDRESS
5040	3200	DCA NERROS	/STORE IN TYPE
5041	7604	LAS	/READ SWITCHES
5042	7006	RTL	/MOVE SR02 TO AC0
5043	7710	SPA CLA	/IS SCOPE MODE SELECTED
5044	5600	JMP I NERROS	/YES CONTINUE IN SCOPE LOOP
5045	7240	CMA	/NO SET AC=7777 (=1)
5046	1220	TAD	/SUBTRACT ONE FROM ERRORS
5047	3220	DCA	/STORE SELECTED ADDRESS
5050	5620	JMP I	/ERRORS
			/EXIT TO NEXT TEST

5251	7243	ASCII,	CLA CMA	/SET C(AC)=1
5252	1620		TAD I ERRORS	/GET MESSAGE ADDRESS STORAGE
5253	3010		DCA PINT	/STORE IT IN AUTO INDEX REGISTER
5254	1220		TAD ERRORS	/GET RETURN ADDRESS
5255	1227		TAD LSTERR	/SUBTRACT LAST ERROR ADDRESS
5256	7650		SNA CLA	/TEST
5257	5363		JMP DATYP	/SAME GO TYPE DATA
5260	1410		TAD I PINT	/GET FIRST CHARACTER
5261	3200		DCA NERROS	/SAVE IT
5262	1200		TAD NERROS	/GET IT
5263	7450		SNA	/TEST IT
5264	5226		JMP ASCRXT	/NUMBER=EXIT,
5265	7-40		CMA	/INVERT IT
5266	7450		SNA	/NUMBER=EXITA
5267	5315		JMP DATUM	/TYPE OUT DATA ROUTINE
5270	7440		CMA	/CHANGE IT BACK
5071	7112		RTR CLL	/SWAP AC TO THE RIGHT
5272	7212		RTR	/MOVE
5273	7/12		RTR	/MOVE
5274	4300		JMS TYPECH	/TYPE IT
5275	1200		TAD NERROS	/GET IT AGAIN
5276	4300		JMS TYPECH	/TYPE IT
5277	5260		JMP ASCII+7	/MUST BE MORE WORDS THAT NEED TYPING
5120	4700	TYPECH,	0	
5131	2113		AND K0077	/SAVE SIGNIFICENT PART
5102	3256		DCA SPACE	/STORE WORD
5123	1256		TAD SPACE	/FETCH IT
5124	7650		SNA CLA	/TEST FOR 00 CRLF CODE
5125	4354		JMS CRLF	/YES IT WAS
5106	1256		TAD SPACE	/NO TYPE IT
5127	1151		TAD M0040	/SUBTRACT 40
5110	7510		SPA	/TEST POLARITY
5111	1114		TAD K0100	/ADD 340
5112	1117		TAD K240	/ADD 240
5113	4465		JMS I TYPE	/TYPE
5114	5700		JMP I TYPECH	/EXIT

5115	1410	DATUM,	TAD I	PINT	/GET ADDRESS OF REGISTER
5116	3270		DCA	NERROS	/STORE IN TEMP
5117	1240		TAD	NERROS	/GET TEMP
5120	7650	SNA CLA			/TEST FOR EXIT
5121	5226	JMP	ASCRXT		/EQUALS 0000 EXIT
5122	1200	TAD	NERROS		/GET TEMP
5123	1162	TAD		M4444	/\$\$?
5124	7650	SNA CLA			/TEST
5125	5176	JMP	176		/SPECIAL RESTART
5126	1600	TAD I	NERROS		/GET DATA
5127	4333	JMS	OCTYP		/TYPE IT
5130	1117	TAD	K243		/SPACE
5131	4465	JMS I	TYPE		/TYPE IT
5132	5315	JMP	DATUM		/TYPE NUMERIC DATA
5133	0100	OCTYP,	2		/RETURN ADDRESS STORAGE
5134	3300	DCA	TYPECH		/STORE DATA TO BE PRINTED
5135	1143	TAD	K7774		/SET UP TALLY
5136	3756	DCA	SPACE		/SET IT
5137	1130	HERE,	TAD	K1426	/GET FLAG NUMBER
5140	3354	REDO,	DCA	CRLF	/STORE
5141	1300		TAD	TYPECH	
5142	7204		RAL		
5143	3320		DCA	TYPECH	
5144	1354		TAD	CRLF	
5145	7204		RAL		
5146	7420		SNL		
5147	5340		JMP	REDO	
5150	4465		JMS I	TYPE	
5151	2F56		ISZ	SPACE	
5152	5337		JMP	HERE	
5153	5733		JMP I	OCTYP	/EXIT
5154	0100	CRLF,	2		/RETURN ADDRESS STORAGE
5155	1374		TAD	K0215	/GET CR
5156	4465		JMS I	TYPE	/TYPE IT
5157	1375		TAD	K0212	/GET LF
5160	4465		JMS I	TYPE	/TYPE IT
5161	1115		TAD	K0177	/SET TO RUBOUT
5162	5754		JMP I	CRLF	/EXIT
5163	1410	DATYP,	TAD I	PINT	/GET A TERM OFF OF TYPE LIST
5164	7450		SNA		/END OF LIST?
5165	5226		JMP	ASCRXT	/YES EXIT
5166	7140		CMA		/INVERT
5167	7640		SZA CLA		/BEGINNING OF DATA
5170	5363	JMP	DATYP		/NO
5171	4354	JMS	CRLF		/YES OK RETURN THE TTY CARRIAGE AND LINE FEED
5172	7300		CLA CLL		/CLEAR AC AND LINK
5173	5315	JMP	DATUM		/GO TYPE THE DATA
5174	0215	K2215,	0215		
5175	0212	K2212,	0212		

5200 *5200
5200 0700 BELLS, 2 /RING THE BELL
5201 7604 LAS
5202 0114 AND K2132
5203 7640 SZA CLA
5204 5600 JMP I BELLS
5205 1101 TAD K2207
5206 4465 JMS I TYPE
5207 5600 JMP I BELLS
5210 0700 RANDY, 2 /RANDOM NUMBER GENERATOR
5211 1240 TAD RNA
5212 1241 TAD RNB
5213 1242 TAD RNC
5214 1140 TAD K5252
5215 3240 DCA RNA
5216 7004 RAL
5217 1240 TAD RNA
5220 1241 TAD RNB
5221 1242 TAD RNC
5222 1140 TAD K5252
5223 3241 DCA RNB
5224 7004 RAL
5225 1240 TAD RNA
5226 1241 TAD RNB
5227 1242 TAD RNC
5230 1140 TAD K5252
5231 3242 DCA RNC
5232 7004 RAL
5233 1240 TAD RNA
5234 3240 DCA RNA
5235 1241 TAD RNB
5236 1242 TAD RNC
5237 5610 JMP I RANDY
5240 7601 RNA,
5241 3542 RNB,
5242 3755 RNC,
5243 0000 TYPOUT, 0
5244 6246 TLS
5245 6241 TSF
5246 5245 JMP ,=1
5247 6042 TCF /CLEAR FLAG
5250 7300 CLA CLL
5251 5643 JMP I TYPOUT
5252 0000 SETN, 0 /RESET PASS COUNTER
5253 7300 CLA CLL
5254 3032 DCA PASS
5255 3246 DCA REGA
5256 3247 DCA REGB
5257 3227 DCA LSTERR
5260 5652 JMP I SETN

/TEXT TEST ERROR MESSAGES

/

5261	0024	TST1VM, 0024	/TST12 CLAB CHANGED AC
5262	2324	2324	
5263	6162	6162	
5264	4023	4023	
5265	1401	1401	
5266	0240	0240	
5267	0310	0310	
5270	0116	0116	
5271	0705	0705	
5272	0440	2440	
5273	0103	0103	
5274	4000	4000	
5275	7777	EXITA	
5276	0046	REGA	
5277	0253	RXED	
5300	0000	EXIT	
5301	0024	TST11M, 0024	/TST11 CLBA FAILED
5302	2324	2324	
5303	6161	6161	
5304	4003	4003	
5305	1402	1402	
5306	0140	0140	
5307	0601	0601	
5310	1114	1114	
5311	0504	0504	
5312	4000	4000	
5313	7777	EXITA	
5314	0354	SEND	
5315	0253	RXED	
5316	0000	EXIT	
5317	0024	TST12M, 0024	/TST12 CLAB FAILED
5320	2324	2324	
5321	6162	6162	
5322	4003	4003	
5323	1401	1401	
5324	0240	0240	
5325	0601	0601	
5326	1114	1114	
5327	0504	0504	
5330	4000	4000	
5331	7777	EXITA	
5332	0354	SEND	
5333	0253	RXED	
5334	0000	EXIT	
5335	0024	TST13M, 0024	/TST13 CLAB FAILED
5336	2324	2324	
5337	6163	6163	
5340	4003	4003	
5341	1401	1401	

5342 1242 0240
5343 0631 2601
5344 1114 1114
5345 0524 0504
5346 4222 4002
5347 7777 EXITA
5350 0746 REGA
5351 0253 RXED
5352 0120 EXIT

5353 0124 TST14M, 0024 /TST14 CLAB FAILED
5354 2324 2324
5355 6164 6164
5356 4003 4003
5357 1421 1421
5358 0240 0240
5361 0621 0621
5362 1114 1114
5363 0504 0504
5364 4002 4002
5365 7777 EXITA
5366 0254 SEND
5367 0253 RXED
5370 0100 EXIT

5371 0024 TST15M, 0024 /TST15 CLBA CHANGED BUFFER
5372 2324 2324
5373 6165 6165
5374 4003 4003
5375 1402 1402
5376 0140 0140
5377 0310 0310
5430 0116 0116
5431 0705 0705
5432 0442 0442
5433 0225 0225
5434 0606 0606
5425 0522 0522
5426 4000 4000
5427 7777 EXITA
5410 0254 SEND
5411 0253 RXED
5412 0120 EXIT

5413 0124 TST16M, 0024 /TST16 CLAB <> CLBA FAILED
5414 2324 2324
5415 6166 6166
5416 4003 4003
5417 1421 1421
5420 0274 0274
5421 7603 7603
5422 1422 1422
5423 0140 0140
5424 0601 0601
5425 1114 1114

5426 1524 0524
5427 4703 4000
5430 7777 EXITA
5431 2746 REGA
5432 2753 RXED
5433 3120 EXIT

5434 3124 TST17M, 0024 /TST17 CLAB <> CLBA FAILED

5435 2324 2324
5436 6167 6167
5437 4003 4003
5440 1401 1401
5441 0274 0274
5442 7603 7603
5443 1402 1402
5444 0140 0140
5445 2601 0601
5446 1114 1114
5447 2504 0504
5450 4000 4000
5451 7777 EXITA
5452 0254 SEND
5453 2753 RXED
5454 2000 EXIT

5455 3124 TST18M, 0024 /TST18 CLAB <> CLBA FAILED

5456 2324 2324
5457 6170 6170
5460 4003 4003
5461 1401 1401
5462 0274 0274
5463 7603 7603
5464 1402 1402
5465 0140 0140
5466 2601 0601
5467 1114 1114
5472 2504 0504
5471 4000 4000
5472 7777 EXITA
5473 0254 SEND
5474 2753 RXED
5475 2000 EXIT

5476 3124 TST19M, 0024 /TST19 CLEN CHANGED AC

5477 2324 2324
5500 6171 6171
5521 4003 4003
5522 1405 1405
5523 1640 1640
5524 0310 0310
5525 0116 0116
5526 0705 0705
5527 0440 0440
5510 0103 0103
5511 4000 4000

5512	7777	EXITA
5513	7746	REGA
5514	2753	RXED
5515	7700	EXIT
5516	8124	TST20M, 0224
5517	2324	2324
5518	6260	6262
5519	4203	4003
5520	1405	1405
5521	1642	1642
5522	2310	2310
5523	0116	0116
5524	0705	0705
5525	0440	0440
5526	0225	0225
5527	0606	0606
5528	0522	0522
5529	4000	4000
5530	7777	EXITA
5531	2046	REGA
5532	2753	RXED
5533	7700	EXIT
5540	0224	TST21M, 0024
5541	2324	2324
5542	6261	6261
5543	4203	4003
5544	1403	1403
5545	0140	0140
5546	0601	0601
5547	1114	1114
5548	0534	0534
5549	4000	4000
5550	7777	EXITA
5551	0154	SEND
5552	3753	RXED
5553	7700	EXIT
5556	0224	TST22M, 0024
5557	2324	2324
5558	6262	6262
5559	4242	4042
5560	2314	2314
5561	2240	2240
5562	0316	0316
5563	2442	2442
5564	4006	4006
5565	2111	2111
5566	1405	1405
5567	2400	2400
5568	7777	EXITA
5569	0154	SEND
5570	3753	RXED
5571	7700	EXIT

5576	0124	TST23M, 0024	/TST23 CLEN FAILED
5577	2324	2324	
5602	6263	6263	
5671	4703	4003	
5672	1405	1405	
5673	1640	1640	
5674	0001	0001	
5675	1114	1114	
5676	0504	0504	
5677	4000	4000	
5610	7777	EXITA	
5611	0046	REGA	
5612	0053	RXED	
5613	0000	EXIT	

5614	0024	TST24M, 0024	/TST24 CLEN FAILED
5615	2324	2324	
5616	6264	6264	
5617	4003	4003	
5620	1405	1405	
5621	1640	1640	
5622	0001	0001	
5623	1114	1114	
5624	0504	0504	
5625	4000	4000	
5626	7777	EXITA	
5627	0054	SEND	
5630	0053	RXED	
5631	0000	EXIT	

5632	0024	TST25M, 0024	/TST25 CLCA CHANGES COUNT
5633	2324	2324	
5634	6265	6265	
5635	4003	4003	
5636	1403	1403	
5637	0140	0140	
5640	0010	0010	
5641	0116	0116	
5642	0705	0705	
5643	2340	2340	
5644	0017	0017	
5645	2516	2516	
5646	2400	2400	
5647	7777	EXITA	
5650	0054	SEND	
5651	0053	RXED	
5652	0000	EXIT	

5653	0024	TST26M, 0024	/TST26 BUFFER <> COUNTER FAILED
5654	2324	2324	
5655	6266	6266	
5656	4002	4002	
5657	2506	2506	
5660	0005	0005	

5661	2274	2274
5662	7613	7603
5663	1725	1725
5664	1624	1624
5665	2522	2522
5666	4106	4006
5667	3111	0111
5670	1405	1405
5671	0402	0402
5672	7777	EXITA
5673	0054	SEND
5674	0053	RXED
5675	0000	EXIT

5676 2224 TST27M, 0024 /TST27 "LOAD CNT" FAILS TO "0R"

5677	2324	2324
5720	6267	6267
5721	4342	4042
5722	1417	1417
5723	0104	0104
5724	4203	4003
5725	1624	1624
5726	4240	4240
5727	2601	0601
5728	1114	1114
5729	2340	2340
5730	2417	2417
5731	4242	4042
5732	1722	1722
5733	4200	4200
5734	7777	EXITA
5735	0054	SEND
5736	0053	RXED
5737	0000	EXIT

5738 2224 TST28M, 0024 /TST28 "LOAD CNT" LOADED IN ERROR

5739	2324	2324
5740	6270	6272
5741	4342	4042
5742	1417	1417
5743	0104	0104
5744	4203	4003
5745	1624	1624
5746	4240	4240
5747	1417	1417
5748	0104	0104
5749	0504	0504
5750	4011	4011
5751	1640	1640
5752	2522	0522
5753	2217	2217
5754	2200	2200
5755	7777	EXITA
5756	0254	SEND
5757	0053	RXED

5746 1700 EXIT
5747 424 TST29M, 0024 /TST29 "LOAD CNT" LOADED IN ERROR
5750 2324 2324

5751 6271 6271
5752 4042 4042

5753 1417 1417
5754 0104 0104

5755 4003 4003
5756 1624 1624

5757 4240 4240
5760 1417 1417

5761 0104 0104
5762 0504 0504

5763 4011 4011
5764 1640 1640

5765 0522 0522
5766 2217 2217

5767 2200 2200
5770 7777 EXITA

5771 0154 SEND
5772 0253 RXED

5773 0000 EXIT

5774 2 24 TST30M, 0024 /TST30 MODE REG CAUSES "LOAD CNT"

5775 2324 2324
5776 6360 6360

5777 4015 4015
6000 1704 1704

6001 0540 0540
6002 2205 2205

6003 0740 0740
6004 0301 0301

6005 2523 2523
6006 0523 0523

6007 4042 4042
6010 1417 1417

6011 0104 0104
6012 4003 4003

6013 1624 1624
6014 4200 4200

6015 7777 EXITA
6016 0254 SEND

6017 0253 RXED
6020 0000 EXIT

6021 0724 TST31M, 0024 /TST31 MODE REG CAUSES "LOAD CNT" OR "CLR BUF"

6022 2324 2324
6023 6361 6361

6024 4015 4015
6025 1704 1704

6026 0540 0540
6027 2205 2205

6030 0740 0740
6031 0301 0301

6032 2523 2523

6033	0523	0523
6034	4042	4042
6035	1417	1417
6036	2104	0104
6037	4203	4003
6040	1624	1624
6041	4240	4240
6042	1722	1722
6043	4042	4042
6044	0314	0314
6045	2240	2240
6046	0225	0225
6047	2642	0642
6050	4000	4000
6051	7777	EXITA
6052	0054	SEND
6053	0253	RXED
6054	0047	REGB
6055	0000	EXIT

6056 0024 TST32M, 0024

/TST32 MODE 21 1>0 CLOCKED CNTR

6057	2324	2324
6060	6362	6362
6061	4015	4015
6062	1704	1704
6063	0540	0540
6064	6272	6272
6065	4061	4061
6066	7660	7660
6067	4003	4003
6070	1417	1417
6071	0313	0313
6072	0504	0504
6073	4003	4003
6074	1624	1624
6075	2200	2200
6076	7777	EXITA
6077	0054	SEND
6100	0253	RXED
6101	0000	EXIT

6102 0024 TST33M, 0024

/TST33 MODE 21 0>1 CLOCKED CNTR

6103	2324	2324
6104	6363	6363
6105	4015	4015
6106	1704	1704
6107	0540	0540
6110	6272	6272
6111	4060	4060
6112	7661	7661
6113	4003	4003
6114	1417	1417
6115	0313	0313
6116	0504	0504
6117	4003	4003

6120 1624 1624
6121 2200 2200
6122 7777 EXITA
6123 2774 K0J000
6124 1153 RXED
6125 1150 EXIT

6126 0 24 TST34M, 0024 /TST34 O'FLO FAILED TO SET O'FLO FLOP

6127 2324 2324
6130 6364 6364
6131 4017 4017
6132 4706 4706
6133 1417 1417
6134 4006 4006
6135 0111 0111
6136 1405 1405
6137 0440 0440
6140 2417 2417
6141 4023 4023
6142 0524 0524
6143 4017 4017
6144 4706 4706
6145 1417 1417
6146 4006 4006
6147 1417 1417
6150 2000 2000
6151 0000 EXIT

6152 0 24 TST35M, 0024 /TST35 CLSA FAILED TO CLEAR O'FLO FLOP

6153 2324 2324
6154 6365 6365
6155 4003 4003
6156 1423 1423
6157 0140 0140
6160 0601 0601
6161 1114 1114
6162 0524 0524
6163 4024 4024
6164 1740 1740
6165 0314 0314
6166 0501 0501
6167 2240 2240
6170 4017 4017
6171 4706 4706
6172 1417 1417
6173 4006 4006
6174 1417 1417
6175 2000 2000
6176 0002 EXIT

6177 0 24 TST36M, 0024 /TST36 CLSK SKIPPED IN ERROR

6200 2324 2324
6201 6366 6366
6202 4023 4003
6203 1423 1423

6214 1342 1340
6205 2313 2313
6226 1120 1120
6217 2005 2005
6210 4440 4440
6211 1116 1116
6212 4005 4005
6213 2222 2222
6214 1722 1722
6215 4000 4000
6216 2002 EXIT

6217 2724 TST37M, 0024
6220 2324 2324
6221 6367 6367
6222 4011 4011
6223 1414 1414
6224 0507 0507
6225 0114 0114
6226 4003 4003
6227 1417 1417
6232 0313 0313
6231 4011 4011
6232 1624 1624
6233 0522 0522
6234 2225 2225
6235 2024 2024
6236 4100 4100
6237 0000 EXIT

/TST37 ILLEGAL CLOCK INTERRUPT!

6240 2224 TST38M, 0024
6241 2324 2324
6242 6370 6370
6243 4003 4003
6244 1423 1423
6245 1340 1340
6246 0601 0601
6247 1114 1114
6250 0504 0504
6251 4024 4024
6252 1740 1740
6253 2313 2313
6254 1120 1120
6255 4000 4000
6256 2000 EXIT

/TST38 CLSK FAILED TO SKIP

6257 2724 TST39M, 0024
6260 2324 2324
6261 6371 6371
6262 4003 4003
6263 1417 1417
6264 0313 0313
6265 4011 4011
6266 1624 1624
6267 0522 0522

/TST39 CLOCK INTERRUPT FAILED

6272	2225	2225	
6271	2124	2024	
6272	4146	4006	
6273	8111	0111	
6274	1405	1405	
6275	7420	7420	
6276	2792	EXIT	
6277	2024	TST40M, 0024	/TST40 O'FLO ENABLE WON'T ZERO
6300	2324	2324	
6321	6462	6462	
6322	4117	4017	
6323	4736	4706	
6324	1417	1417	
6325	4205	4005	
6326	1621	1601	
6327	0214	0214	
6310	2540	2540	
6311	2717	2717	
6312	1647	1647	
6313	2440	2440	
6314	3205	3205	
6315	2217	2217	
6316	4202	4000	
6317	0000	EXIT	
6320	3324	TST41M, 0024	/TST41 O'FLO FLAG WON'T CLEAR
6321	2324	2324	
6322	6461	6461	
6323	4717	4017	
6324	4706	4706	
6325	1417	1417	
6326	4306	4006	
6327	1421	1401	
6330	0740	0740	
6331	2717	2717	
6332	1647	1647	
6333	2440	2440	
6334	0314	0314	
6335	0501	0501	
6336	2200	2200	
6337	0000	EXIT	
6340	0324	TST42M, 0024	/TST42 CLOCK INTR WON'T CLEAR
6341	2324	2324	
6342	6462	6462	
6343	4303	4003	
6344	1417	1417	
6345	0313	0313	
6346	4111	4011	
6347	1624	1624	
6350	2240	2240	
6351	2717	2717	
6352	1647	1647	
6353	2440	2440	

6354 0314 0314
6355 3501 0501
6356 2200 2200
6357 2100 EXIT

6360 2724 TST43M, 0024 /TST43 BIT 11 FAILED.

6361 2324 2324
6362 6463 6463
6363 4002 4002
6364 1124 1124
6365 4061 4061
6366 6140 6140
6367 3601 0601
6370 1114 1114
6371 2504 0504
6372 5600 5600
6373 7777 EXITA
6374 0754 SEND
6375 0753 RXED
6376 2200 EXIT

6377 0224 TST44M, 0024 /TST44 BIT 10 FAILED.

6420 2324 2324
6421 6464 6464
6402 4002 4002
6403 1124 1124
6424 4061 4061
6405 6040 6040
6426 2601 0601
6427 1114 1114
6410 2504 0504
6411 5600 5600
6412 7777 EXITA
6413 0754 SEND
6414 0753 RXED
6415 2100 EXIT

6416 0124 TST45M, 0024 /TST45 BIT 09 FAILED.

6417 2324 2324
6420 6465 6465
6421 4002 4002
6422 1124 1124
6423 4060 4060
6424 7140 7140
6425 0601 0601
6426 1114 1114
6427 2504 0504
6430 5600 5600
6431 7777 EXITA
6432 0754 SEND
6433 0753 RXED
6434 2100 EXIT

6435 0124 TST46M, 0024 /TST46 BIT 08 FAILED.

6436 2324 2324

6437	6466	6466
6440	4002	4002
6441	1124	1124
6442	4060	4060
6443	7742	7042
6444	2601	2601
6445	1114	1114
6446	2524	2584
6447	5621	5620
6452	7777	EXITA
6451	2054	SEND
6452	2053	RXED
6453	2000	EXIT

6454	0724	TST47M, 0024
6455	2324	2324
6456	6467	6467
6457	4002	4002
6460	1124	1124
6461	4060	4060
6462	6740	6740
6463	0601	0601
6464	1114	1114
6465	2504	2504
6466	5600	5600
6467	7777	EXITA
6470	2054	SEND
6471	2053	RXED
6472	2000	EXIT

/TST47 BIT 07 FAILED.

6473	0724	TST48M, 0024
6474	2324	2324
6475	6470	6470
6476	4002	4002
6477	1124	1124
6520	4060	4060
6521	6640	6640
6522	2601	0601
6523	1114	1114
6524	2504	0504
6525	5600	5600
6526	7777	EXITA
6527	2054	SEND
6528	2053	RXED
6511	2000	EXIT

/TST48 BIT 06 FAILED.

6512	0724	TST49M, 0024
6513	2324	2324
6514	6471	6471
6515	4002	4002
6516	1124	1124
6517	4060	4060
6520	6540	6540
6521	2601	0601
6522	1114	1114

/TST49 BIT 05 FAILED.

6523 2504
6524 5600
6525 7777
6526 0254
6527 0253
6532 0200
6533 0224
6532 2324
6533 6560
6534 4302
6535 1124
6536 4260
6537 6440
6540 0601
6541 1114
6542 0504
6543 5600
6544 7777
6545 0254
6546 0253
6547 2000

2504
5600
EXITA
SEND
RXED
EXIT
TST50M, 0024
2324
6560
4002
1124
4060
6440
0601
1114
2504
5600
EXITA
SEND
RXED
EXIT

/TST50 BIT 04 FAILED.

/TST51 BIT 03 FAILED.

/TST52 BIT 02 FAILED.

6626 0724 TST53M, 0024 /TST53 BIT 01 FAILED,

6627 2324 2324

6618 6563 6563

6611 4022 4002

6612 1124 1124

6613 4060 4060

6614 6140 6140

6615 0601 0601

6616 1114 1114

6617 0504 0504

6620 5600 5600

6621 7777 EXITA

6622 0354 SEND

6623 0053 RXED

6624 0000 EXIT

6625 0724 TST54M, 0024 /TST54 BIT 00 FAILED

6626 2324 2324

6627 6564 6564

6630 4022 4002

6631 1124 1124

6632 4060 4060

6633 6040 6040

6634 0601 0601

6635 1114 1114

6636 0504 0504

6637 5600 5600

6640 7777 EXITA

6641 0754 SEND

6642 0753 RXED

6643 0000 EXIT

6644 0024 TST55M, 0024 /TST55 RATE 400KC FAILS

6645 2324 2324

6646 6565 6565

6647 4022 4022

6650 0124 0124

6651 0540 0540

6652 6460 6460

6653 6013 6013

6654 0340 0340

6655 0601 0601

6656 1114 1114

6657 2300 2300

6660 0000 EXIT

6661 0024 TST56M, 0024 /TST56 RATE 100KC FAILS

6662 2324 2324

6663 6566 6566

6664 4022 4022

6665 0124 0124

6666 0540 0540

6667 6160 6160

6670 6013 6013

6671 0340 0340

6672	0601	0601
6673	1114	1114
6674	2300	2300
6675	3730	EXIT
6676	0124	TST57M, 0024
6677	2324	2324
6700	6567	6567
6701	4022	4022
6702	0124	0124
6703	0540	0540
6704	6160	6160
6705	1323	1303
6706	4006	4006
6707	0111	0111
6710	1423	1423
6711	4000	4000
6712	2202	EXIT
6713	2224	TST58M, 0024
6714	2324	2324
6715	6570	6570
6716	4022	4022
6717	0124	0124
6720	0540	0540
6721	6113	6113
6722	0340	0340
6723	0601	0601
6724	1114	1114
6725	2300	2300
6726	0000	EXIT
6727	0024	TST59M, 0024
6730	2324	2324
6731	6570	6570
6732	4022	4022
6733	0124	0124
6734	0540	0540
6735	6160	6160
6736	6003	6003
6737	2023	2023
6740	4006	4006
6741	0111	0111
6742	1423	1423
6743	4000	4000
6744	0000	EXIT
6745	0024	TST60M, 0024
6746	2324	2324
6747	6660	6660
6750	0003	0003
6751	1001	1001
6752	1640	1640
6753	6140	6140
6754	1116	1116

6755	2725	2025	
6756	2440	2447	
6757	1417	1417	
6760	2313	0313	
6761	0504		
6762	4017		
6763	2524		
6764	4000		
6765	0000	EXIT	
6766	0024	TST61M, 0024	/TST61 CHAN 3 WON'T TOGGLE
6767	2324	2324	
6770	6661	6661	
6771	4003	4003	
6772	1001	1001	
6773	1640	1640	
6774	6340	6340	
6775	2717	2717	
6776	1647	1647	
6777	2440	2440	
7000	2417	2417	
7001	0707	0707	
7002	1405	1405	
7003	4000	4000	
7004	7777	EXITA	
7005	0054	SEND	
7006	0053	RXED	
7007	0000	EXIT	
7010	0024	TST62M, 0024	/TST62 CHAN 2 WON'T TOGGLE
7011	2324	2324	
7012	6662	6662	
7013	4003	4003	
7014	1001	1001	
7015	1640	1640	
7016	6240	6240	
7017	2717	2717	
7020	1647	1647	
7021	2440	2440	
7022	2417	2417	
7023	0707	0707	
7024	1405	1405	
7025	4000	4000	
7026	7777	EXITA	
7027	0054	SEND	
7030	0053	RXED	
7031	0000	EXIT	
7032	0024	TST63M, 0024	/TST63 CHAN 1 WON'T TOGGLE
7033	2324	2324	
7034	6663	6663	
7035	4003	4003	
7036	1001	1001	
7037	1640	1640	
7040	6140		

7241	2717	2717
7242	1647	1647
7243	2442	2440
7244	2417	2417
7245	2727	2727
7246	1425	1405
7247	4000	4000
7250	7777	EXITA
7251	2754	SEND
7252	3553	RXED
7253	2100	EXIT

7254 0024 TST64M, 0024 /TST64 CHAN 1 WON'T INTR

7255	2324	2324
7056	6664	6664
7257	4003	4003
7060	1001	1001
7061	1640	1640
7262	4061	4061
7263	4027	4027
7064	1716	1716
7265	4724	4724
7066	4011	4011
7267	1624	1624
7070	2200	2200
7271	2100	EXIT

7072 0024 TST65M, 0024 /TST65 CHAN 1 INTR IN ERROR

7073	2324	2324
7074	6665	6665
7075	4003	4003
7076	1001	1001
7077	1640	1640
7100	4061	4061
7101	4011	4011
7102	1624	1624
7103	2240	2240
7104	1116	1116
7105	4005	4005
7106	2222	2222
7107	1722	1722
7110	4000	4000
7111	2100	EXIT

7112 0024 TST66M, 0024 /TST66 CHAN 2 WON'T INTR.

7113	2324	2324
7114	6666	6666
7115	4003	4003
7116	1001	1001
7117	1640	1640
7120	6240	6240
7121	2717	2717
7122	1647	1647
7123	2440	2440
7124	1116	1116

7125	2422	2422	
7126	5600	5600	
7127	7777	EXITA	
7130	0054	SEND	
7131	0053	RXED	
7132	0000	EXIT	
7133	0024	TST67M, 0024	/TST67 CHAN 2 INTR IN ERROR
7134	2324	2324	
7135	6667	6667	
7136	4003	4003	
7137	1001	1001	
7140	1640	1640	
7141	6240	6240	
7142	1116	1116	
7143	2422	2422	
7144	4011	4011	
7145	1640	1640	
7146	0522	0522	
7147	2217	2217	
7150	2200	2200	
7151	0000	EXIT	
7152	0024	TST68M, 0024	/TST68 CHAN 3 WON'T INTR.
7153	2324	2324	
7154	6670	6670	
7155	4003	4003	
7156	1001	1001	
7157	1640	1640	
7160	6340	6340	
7161	2717	2717	
7162	1647	1647	
7163	2440	2440	
7164	1116	1116	
7165	2422	2422	
7166	5600	5600	
7167	7777	EXITA	
7170	0054	SEND	
7171	0053	RXED	
7172	0000	EXIT	
7173	0024	TST69M, 0024	/TST69 CHAN 3 INTR IN ERROR
7174	2324	2324	
7175	6671	6671	
7176	4003	4003	
7177	1001	1001	
7200	1640	1640	
7201	6340	6340	
7202	1116	1116	
7203	2422	2422	
7204	4011	4011	
7205	1640	1640	
7206	0522	0522	
7207	2217	2217	
7210	2200	2200	

7211 7700 EXIT

/TST70 CHAN 3 INPUT LINE FREQ FAILED

7212 0024 TST70M, 0024

7213 2324 2324

7214 6760 6760

7215 4003 4003

7216 1001 1001

7217 1640 1640

7220 6340 6340

7221 1116 1116

7222 2025 2025

7223 2440 2440

7224 1411 1411

7225 1605 1605

7226 4006 4006

7227 2205 2205

7230 2140 2140

7231 0601 0601

7232 1114 1114

7233 2504 2504

7234 4000 4000

7235 7777 EXITA

7236 0753 RXED

7237 3800 EXIT

/TST71 CHAN 2 INPUT LINE FREQ FAILED

7241 2324 2324

7242 6761 6761

7243 4003 4003

7244 1001 1001

7245 1640 1640

7246 6240 6240

7247 1116 1116

7250 2025 2025

7251 2440 2440

7252 1411 1411

7253 1605 1605

7254 4006 4006

7255 2205 2205

7256 2140 2140

7257 0601 0601

7260 1114 1114

7261 2504 2504

7262 4000 4000

7263 7777 EXITA

7264 0753 RXED

7265 3800 EXIT

/TST72 CHAN 1 INPUT LINE FREQ FAILED

7266 0024 TST72M, 0024

7267 2324 2324

7270 6762 6762

7271 4003 4003

7272 1001 1001

7273 1640 1640

7274 6140 6140

7275	1116	1116
7276	2125	2325
7277	2440	2440
7300	1411	1411
7301	1625	1625
7302	4006	4006
7303	2205	2205
7304	2142	2142
7305	2601	0601
7306	1114	1114
7307	2504	2504
7310	4000	4000
7311	7777	EXITA
7312	0053	RXED
7313	0000	EXIT

/TST73 FAST SAM FAILS

7314	0024	TST73M, 0024
7315	2324	2324
7316	6763	6763
7317	4006	4006
7320	0123	0123
7321	2440	2440
7322	2301	2301
7323	1540	1540
7324	2601	0601
7325	1114	1114
7326	2300	2300
7327	7777	EXITA
7330	0054	SEND
7331	0053	RXED
7332	0000	EXIT

/TST74 O'FLO WON'T FAST SAM

7333	0024	TST74M, 0024
7334	2324	2324
7335	6764	6764
7336	4017	4017
7337	4706	4706
7340	1417	1417
7341	4027	4027
7342	1716	1716
7343	4724	4724
7344	4006	4006
7345	0123	0123
7346	2440	2440
7347	2301	2301
7350	1500	1500
7351	7777	EXITA
7352	0054	SEND
7353	0053	RXED
7354	0000	EXIT

/TST75 FAST SAM WON'T SET

7355	0024	TST75M, 0024
7356	2324	2324
7357	6765	6765
7360	4006	4006

7361	0123	2123
7362	2442	2442
7363	2301	2321
7364	1542	1542
7365	2717	2717
7366	1647	1647
7367	2440	2440
7370	2305	2305
7371	2400	2400
7372	7777	EXITA
7373	0054	SEND
7374	0153	RXED
7375	2100	EXIT

7376	0024	TST76M, 0024
7377	2324	2324
7400	6766	6766
7401	4015	4015
7402	1704	1704
7403	0523	0523
7424	4262	4062
7435	5561	5561
7406	4711	4011
7407	1610	1610
7410	1102	1102
7411	1124	1124
7412	4006	4006
7413	0123	0123
7414	2440	2440
7415	2301	2301
7416	1500	1500
7417	7777	EXITA
7420	0054	SEND
7421	0153	RXED
7422	2100	EXIT

/TST76 MODES 2,1 INHIBIT FAST SAM

7423	0024	TST77M, 0024
7424	2324	2324
7425	6770	6772
7426	4011	4011
7427	3417	3417
7430	4020	4020
7431	2205	2205
7432	2305	2305
7433	2440	2440
7434	2717	2717
7435	1647	1647
7436	2440	2447
7437	2324	2324
7440	1720	1720
7441	4003	4003
7442	1417	1417
7443	0313	0313
7444	4100	4000
7445	5022	5022

/TST78 I/O PRESET WON'T STOP CLOCK
/(RATE BITS 1 & 2)

7446 C124 2124
7447 2540 2542
7450 2111 2111
7451 2423 2423
7452 4V61 4061
7453 4746 4246
7454 4062 4062
7455 5100 5100
7456 4000 EXIT*

7457 2724 TST79M, 0024
7460 2324 2324
7461 7060 7060
7462 4011 4011
7463 3417 3417
7464 4020 4020
7465 2205 2205
7466 2305 2305
7467 2440 2440
7470 2717 2717
7471 1647 1647
7472 2440 2440
7473 2324 2324
7474 1720 1720
7475 4003 4003
7476 1417 1417
7477 0313 0313
7500 4200 4000
7501 5022 5022
7502 0124 0124
7503 0540 0540
7504 0211 2211
7505 2440 2440
7506 6051 6051
7507 4000 4002
7510 0200 EXIT

/TST80 I/O PRESET WON'T STOP CLOCK
/(RATE BIT 00)

7511 0024 TST81M, 0024
7512 2324 2324
7513 7061 7061
7514 4011 4011
7515 3417 3417
7516 4020 4020
7517 2205 2205
7520 2305 2305
7521 2440 2440
7522 2717 2717
7523 1647 1647
7524 2440 2440
7525 0314 0314
7526 0501 0501
7527 2240 2240
7530 1747 1747
7531 0614 0614
7532 1700 1700

/TST81 I/O PRESET WON'T CLEAR Q'FLO

7533 3200 EXIT
 7534 0024 TST82M, 0024
 7535 2324 2324
 7536 7062 7062
 7537 4011 4011
 7540 3417 3417
 7541 4220 4220
 7542 2205 2205
 7543 2305 2305
 7544 2440 2440
 7545 2717 2717
 7546 1647 1647
 7547 2440 2440
 7550 0314 0314
 7551 0501 0501
 7552 2240 2240
 7553 1116 1116
 7554 2405 2405
 7555 2222 2222
 7556 2520 2520
 7557 2440 2440
 7560 0516 0516
 7561 0102 0102
 7562 1405 1405
 7563 4000 4000
 7564 0000 EXIT

/TST82 I/O PRESET WON'T CLEAR INTERRUPT ENABLE

4333 *LOCJ*1
 4333 0024 TST83M, 0024
 4334 2324 2324
 4335 7063 7063
 4336 4011 4011
 4337 3417 3417
 4340 4220 4220
 4341 2205 2205
 4342 2305 2305
 4343 2440 2440
 4344 2717 2717
 4345 1647 1647
 4346 2440 2440
 4347 0314 0314
 4350 0501 0501
 4351 2240 2240
 4352 1116 1116
 4353 2025 2025
 4354 2423 2423
 4355 4000 4000
 4356 0000 EXIT

/FOLD TEXT BACK INTO FREE CORE AREA

/TST83 I/O PRESET WON'T CLEAR INPUTS

4357 0024 TST84M, 0024
 4360 2324 2324
 4361 7064 7064

/TST84 I/O PRESET WON'T CLEAR MODE 2

4362	4711	4011
4363	3417	3417
4364	4128	4228
4365	2225	2205
4366	2305	2305
4367	2442	2440
4370	2717	2717
4371	1647	1647
4372	2440	2440
4373	3314	0314
4374	3501	0501
4375	2240	2240
4376	1517	1517
4377	0405	0405
4400	4762	4062
4401	4000	4000
4402	7000	EXIT

/TST85 I/O PRESET WON'T CLEAR MODE 0

4403	0024	TST85M, 0024
4404	2324	2324
4405	7065	7065
4406	4011	4011
4407	3417	3417
4410	4720	4020
4411	2205	2205
4412	2305	2305
4413	2440	2440
4414	2717	2717
4415	1647	1647
4416	2440	2440
4417	3314	0314
4420	3501	0501
4421	2240	2240
4422	1517	1517
4423	0405	0405
4424	4060	4060
4425	4000	4000
4426	7777	EXITA
4427	8000	EXIT

/TST86 FAST SAM NOT CLEARED

4430	0024	TST86M, 0024
4431	2324	2324
4432	7066	7066
4433	4006	4006
4434	0123	0123
4435	2440	2440
4436	2301	2301
4437	1540	1540
4440	1617	1617
4441	2440	2440
4442	3314	0314
4443	3501	0501
4444	2205	2205
4445	3400	0400
4446	7777	EXITA

4447 2220 EXIT
4452 2224 TST87M, 0024
4451 2324 2324
4452 7067 7067
4453 4003 4003
4454 1001 1001
4455 1640 1640
4456 6140 6140
4457 2717 2717
4460 1647 1647
4461 2440 2440
4462 2422 2422
4463 0116 0116
4464 2340 2340
4465 0316 0316
4466 2442 2442
4467 2417 2417
4470 4002 4002
4471 2506 2506
4472 4000 4000
4473 7777 EXITA
4474 2116 K0200
4475 0000 EXIT

/TST87 CHAN 1 WON'T TRANS CNT TO BUF

4476 0024 TST88M, 0024
4477 2324 2324
4500 7070 7070
4501 4003 4003
4502 1001 1001
4503 1640 1640
4504 6240 6240
4505 2717 2717
4506 1647 1647
4507 2440 2440
4510 2422 2422
4511 0116 0116
4512 2340 2340
4513 0316 0316
4514 2440 2440
4515 2417 2417
4516 4002 4002
4517 2506 2506
4520 4000 4000
4521 7777 EXITA
4522 2116 K0200
4523 0000 EXIT

/TST88 CHAN 2 WON'T TRANS CNT TO BUF

4524 0224 TST89M, 0024
4525 2324 2324
4526 7071 7071
4527 4003 4003
4530 1001 1001
4531 1640 1640
4532 6340 6340

/TST89 CHAN 3 WON'T TRANS CNT TO BUF

4533	2717	2717
4534	1647	1647
4535	2442	2442
4536	2422	2422
4537	0116	2116
4540	2340	2347
4541	2316	0316
4542	2440	2440
4543	2417	2417
4544	4002	4002
4545	2506	2506
4546	4000	4000
4547	7777	EXITA
4550	2116	K0200
4551	0200	EXIT

4552 0024 TST90M, 0024 /TST90 CHAN 1 WON'T TRANS CNT TO BUF

4553	2324	2324
4554	7160	7160
4555	4003	4003
4556	1001	1001
4557	1640	1640
4560	6140	6140
4561	2717	2717
4562	1647	1647
4563	2440	2440
4564	2422	2422
4565	0116	0116
4566	2340	2340
4567	0316	0316
4570	2440	2440
4571	2417	2417
4572	4002	4002
4573	2506	2506
4574	4000	4000
4575	7777	EXITA
4576	2120	K0300
4577	0000	EXIT

4600 0024 TST91M, 0024 /TST91 CHAN 2 WON'T TRANS CNT TO BUF

4621	2324	2324
4622	7161	7161
4603	4003	4003
4624	1001	1001
4635	1640	1640
4626	6240	6240
4627	2717	2717
4610	1647	1647
4611	2440	2440
4612	2422	2422
4613	0116	0116
4614	2340	2340
4615	0316	0316
4616	2440	2440
4617	2417	2417

4620 4002
4621 2506
4622 4000
4623 7777
4624 2120
4625 3720
4626 3724
4627 2324
4630 7162
4631 4003
4632 1001
4633 1640
4634 6340
4635 2717
4636 1647
4637 2440
4640 2422
4641 0116
4642 2340
4643 0316
4644 2440
4645 2417
4646 4002
4647 2506
4650 4000
4651 7777
4652 0120
4653 0000
4654 0224
4655 2324
4656 7163
4657 4003
4660 1001
4661 1640
4662 6340
4663 1116
4664 2025
4665 2440
4666 0601
4667 1114
4670 0504
4671 4024
4672 1740
4673 0314
4674 2240
4675 0316
4676 2400
4677 7777
4700 2053
4721 0020
4712 2724
4723 2324

4002
2506
4000
EXITA
K0300
EXIT

/TST92 CHAN 3 WON'T TRANS CNT TO BUF

/TST93 CHAN 3 INPUT FAILED TO CLR CNT

/TST94 ECO EM-00034 IS EITHER NOT WORKING OR NOT INSTALLED

/PDP-12 KW12A CLOCK TEST, MAINDEC 12-08CB-L

PAL10 V141 2-APR-72

2131 PAGE 77-28

4704	7164	7164
4705	4005	4005
4706	6317	6317
4707	4005	4005
4710	1555	1555
4711	6060	6060
4712	6063	6063
4713	6440	6440
4714	1123	1123
4715	4005	4005
4716	1124	1124
4717	1005	1005
4720	2240	2240
4721	1617	1617
4722	2440	2440
4723	2717	2717
4724	2213	2213
4725	1116	1116
4726	0740	0740
4727	1722	1722
4730	4016	4016
4731	1724	1724
4732	4011	4011
4733	1623	1623
4734	2401	2401
4735	1414	1414
4736	0504	0504
4737	0100	EXIT

4740 3113 TST95M, 0013 /KW12 PASSED(PASS)

4741	2761	2761
4742	6240	6240
4743	2001	2001
4744	2323	2323
4745	5555	5555
4746	7777	EXITA
4747	0032	PASS
4750	4444	EXITB
	\$	

/EXIT B CAUSES A RETURN TO 0176

ASCII	5251	K0215	5174	M4444	0162	TST17	0423
ASCRXT	5226	K0300	0120	M540E	0163	TST17M	5434
SELL	2721	K0377	2121	NERROR	0030	TST18	0466
BELLS	5222	K0402	0122	NERROS	5000	TST18M	5455
RK43	1572	K0502	0123	OCTYP	5133	TST19	2550
BK47	1775	K0600	0124	CUTRAS	0031	TST19M	5476
BK55	2373	K0700	0125	PASS	0032	TST20	0566
CLAB	6133	K0777	0126	POF	0002	TST20M	5516
CLBA	6136	K1000	0127	PINT	0010	TST21	0616
CLCA	6137	K1026	0130	PNTA	0033	TST21M	5540
CLEN	6134	K1777	0131	PNTB	0034	TST22	0643
CLLR	6132	K2000	0132	PNTC	0035	TST22M	5556
CLR	EC11	K240	0117	PNTD	0036	TST23	0672
CLSA	6135	K3000	0133	PNTE	0037	TST23M	5576
CLSK	6131	K3777	0134	PNTF	0040	TST24	0721
CNTR	0225	K4000	2135	PNTG	0041	TST24M	5614
CRLF	5154	K4100	0136	PNTH	0042	TST25	0753
DATUM	5115	K5100	0137	PNTI	0043	TST25M	5632
DATYP	5163	K5252	0140	PNTJ	0044	TST26	1012
DN43	2722	K5555	0141	RANDOM	0045	TST26M	5653
DN47	2323	K6000	0142	RANDY	5210	TST27	1043
DN55	0024	K7774	0143	REDO	5148	TST27M	5676
ERROR	3726	KENA	0072	REGA	0046	TST28	1077
FRRORS	5320	KPRE	0071	REGB	0047	TST28M	5722
ESF	2304	KRTE	0073	REGC	0050	TST29	1131
EXIT	2200	LDAI	1020	RECT	0051	TST29M	5747
EXITA	7777	LINC	6141	RESET	3754	TST30	1156
EXITB	4444	LOCA	1440	RETURN	0052	TST30M	5774
FD43	1603	LOCB	1472	RNA	5240	TST31	1205
FD55	2403	LOCC	1542	RNB	5241	TST31M	6021
FD61	2630	LOCO	2731	RNC	5242	TST32	1245
HERE	5137	LOCE	2753	RXED	0053	TST32M	6056
K0009	2074	LOCF	2774	SAM0	0100	TST33	1276
K0001	2725	LOCG	3016	SAM1	0101	TST33M	6102
K0002	376	LOCH	3040	SEND	0054	TST34	1312
K0003	377	LOCI	3062	SET	0059	TST34M	6126
K0004	8100	LOCJ	4332	SETN	5252	TST35	1345
K0007	2101	LSTERA	0027	SPACE	0056	TST35M	6152
K0010	2102	M0001	0144	TST10	0201	TST35N	6057
K0012	2103	M0002	0145	TST10M	5261	TST36	1401
K0014	2104	M0004	0146	TST11	0217	TST36M	6177
K0015	2105	M0010	0147	TST11M	5301	TST37	1432
K0017	2106	M0020	0150	TST12	0235	TST37M	6217
K0020	2107	M0040	0151	TST12M	5317	TST38	1447
K0037	2110	M0042	0152	TST13	0254	TST38M	6240
K0040	2111	M0100	0153	TST13M	5335	TST39	1464
K0062	2112	M0200	0154	TST14	0274	TST39M	6257
K0077	2113	M0400	0155	TST14M	5353	TST40	1502
K0102	2114	M1000	0156	TST15	0319	TST40M	6277
K0177	2115	M1400	0157	TST15M	5371	TST41	1515
K0207	2116	M2300	0160	TST16	0340	TST41M	6320
K0212	5175	M4020	0161	TST16M	5413	TST42	1534

TST42M	6342	TST67M	7133	TST93M	4654
TST43	1553	TST68	3027	TST94	4270
TST43M	6362	TST68M	7152	TST94M	4702
TST44	1613	TST69	3050	TST95	4321
TST44M	6377	TST69M	7173	TST95M	4740
TST45	1653	TST70	3075	TYPE	0065
TST45M	6416	TST70M	7212	TYPECH	5100
TST46	1714	TST71	3127	TYPOUT	5243
TST46M	6435	TST71M	7240	UP43	0066
TST47	1755	TST72	3161	UP55	0067
TST47M	6454	TST72M	7266	UP61	0070
TST48	2216	TST73	3213		
TST48M	6473	TST73M	7314		
TST49	2257	TST74	3263		
TST49M	6512	TST74M	7333		
TST50	2120	TST75	3324		
TST50M	6531	TST75M	7355		
TST51	2161	TST75N	0061		
TST51M	6550	TST76	3362		
TST52	2222	TST76M	7376		
TST52M	6567	TST77	3406		
TST53	2263	TST77M	7423		
TST53M	6606	TST77N	0062		
TST54	2324	TST79	3453		
TST54M	6625	TST79M	7457		
TST55	2365	TST79N	0063		
TST55M	6644	TST81	3515		
TST56	2412	TST81M	7511		
TST56M	6661	TST82	3552		
TST57	2437	TST82M	7534		
TST57M	6676	TST83	3607		
TST58	2471	TST83M	4333		
TST58M	6713	TST84	3636		
TST59	2520	TST84M	4357		
TST59M	6727	TST85	3667		
TST60	2557	TST85M	4403		
TST60M	6745	TST86	3734		
TST60N	2565	TST86M	4430		
TST61	2604	TST87	3763		
TST61M	6766	TST87M	4450		
TST62	2635	TST88	4032		
TST62M	7210	TST88M	4476		
TST63	2666	TST89	4064		
TST63M	7232	TST89M	4524		
TST64	2721	TST90	4120		
TST64M	7054	TST90M	4552		
TST65	2741	TST90N	0064		
TST65M	7272	TST91	4162		
TST66	2764	TST91M	4600		
TST66M	7112	TST92	4215		
TST66N	3760	TST92M	4626		
TST67	3204	TST93	4250		

/PDP-12 KW12A CLOCK TEST, MAINDEC 12-QBCB8L

2131

PAL10 2=APR=70

V141

MAIN

ERRORS DETECTED! 2
LINKS GENERATED! 0

RUN-TIME! 26 SECONDS

3K CORE USED

PAGE 77-33