94-003/085/24

PDP-15/76 HARDWARE FAMILIARIZATION

Student Guide

Revision 1

Copyright © 1976 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC

PDP

FLIP CHIP

FOCAL

DIGITAL

COMPUTER LAB

COURSE: PDP-15/76

	MONDAY	TUESDAY	WEDNESDAY	THURSDAY	FRIDAY
8 : 15		LOGIC	CONSOLE 8 CONTROL TIMING	9 ME-15 MEMORY (DIFFERENCE)	LOADING A DOS RESTORE
9:00	SYSTEM BLOCK DIAGRAM	FAMILIARIZATION CPU 2	CONSOLE KEY FLOW	EAE INST. SET	USE OF EDIT
10:00	EQUIPMENT	BLOCK DIAGRAM. CPU TIMING. CPU DECODE of MRI.	CONSOLE SWITCH BOARD DISPLAY PANEL		USE OF ASSEMBLER LOADING PROGRAMS
11:00	FAMILIARIZATION	MEMORY (MM-15)	LOGIC FLOW OF A DEPOSIT FUNCTION	E.A.E HARDWARE	PROGRAMMING ASSIGNMENT
12:00	L	U	N	С	H
1:00	POWER DISTRIBUTION	MRI OPERATION FLOW B.D. (DAC & LAC)	LAB	E.A.E FLOWS	L A B
2:00	LAB	CPU INTERFACING WITH MEMORY. LOGIC DAC & LAC	PROJECT	LAB	PROJECT
3:00	PROJECT	CPU 7 INSTRUCTION SET a) MRI	#2	PROJECT	#4
4 :00	#1	b) OPERATE c) REGISTER CONT. d) INDEX. REGISTER XFER INST.	USE OF CONSOLE	#3 SCOPE PROJECT	LOADING SYSTEM SOFTWARE AND USER PROGRAMS
5:00	-				

COURSE: PDP-15/76

WEEK 2 OF 3

	MONDAY TUESDAY		WEDNESDAY	THURSDAY	FRIDAY
8:15	BLOCK DIAGRAM OF PROGRAM CONTROL		TTY CONTROLLER	HARDWARE READ-IN	<u>A</u> UTOMATIC
9:00	DEVICES 10T 14	INTERRUPT	a) RECEIVER b) TRANSMITTER		PROGRAM INTERRUPT
. 10:00	INPUT OUTPUT FACILITY		BA-15 BLOCK DIAGRAM PC-15	MEMORY	POWER 19
11:00	FACILITY		PAPER TAPE READER/PUNCH	PROTECT & RELOCATE	FAIL CONTROL
9 12:00	L	U	N	С	Н
1:00	LAB	LAB	LAB	LAB	REAL 20
2:00	PROJECT	PROJECT	PROJECT	PROJECT	<u>T</u> IME <u>C</u> LOCK
3:00	#	#	#	#	REVIEW
4:00	5	6	7	8	
5:00					

COURSE: <u>PDP-15/76</u>

WEEK 3 OF 3

		MONDAY	TUESDAY	WEDNESDAY	THURSDAY	FRIDAY
	8:15	INTRODUCTION TO DATA CHANNEL	21 ADD	2 23 XVM	TO UNICHANNEL	
	9:00	3 CYCLE	TO MEMORY REVIEW		BLOCK DIAGRAM BLOCK DIAGRAM OF	·
1	10:00	BREAK	THE SYSTEM		MEMORY CONTROL	
1	11:00	DAT1 & DATO	BLOCK DIAGRAM			
la 1	12:00	L	U	N	С	Н
	1:00	SINGLE	LAB			
	2:00	CYCLE BREAK	PROJECT			
	3:00	INC MB	#9			
	4:00					
	5:00					

SECTI	CON
-------	-----

1.	SYSTEM BLOCK DIAGRAM
	EQUIPMENT FAMILIARIZATION
	POWER DISTRIBUTION
	LOGIC FAMILIARIZATION

- 2. CENTRAL PROCESSOR BLOCK DIAGRAM
 - A) MEMORY ORGANIZATION
 - B) BLOCK DIAGRAM OF CPU INTERFACED TO MEMORY
- CENTRAL PROCESSOR TIMING
 - A) MAJOR STATES, TIME STATES, PHASES
 - B) DECODING OF MEMORY REFERENCE INSTRUCTIONS (GENERAL)
- 4. MM-15 MEMORY BLOCK DIAGRAM
 - A) ADDRESS SELECTION
 - B) MEMORY CONTROL
 - C) MEMORY CPU DIALOGUE
- 5. MEMORY REFERENCE INSTRUCTION DATA FLOW (B.D)
 - A) LAC MEMORY READ OPERATION
 - B) DAC MEMORY WRITE OPERATION
- 6. CENTRAL PROCESSOR INTERFACING WITH MEMORY (LOGIC OPERATION)
 - A) LAC READ INSTRUCTION
 - B) DAC WRITE INSTRUCTION
- 7. CENTRAL PROCESSOR BLOCK DIAGRAM
 - A) MEMORY REFERENCE INSTRUCTION
 - B) OPERATE INSTRUCTION
 - C) REGISTER CONTROL INSTRUCTIONS
 - D) INDEX, REGISTER TRANSFER INSTRUCTIONS

SECTION

R	CONSOLE	OPERATIONS

- A) CONSOLE KEY FLOWS
- B) CONTROL CONSOLE TIMING
- C) SWITCH BOARD
- D) DISPLAY BOARD
- E) DETAILED FLOW OF A DEPOSIT FUNCTION
- 9. ME-15 MEMORY

THE DIFFERENCES BETWEEN THE ME-15 AND THE MM-15 MEMORIES

- 10. EAE INSTRUCTIONS
 - A) SET UP INSTRUCTIONS
 - B) SHIFT INSTRUCTIONS
 - C) NORMALIZE INSTRUCTIONS
 - D) MULTIPLY INSTRUCTIONS
 - E) DIVIDE INSTRUCTIONS
- 11. E.A.E. HARDWARE
 - A) SHOW LOGIC
 - B) USE EAE FLOW CHART
- 12. PROGRAMMING USING THE FOLLOWING INSTRUCTION SETS
 - A) MEMORY REFERENCE INSTRUCTIONS
 - B) OPERATE INSTRUCTIONS
 - C) REGISTER CONTROL INSTRUCTIONS
 - D) INDEX, REGISTER TRANSFER INSTRUCTIONS
- 13. BLOCK DIAGRAM OF PROGRAM CONTROLLED DEVICES
 - A) TTY RECEIVER
 - B) TTY TRANSMITTER
 - C) PAPER TAPE PUNCH

SECT	IC	N
------	----	---

14.	TNPIIT	OUTPUT.	FACILITY	(TOT'S)
1 TO 1	THEOT	COTECT	* 100 1 11 1 1	(TOT 0)

- A) IOT'S GENERAL INFORMATION
- B) IOT BLOCK DIAGRAM
- C) GENERATION OF IOT DONE
- D) IOT LOGIC & TIMING
- E) IOT FLOW CHART

15. PROGRAM INTERRUPT FACILITY (PI)

- A) PROGRAM INTERRUPT GENERAL INFORMATION
- B) PROGRAM INTERRUPT BLOCK DIAGRAM
- C) PROGRAM INTERRUPT LOGIC & TIMING
- D) PROGRAM INTERRUPT FLOW CHART

16. BA-15 PERIPHERAL EXPANDER

- A) BA-15 BLOCK DIAGRAM
- B) BA-15 GENERAL INFORMATION
- C) PAPER TAPE READER
 - 1. ALPHA MODE
 - 2. BINARY MODE
- D) FLOW DIAGRAM OF READER SELECT ALPHA
- E) BASIC DIAGRAM OF THE PAPER TAPE READER
- F) HARDWARE READ IN

17. MEMORY PROTECT AND RELOCATE

- A) MEMORY PROTECT
 - 1. GENERAL INFORMATION ON MEMORY PROTECT AND AND MEMORY PROTECT BLOCK DIAGRAM
 - 2. TRAP CONDITIONS
 - 3. MEMORY PROTECT FLOW DIAGRAM
- B) MEMORY PROTECT AND RELOCATE
 - 1. GENERAL INFORMATION ON MEMORY PROTECT & RELOCATE
 AND MEMORY PROTECT RELOCATE BLOCK DIAGRAM
 - 2. MEMORY PROTECT & RELOCATE FLOW CHART
- C) TRAP LOGIC FAMILIARIZATION

SECTION

- 18. AUTOMATIC PROGRAM INTERRUPT (API)
 - A) M104 SIMPLIFIED
 - B) API BLOCK DIAGRAM
 - C) BLOCK DIAGRAM OF GRANT FUNCTION
 - D) API BLOCK DIAGRAM AND TIMING
- 19. POWER CONTROL
 - A) POWER FAIL CONTROL DIAGRAM
 - B) POWER FAIL UP DOWN SEQUENCE (FLOWS)
 - 1. PI ENABLED
 - 2. API ENABLED
 - C) AUTOMATIC RESTART
- 20. REAL TIME CLOCK
 - A) I/O PROCESSOR BLOCK DIAGRAM
 - B) REAL TIME CLOCK FLOW CHART

SECTION

21. DATA CHANNEL

- A) GENERAL REQUIREMENTS OF DEVICES ON BUS
 - 1. RF-15 FIXED HEAD DISC TC-15 DEC TAPE
 - 2. RP-15 DISC PACK
- B) BLOCK DIAGRAM OF I/O PROCESSOR
- C) BLOCK DIAGRAM OF DEC TAPE
- D) 3 CYCLE BREAK DESCRIPTION
- E) 3 CYCLE DCH IN TIMING DIAGRAM

22. UNICHANNEL

- A) BASIC BLOCK DIAGRAM OF THE UNIBUS SYSTEM
- B) BLOCK DIAGRAM OF MEMORY CONTROL PDP-15/76
- C) BLOCK DIAGRAM OF MX15B MEMORY REQUEST CONTROL
- D) PDP15 READ OPERATION BLOCK DIAGRAM
- E) PDP15 WRITE OPERATION
- F) BLOCK DIAGRAM OF UNIBUS SYSTEM EXPAND INTERRUPT LINK.
- G) BUS REQUEST BLOCK DIAGRAM
- H) DETAILED BUS REQUEST BLOCK DIAGRAM FROM THE DR11C #1
- I) BLOCK DIAGRAM DATA IN TRANSFER
- J) DATA CONTROL CHART
- K) BLOCK DIAGRAM DATOB
- L) API REQUEST
 - 1. PDP-11 GENERATES API REO (JOB DONE)
 - 2. BLOCK DIAGRAM DATOB
 API ADDRESS
- M) BLOCK DIAGRAM MODIFY BYTE LOCATION IN COMMON MEMORY
- N) TIMING DIAGRAM OF A DATIP TIMING DIAGRAM OF A DATOB
- O) ADDRESS MODIFICATION MX15-B
 - 1. ADDRESS CONSIDERATIONS
 - 2. EXAMPLE OF PDP-11 ADDRESS MODIFIED TO ADDRESS COMMON MEMORY
 - 3. BASIC BLOCK DIAGRAM OF ADDRESS MODIFICATION
 - 4. DETAILED BLOCK DIAGRAM OF ADDRESS MODIFICATION
 - 5. ADDRESSING CHART.


SECTION

23 XVM

MAIN GOAL OF COURSE

Have field service engineer or customer install, fix, and maintain PDP-15 systems.

- 1. System Block Diagram of PDP-15 System Objectives:
 - a) Using the block diagram of the PDP-15 system, define the function of each block
 - b) Define the purpose of the DW-15
 - c) List the devices in the BB-15 and explain their function
 - d) List the options installed in the BB-15
 - e) List the two general types of Data Transfers.
 - f) Define program control transfers
 - g) List high speed block transfers devices
 - h) Define the type of data transfers high speed devices use.
 - i) Using the equipment layout prints for the PDP-15 system have the student install this system on paper then check work against the PDP-15 in the lab. Student correct his own work.
 - j) Define priority if any on the BUS



2. CENTRAL PROCESSOR BLOCK DIAGRAM

OBJECTIVES:

- 1. List the registers in the central processor and explain their functions.
- 2. Define in writing how the multiplexor in the central processor works.
- 3. Define in writing the address scheme for the MM-15 memory.
- 4. Draw the block diagram of the memory processor interface.

Instruction Execution Block

1

3. CENTRAL PROCESSING TIMING

OBJECTIVES:

- 1. Upon request be able to explain during which major states the central processor can receive an instruction from memory.
- 2. Upon request be able to explain in what major states does the central processor decode and process the instruction.
- 3. List the three ways in which the central processor, running under program control, cna be halted.
- 4. List the GRP decodes for any given memory reference instruction.

CPU-RUNNING INSTRUCTIONS

MAJOR STATES

	FETCH	INC	DEFER	EAE	EXECUTE
L			·		
	·				
- 	1→FETCH 1→INC	1→FETCH 1→EXECUTE	1→FETCH 1→INC	1→EXECUTE	1→FЕТСН
1	l→DEFER 1→EAE		1→ EXECUTE		
i	1 → EXECUTE		; i	, 	[1

INSTRUCTION

FLOW CHART

KP 76

QUESTIONS:

When does the CPU receive an instruction?

When does the CPU decode & process the instruction?

DECODES FOR MEMORY REFERENCE INSTRUCTIONS

(MRI)

1 2 3 4 5 6 MRI CAL DAC JMS DZM LAC XOR ADD TAD XCT ISZ AND SAD JMP REGISTERS MI IR IR IR IR IR

GROUPS

DECODES LOCATED ON


KP 30

CPU-RUNNING INSTRUCTIONS

MAJOR STATES

	FETCH	INC	DEFER	EAE	EXECUTE	
T S01						INSTRUCTION
						FLOW CHART
				·		KP 76
T \$02						QUESTIONS:
						When does the CPU
						receive an instruction?
TS03						When does the CPU
						decode & process the instruction?
	1→ FETCH	1→ FETCH	l→FETCH	1—) EXECUTE	1→FETCH	the instruction?
	$1 \longrightarrow INC$	1→EXECUTE	1→INC			
	1→ DEFER	· 	1→ EXECUTE	!		1 1
	1 — EAE	1		1	1	
	1 → EXECUTE			· 		

DECODES FOR MEMORY REFERENCE INSTRUCTIONS



MEMORY - CENTRAL PROCESSOR BLOCK DIAGRAM


- 1. Name the registers in the CPU and their functions
 - a) PC contains address in memory of next instruction to be executed
 - b) OA temporary storage of the operand address for all MRI
 - c) DS console data switches
 - d) LR used to set a limit on operations with the index register or for storage
 - e) AC retains results of arithmetic/logical operations program controlled I/O transfers go thru AC
 - f) IR 6 BITS 0-3 OPCODE BIT 4 indirect BIT BIT 5 index BIT
 - g) MI receives all data & instructions read from core
 - h) XR used in indexed addressing operations, as a counter or for storage
 - i) LINK 1 BIT extension of accumulator
 - j) MO contains all information going from CPU to memory data lines

2. Memory Organization

- a) Bank Mode Programs run in 8K partition
- b) Page Mode
 Programs run in 4K partition
- c) Data paths between CPU and memory


4. MM-15 Memory Block Diagram


- 1. Define a memory cycle
- 2. List the events that takes place in a read cycle
- 3. List the events that takes place in a write cycle
- 4. Draw a block diagram of memroy that can perform a read, write cycle.
- 5. Upon request be able to orally explain address decoding
- 6. Identify the dialogue response to any signal on the memory control lines (MCL).




MEMORY BLOCK DIAGRAM

ADDRESS BITS 6 - 17






MEMORY CPU INTERFACE



READ CYCLE OF MEMORY - TAKES DATA OUT OF CORE, STROBES IT INTO THE MEMORY BUFFER, SENDS DATA TO CPU.




5. MEMORY REFERENCE INSTRUCTIONS

OBJECTIVES:

- 1. Using the central processor block diagram, describe the flow of addressing core, receiving the data and transfer it to the accumulator.
- 2. Using the central processor block diagram descirbe the flow of addressing core, and transferring data from the accumulator into core.
- 3. List the address modes and describe their function.

LAC: Contents of the memory location specified by the effective address replaces the contents of the accumulator.


LAC: LOAD THE ACCUMULATOR





MEMORY REFERENCE INSTRUCTION

DAC - DEPOSIT ACCUMULATOR


The contents of the accumulator is deposited in the memory location specified by the effective address. The accumulator remains unchanged.







MEMORY REFERENCE INSTRUCTION



E FIELD

		BITS	4 &	5	Determines addressing mode
	DIRECT	ADR	0	0	Address field is the effective address.
	INDEX	ADR	0	1	<pre>Index REG(XR) + PC 1-5, ml6-17 is the effective address.</pre>
	INDIRECT	ADR	1	0	PC 1-5, M16-17 is the address of the effective address.
INDEXED	INDIRECT	ADR	1	1	PC 1-5, M16-17 is the address of an address. CPU reads (
				•	of the address into MI (Address of the address) then adds
					the contents of the index register to this value the

result is the effective address

BITS 4 5 0 Direct Addressing 15 mode 4K 9 mode 8K 0 1 Index Addressing 15 mode 128K 9 mode can't use index addressing 1 0 Indirect Addressing 15 Mode 32K 9 Mode 32K

MEMORY REFERENCE INSTRUCTIONS "15 MODE"


LAC 500 - Direct Addressing - 200500

LAC 500,X - Index Addressing - 210500

LAC * 500 - Indirect Addressing - 220500

LAC * 500.X - Indirect Index Addressing - 230500

FETCH MAJOR STATE



START MEMORY READ (SMR)

PC 1-5 M16-17 MO,OA (effective ADR)

TS02 MREQ

TS03 Wait for Rd RST (Stop CLK hangs CPU INTS03 & Ø3 (C) of 500 loaded into MI

1 EXECUTE

EXECUTE MAJOR STATE

TS01 PC JAM TO MO (SET FETCH)
START MEMORY RD

(GET THE NEXT INSTRUCTION)

TS02 MREQ

MI -AC

TS03 Wait for RD RST (stop CLK hangs CPU in TS03xØ3) instruction loaded into MI register

1 FETCH

Always enter the FETCH majorstate with an instruction in the MI Register

FETCH MAJOR STATE

TS01-MI 210500 DECODE GRP1 "INDEX ADDRESSING"

IR 21 DECODE GRP3,5

START MEMORY READ (SMR)

PC 1-5, MI 6-17 PLUS XRO-17 = EFFECTIVE ADR

TS02 MREQ

TS03 WAIT for RD RST (STOP CLK - HANGS CPU IN TS03 * Ø3) (C)
OF EFFECTIVE ADDRESS LOADED INTO MI

1 ---- EXECUTE

EXECUTE MAJOR STATE

TS01 PC JAM MO (SET FETCH)
START MEMORY RD

(GET THE NEXT INSTRUCTION)

TS02 MREQ MI AC

TS03 WAIT FOR RD RST (STOP CLK HANGS CPU TS03 * Ø3)
INSTRUCTION LOADED INTO MI REGISTER

1 FETCH

ALWAYS ENTER THE FETCH MAJOR STATE WITH AN INSTRUCTION IN THE MI REGISTER.

FETCH MAJOR STATE

"INDIRECT ADDRESS"

MI 220500 DECODE GRP1

TS01

TS01

DECODE GRP 3,5

START MEMORY READ (SMR)

PC 1-5, M16-17-(THE ADDRESS OF THE EFFECTIVE ADDRESS) - MO, OA

TSO2 MREQ

TS03 WAIT FOR RD RST (STOP CLK-HANGS UP CPU IN TS03*Ø3)

(C) EFFECTIVE ADDRESS NOW IN MI REGISTER

1 ----> DEFER

START MEMORY READ (SMR)
PC 1-2, M13-17 MO,OA

DEFER MAJOR STATE

TS02 MREQ

TS03 Wait for RD RST (STOP CLK- HANGS CPU INTS03*Ø3)
DATA TO BE TRANSFERRED TO ACCUMULATOR NOW IN

REGISTER

1-> EXECUTE

EXECUTE MAJOR STATE

START MEMORY READ (SMR)

TS01 PC JAM MO

"SET FETCH"

TSO2 MREQ

MI ---> AC

TS03 WHAT FOR RD RST (STOP CLK HANGS CPU TS03*Ø3) INSTRUCTION

LOADED INTO MI REGISTER

1—FETCH

ALWAYS ENTER THE FETCH MAJOR STATE WITH AN INSTRUCTION IN THE MI REGISTER

FETCH MAJOR STATE

MI 230500 — DECODE GRP 1

IR 23 — DECODES GRPS 3,5

TSOL

START MEMORY READ (SMR)
PC 1-5. M16-17 MO.OA (THE ADDRESS OF A LOCATION IN CORE)

TSO2 MREO

TS03 WAIT FOR RD RST (STOP CLK - HANGS UP CPU IN TS03*Ø3) (C) of THE CORE LOCATION LOADED INTO THE MI REGISTER

1 --> DEFER

DEFER MAJOR STATE

TS01 PC1-2 MI 3-17

+XRO — 17

RESULT = EFFECTIVE ADDRESS — MO OA

START MEMORY READ (SMR)

TS02 MREQ

TS03 WAIT FOR RD RST (STOP CLK - HANGS CPU TS03 Ø3) DATA TO BE TRANSFERED TO THE ACCUMULATOR IS NOW LOADED INTO THE MI REGISTER

 $1 \longrightarrow EXECUTE$

EXECUTE MAJOR STATE

TS01 START MEMORY READ (SMR) "SET FETCH"

PC JAM → MO

TS02 MREQ
MI→ AC

TS03 WAIT FOR RD RST (STOP CLK HANGS CPU TS03 * Ø3)
INSTRUCTION LOADED INTO MI REG.


 $1 \longrightarrow FETCH$


ALWAYS ENTER THE FETCH MAJOR STATE WITH AN INSTRUCTION IN THE MI REGISTER

6. CENTRAL PROCESSOR INTERFACING WITH MEMORY


OBJECTIVES:

- 1. Define how the central processor initiates a memory cycle.
- 2. List the ways the central processor waits for memory responses
 - a) read type instructions
 - b) write type instructions
- 3. Explain how the control signal MO-MDL is made active.
- 4. Demonstrate ability to use instruction flow chart
- 5. Explain how an instruction is decoded & processed through the central processor.





TS02 Ø3



```
KP-21 HS CLK (L)
                                                         H L H
KP21 HS CLK (H)
                        LHL
                                       LHL
                                                       Н
                                            Н
                         65NS
HS CLK(L) GOES LOW
                         ØO
                             Ø1
                                    Ø3
                                                                 ØЗ
10NS BEFORE HS CLK (H)
GOES HIGH
                        TS01-
                                                                 TS01 OF NEXT FETCH (Ø1)
GROUP I DECODE (MI) (PC-A)
                        ENABLE PC 1-5
KP31 LD IR
                            TSOL OF NEXT FETCH
KP30 GROUP 3,5 DECODE
                            KP47 MI - B 6 --- 17
                         KP24 LD MO, OA (CONTAINS ADD.)
                                    m
KP32 START READ
                            KP32 CP MEM REQ HOLD
                                 KP26 HOLD MO
                       KP26 CP ACTIVE
                                    V///////
KP26 MO-MDL (ADD-MDL)
                                    VIIIIII
KP26 MRD
KP26 M REQ
                                        MMO1 M INT (LD MA, CLR MB)
                                         MMO1,02 START MEMORY, RD CON, MA HOLD
MMO2 ADDRESS ACKNOWLEDGE
                                          ANOTHER MREQ
                                                                             COULD BE HONORED
MMO2 MBSY
                                                          25 EX 150NS
MMO6,07 "X" & "Y" CURRENTS
                                                MMO2 BUS ENABLE
                                                     PW 50NS
                                                  7777
MMO2 STROBE (START ADJ 2-40 NS)
MMO2 READ RST
                                                      KP32 CP RD RST
                                                               7777
KP32 CP MRLS & LD MI & END OF CP CYCLE
                                                                         DELAYS ON BUS
KP26 CP MRLS : MRLS AND DATA ACK
                                                                            30-50NS
MMO2 MRLS ACK
                                                          MMO2 WREN: INHIBIT CURRENTS, START RESTORE CYCLE
MMO2 WR
                                                           MMO2 INHIBIT
                                                          4-200 NS-
```

7. CENTRAL PROCESSOR BLOCK DIAGRAM

OBJECTIVES:

- 1. Explain what an instruction does
- Define by central processor block diagram how the instruction or instructions will be processed.

JMP TO SUBROUTINE

PC INSTRUCTION NEUMONICS

100 - 100500 JMS 500

KKR

101

FETCH MAJOR STATE

THE JMS INSTRUCTION IS DECODED. THE EFFECTIVE ADDRESS IS: (000500)

TS01

PC 1-5 M1-6-17 \rightarrow MO, OA (000500)

SMW-MEMORY COMMAND

TS02 MREQ
DATA- $\{0\ 1\ 2\ 3\ ----- 17\ \longrightarrow\ MO\ \longrightarrow\ MB\ THEN\ WRITE$ L B U 0 0 100
I A U
N N E

TS03

1→ EXECUTE

EXECUTE MAJOR STATE

PC

TS01 OA + $1\rightarrow$ MO, PC 000500 + 1 = 000501 \rightarrow MO, OA 501 NOW IS THE EFFECTIVE ADDRESS

SMR (READ COMMAND - READ NEXT INSTRUCTION OUT OF MEMORY)


TSO2 MREQ

TS03 * Ø3 WAIT FOR READ RESTART - LOAD CPU (MI REGISTER) WITH THE CONTENTS OF 501 WHICH IS THE NEXT INSTRUCTION.


BUMP THE PC $PC+1 \longrightarrow PC = 502$

1→ FETCH

NOW PROGRAM IN SUBROUTINE IS WORKING




NOTE: THE RESTORE INSTRUCTION ENABLES THE RESTORATION OF THE LINK BANKFF, AND USER MODE TO THEIR ORIGINAL CONDITIONS. IF THE PROGRAMMER DOESN'T NEED TO USE THESE THREE BITS, THE RESTORE INSTRUCTION IS ELIMINATED FROM HIS PROGRAM.



WRITE CONTROL DATA IN THE 1ST LOCATION OF THE SUBROUTINE (L,B,U, AND PC 3-17)

ROUTINE TO GET BACK INTO THE MAIN PROGRAM



DAMESTORE INSTRUCTION SETS OF

RESTORATION OF L,B,U MODE

EX L=1, B=0, U=1

PC 3-17 = 00101

FETCH MAJOR STATE

TSO1 JMP * 500 (PC 1-5,MI 6-17 \rightarrow MO, OA, AND PC)

SMR

TS02 MREQ

TS03 RD THE CONTENTS OF LOCATION 500 INTO M1 REG.

MI = 101 00101

58

1→DEFER

DEFER MAJOR STATE

TSO1 PC 0-2 +MI 3-17 TO THE OA, MO AND PC SMR

RESTORE L L2
LD MO, OA L M2
LO6
N2
RESTORE MODE
MI 01 (0) H
H2
M1


T2

15 MODE
M23


0
V2
9 MODE
+
(BANK MODE)

BANK MODE_{FF} WAS INITIALLY ON A ZERO: RESTORE \perp MODE_{FF}

RESTORATION OF THE LINKFF



RESTORATION OF THE USER MODEFF



DEFER MAJOR STATE

EFFECTIVE ADD (101) BACK TO MAIN PROGRAM

TSO2 MREQ

TS03 READ INSTRUCTION, CONTENTS OF 101 INTO THE MI REGISTER

BUMP PC 000101 + $1 \rightarrow$ PC

1 → FETCH

XOR INSTRUCTION OPCODE 24

THIS INSTRUCTION READS INTO THE MI REGISTER DATA. THE CONTENTS OF THE MI REGISTER ARE EXCLUSIVELY ORED WITH THE CONTENTS OF THE ACCUMULATOR THE RESULT IS LOADED INTO THE ACCUMULATOR.

IF THE BITS ARE THE SAME, EG. AC =0 * M10=0, RESULT LOADED INTO THE

IF THE BITS ARE THE SAME, EG. AC =0 * M10=0, RESULT LOADED INTO THE ACCUMULATOR ACO WILL BE A "O". IF THE BITS ARE DIFFERENT ACO WILL BE "1".

FETCH MAJOR STATE

PC 1-5 MI6-17 MO,OA (EFFECTIVE ADDRESS)

SMR (READ COMMAND)

MREQ- WILL BE SENT TO MEMORY AND STARTS THE MEMORY CYCLE


DATA READ INTO THE MI REGISTER

1 → EXECUTE

EXECUTE MAJOR STATE

GET THE NEXT INSTRUCTION

IN TS02 THE "XOR" FUNCTION TAKES PLACE




ADD INSTRUCTION OPCODE 30


THIS INSTRUCTION READS DATA INTO THE MI REGISTER DURING THE FETCH MAJOR STATE.

GOBS TO THE EXECUTE MAJOR STATE AND READS INTO THE PROCESSOR THE NEXT INSTRUCTION.

TS02A OF THE EXECUTE MAJOR STATE
OVERFLOW AS A RESULT OF THE ADD IMPLIES SET
THE LINKFF. THIS MEANS ITS A GOOD IDEA TO
CLEAR THE LINKFF BEFORE DOING THE ADD.



OVERFLOW CHECK




TWO'S COMPLEMENT ADD. THIS MEANS NEGATIVE NUMBERS ARE ENTERED IN TWO'S COMPLEMENT FORM. AN ARITHMETIC CARRY COMPLEMENTS THE LINK $_{\rm FF}$.

TO CHECK FOR OVERFLOW CONDITION AS A RESULT OF A TAD INSTRUCTION MUST BE DONE BY SOFTWARE.

THIS INSTRUCTION READS DATA INTO THE MI REGISTER DURING THE FETCH MAJOR STATE

GO TO THE EXECUTE MAJOR STATE AND READ THE NEXT INSTRUCTION.

EXECUTE MAJOR STATE



XCT INSTRUCTION

THIS INSTRUCTION GOES THROUGH THE FETCH MAJOR STATE. PURPOSE TO READ AN INSTRUCTION FROM MEMORY AND OPERATE ON IT. DOES NOT CHANGE THE PC. THAT IS, THE NEXT INSTRUCTION FOLLOWING THE XCT INSTRUCTION WILL BE OPERATED ON.

100 XCT 4000

XCT INSTRUCTION IS A

101 LAC 500

1 STEP SUBROUTINE

4000 DAC * 0400

FETCH MAJOR STATE

TS01 PC 1-5 MI 6-17->MO,OA (MO/OA=4000)

TS02 MREO

TS03 READ CONTENTS OF 4000 INTO MI REGISTER
ALSO SET SCT REM (KP48,→KP24). THIS
PREVENTS PC+1 TO PC FROM OCCURRING. PC
STILL AT 101.

1 → FETCH

FETCH MAJOR STATE

TS01 DECODE DAC * 0400 AND OPERATE ON IT SMR

TS02

TS03 READ CONTENTS OF 400 INTO MI 1 → DEFER

DEFER MAJOR STATE

TS01 PC 1-2, MI 3-17 \rightarrow MO, OA (EFFECTIVE ADDRESS) SMW

TS02 AC→ MO→ MEMORY

TS03

1 → EXECUTE

EXECUTE MAJOR STATE

TS01 PC JAM → MO (MO=0000101) SMR (READ THE NEXT INSTRUCTION)

TS02

TS03 READ NEXT INSTRUCTION→MI REGISTER

1→FETCH

MEMORY REFERENCE INSTRUCTIONS

ISZ INSTRUCTION

OPCODE 44

INCREMENT AND SKIP IF ZERO

FETCH MAJOR STATE

PC 1-5 MI 6-17 MO, OA —XEFFECTIVE ADDRESS)

SMR - (READ COMMAND)

MREQ WILL BE SENT TO MEMORY AND STARTS THE MEMORY CYCLE

CONTENTS OF THE EFFECTIVE ADDRESS LOCATION ARE LOADED INTO THE MI REGISTER IN THE CPU $1 \longrightarrow \! \text{INC}$

INCREMENT MAJOR STATE

OA→MO (EFFECTIVE ADDRESS)

SMW (WRITE COMMAND)

MREO WILL BE SENT TO MEMROY AND START THE MEMORY CYCLE.

MI + CARRY INSERT (+1) -> MO
SEND THE UPDATED DATA AND LOAD IT BACK INTO THE EFFECTIVE LOCATION IN MEMORY

SKIP:CARRY=1

SKIP: CARRY=0

1→ EXECUTE

(SET FETCH)

GO TO NEXT INSTRUCTION

(PC+1 PC, MO) + (PO JAM→ MO)=(EFFECTIVE ADDRESS)

SMR (READ COMMAND)

MREQ WILL BE SENT TO MEMORY AND

START THE MEMORY CYCLE.


CONTENTS OF THE EFFECTIVE ADDRESS LOCATION ARE LOADED INTO THE MI REGISTER IN THE CPU

1 → FETCH
INSTRUCTION IN MI REGISTER

AND INSTRUCTION OP CODE 50

THIS INSTRUCTION READS DATA INTO THE MI REGISTER DURING THE FETCH MAJOR STATE. GO TO THE EXECUTE MAJOR STATE AND READ IN THE NEXT INSTRUCTION.

EXECUTE MAJOR STATE



MI O = 1 * AC O = 1 : LD AC WITH A "1" MI 1 = 0 * AC 1 = 1 : LD AC WITH A "0"

AND INSTRUCTION CAN BE USED AS A MASK

THIS INSTRUCTION READS DATA INTO THE MI REG DURING THE FETCH MAJOR STATE. IF THIS DATA IS DIFFERENT THEN THE CONTENTS OF THE ACCUMULATOR SKIP THE NEXT INSTRUCTION.

(PC+1→PC-MO IN TSO1 OF THE EXECUTE MAJOR STATE)

IF THIS DATA IS THE SAME AS THE CONTENTS OF THE ACCUMULATOR, DO FHE NEXT INSTRUCTION.

(PC JAM→MO IN TS01 OF THE EXECUTE MAJOR STATE)

EXECUTE MAJOR STATE

TS02 MI ZERO=H (MI*AC SAME) (MI*AC DIFFERENT) DATA=L "C" В CBUS EQ O H U S **KP33** AC CBUS EQ OL (-CBUS EQ O H) KP 23 SAD TS01 $-INC PC (PC+1 \rightarrow PC)$ EXECUTE SKIP CONDITION

CARRY INSERT: LD PC AND MO


PC→A

THIS INSTRUCTION MODIFIES THE PC. FETCH MAJOR STATE:

TSO1 PC 1→5 M16-17 → MO, OA, AND PC

LOAD PC

KP 24



SMR (READ CYCLE)

TS02 MREQ

TS03 WAIT FOR RD RST (LOADS INSTRUCTION INTO MI REGISTER)


BUMP→PC (PC→A+1) → PC-PAGE MODE: LOAD PC 6-17 BANK MODE: LOAD PC 5-17


1 → FETCH


PAX

ALLOWS PROGRAMMER TO TRANSFER INFORMATION BETWEEN THE AC, LIMIT REGISTER, AND INDEX REGISTER, ADD A NUMBER CONTAINED IN THE INSTRUCTION ITSELF (±256) TO THE AC, LIMIT REGISTER, OR INDEX REGISTER AND TEST TO DETERMINE IF THE INDEX REGISTER IS GREATER THAN OR EQUAL TO THE LIMIT REGISTER.

MOVE TYPE INSTRUCTIONS AC = 00XR = 01DECODES ON KP 29 LR = 10OP CODE 721000 : AC → XR








PLX INSTRUCTION

OP CODE 731000 : LR→XR
BITS 5678
1001
LR→XR




PXA INSTRUCTION

OP CODE 724000 : XR → AC

BITS 5678

0100

XR→ AC




PXL INSTRUCTION

OP CODE 726000 : XR →LR

BITS 5678


0110

XR→LR




ADD N TO ACCUMULATOR (AAC+ n)

72 3+N (N = 9 BITS) N = SIGN + 8 BITS. NEGATIVE NUMBERS IN TWO'S COMPLEMENT FORM




<u>INSTRUCTION:</u> ADD TO INDEX REGISTER AXR + n 737 + N (n = 9 BITS)



PLA INSTRUCTION

7300008 LR -> AC

BITS 5678 1000 LR→AC




INCREMENT TYPE INSTRUCTIONS

AXS (N)

725 N

N = 8 BITS + SIGN

AXS (N) INSTRUCTION IMPLIES ADD OR SUBTRACT THE "N" TO THE INDEX REGISTER AND SKIP IF EQUAL TO OR GREATER THAN THE LIMIT REGISTER



INSTRUCTION:

COMPARE OF INDEX REGISTER AND LIMIT REGISTER

AXSn XR = 000050, LR = 000050GIVEN: LR XR 000050 000050 KP 19 C BUS "B" BUS XR-B 777727 -C->A -A BUS **KP48** CARRY **T2** CARRY INSERT ADDER RESULT = 000 000 + CARRY KP49 TEST LR*TS03 NO CARRY YES KP-29 LR NEG. XR NEG. -ABUS OOH Al Fl XR00(1) Al M 11 -CBUS 00 H C LlHl XR 00 (0) H D1 M 11 Jl TO KP 23 LR POS INDEX REG POS

H1

ENAB LR SK L

OPERATE INSTRUCTIONS:

OPCODE - 74

OPERATE INSTRUCTIONS ARE USED TO SENSE AND/OR ALTER THE CONTENTS OF THE AC AND LINK. THESE INSTRUCTIONS CAN BE MICRO-PROGRAMMED.

					BIT	7=0)					
CLA	CLL	ADDITIONAL ROTATE	0=Or of 1=And of	SNL SZL	SZA SNA	SMA SPA	HLT	RAR RTR BIT	RAL RTL 7=1	OAS	CML	CMA
5	6	7	8	9	10	11	12	13	14	15	16	17

MAIN ORDER OF EVENTS

TS01 - SKIP CONDITIONS

CLEAR AC

TS02 - CLEAR LINK

OPERATION ON AC AND LINK

TSO3 - HLT

	TS01 —		TS02	← TS03
ORDER OF EVENTS	COLUMN 1	COLUMN 2	COLUMN 3	COLUMN 4
LEVEL 1 LEVEL 2 LEVEL 3	SNL, SZA, SMA SZL, SNA, SPA SKIP	CLA, CLL	OAS CMA IAC RAR OR RAL RTR RTL OR SWHA	HLT

NOTE: CAN'T COMBINE INSTRUCTIONS ON DIFFERENT LEVELS IF THEY ARE IN THE SAME COLUMN

CAN'T COMBINE CML AND IAC, (KP22 GATING OF LINKFF)

COMBINED ROTATES BECOMES A SWHA OR IAC

SW HA: MI13, MI14 ON A (1)H * MI07 (1)H

IAC : MI13, MI14 ON (1)H * MI07 (0)H

OPERATE INSTRUCTIONS - FLOW CHART KP76

SHOWS A MEMORY CYCLE. THIS IS ONLY TO RETRIEVE THE NEXT INSTRUCTION

						7	7	7	/	7	7	\overline{Z}	7	6	7.777
														'Q,	
		/				ŽŽ		\ \$\\							RESULT
CMA	740001	•		•							•				~ AC→AC
CML	740002													•	~L→L
OAS	740004	•	•		•						•				ACV DSW→AC
RAL	740010						•								ACO>L L+Acl7Acn+Acn-1
RAR	740020														L→Aco Acn→Acn+l Ac17→L
IAC	740030	•			•	•					•				AC+1→AC
RTL	742010	•			•				•						Acl-L AcØ-Acl6 L ACl6 Acn-Acn
RTR	742020	•			•					•					I⇒ACl Acl7 Aco Acl6→L Acn→Acn
SWHA	742030											•			AcØ-8toAc9-17 AC9-17toAcØ-8
CLL	744000												•		O→L
STL	744002												•	•	0→L, ~ L→L
RCL	744010						•						•		CLL ! RAL
RCR	744020							•					•		CLL ! RAR
CLA	750000														O—→AC
CLC	750001	•		•							•				ALL 1's→AC
LAS	750004		•		•						•				O→ AC DSW→ AC
GLK	750010						•								O → AC L→AC17
TCA	740031	•		•		•					•				∧ AC + 1 → AC

(

HALT

8. CONSOLE OPERATION


OBJECTIVES:


- 1. Manually load a program from the console switches.
- 2. Manually examine program
- 3. Run the program
- 4. Explain the functions of the control switches
- 5. Analyze console display
- 6. Load and run a hardware paper tape read in.

CONSOLE PDP-15

CONSOLE LOGIC LOCATIONS

- 1. CONSOLE SWITCH BOARD
- 2. CONSOLE INDICATOR PANEL
- 3. KP-18 REGISTER I BUS
- 4. KP-34 CONSOLE INTERFACE (CONSOLE TO PROCESSOR)
- 5. KP-38,39,40,41,42,43 I BUS BITS 0-23
- 6. KP-44 CONSOLE CONTROL #1
- 7. KP-45 CONSOLE CONTROL #2
- 8. KP-46 MIS CONSOLE LOGIC
- 9. KP-72 SIGNAL CHART IND BUS
- 10. KP-73 KEY FLOW
- 11. FLOW CHART HANDOUT





I BUS SWITCHES


26-A


8-5

I BUS LIGHTS


									,					#	_				
	0		2	3	4	5	6	7	8	9	10		12	13	14	15	16	17	
IND AC	ACO	AC 1	AC 2	AC3	AC4	AC5	AC 6	AC7	AC8	AC 9	ACIO	AC II	ACIZ	AC13	ACI4	AC15	ACI 6	AC17	
PC	PCO	PC 1	PC2	PC 3	PC 4	PC 5	PC6	PC7	PCB	PC9	PC 10	PCII		PC13	PC 14	PCIS	PC16	PC 17	
OA	OAD	OA 1	OA2	OA3	OA4	OA5	OA6	OA7	0A8	0A 9	0A 10	OA //	0A12	OA /3	0A 14	0A 15	0A 16	0A 17	
MQ	Mag	MQ1	MQ2	MQ3	MQ4	MQ5	MQ6	MQ7	MQ8	MQ9	MQ10	MQII	MQ12	MQ13	MQ14	MQ15	MQ16	MQ17	
PL/SC	API REQ ØØ KAØ5	API REQ Ø1 KAØ5	API REQ Ø2 KAØ5	API REQ Ø3 KAØ5	API REQ Ø4 KAØI	API REQ Ø5 KAØI	API REQ Ø6 KAØI	API REQ Ø 7 KAØI				SC OFLO KEØ3	S C 12 KE 03	SC 13 KEØ3	SC 14 KEØ3	SC 15 KEØ3	SC 16 KEØ3	SC 17 KEØ3	
XR	XRØ	XR1	XR2	XR3	XR4	XR5	XR 6	XR 7	XR8	xR 9	XR 10	XR 11	XR 12	XR/3	XR 14	XR 15	XR 16	XR17	
LR	LRØ	LR1	LR2	LR3	LR4	LR5	LR 6	LR 7	LR8	LR9	LRIO	LRII	LR 12	LR13	LR/4	LR 15	LR/6	LR17	
EAE	A (0) H KE Ø4	B (0) H KEØ4	(O) H KEØ4	D (0) H KEØ4	E (0) H KE 0 4	F (0) H KEØ4	-SU KEØ4	-MUL KE 04	- DIV SHIFT KED4	- EAE NORMS	-EAE LRS KEØ4	-EAE LLS KEØ4	-ERE ACLS KEØ4	-EAE SIGN KEØ5	- P/Q	- DIV OFLO KE Ø 3	- Full	- EAE NOSHF KEØ4	LOW TRUE AS SHOWN
DSR	DS Ø	DS 1	DS 2	DS 3	DS 4	DS 5	DS 6	DS 7	DS B	DS 9	DS 10	DS 11	DS 12	DS 13	DS 14	DS 15	DS 16	DS 17	
76B	TOØ	TOI	To 2	To 3	F0 4	To 5	106	57	T08	TO 9	I _O 10	FO 11	 	1013	10/4	1015	To 16	1017	
_	PIE	1/0B	1/0B Ø2	KBD FLAG	TELE- PRINT FIAG	I/08 Ø5	CLK	CLK	1/08 08	1/0B Ø9	768 10	16B	√8 12	1/6B	1/0 B	1/0B	1/0B	%B	
STATUS	KP51	KP53	KP53	KP50	KP50	KP53	KP57	KP57	KP53	KP 52	KP52	KP52	KP52	KP52	KP52	KP52	KP52	KP52	
MO_	mo Ø	MOI	MO 2	M03	M0 4	MO 5	MO 6	MO 7	M0 8	MO 9	MO 10	mo 11	mo 12	MO 13	mo 14	MO 15	M016	MO17	
A BUS	AØ	A 1	A 2	A 3	A 4	A 5	A 6	A 7	A 8	A 9	A 10	A II	A 12	A 13	A 14	A 15	A 16	A 17	NOT
BBUS	BØ	вт	B 2	B 3	B 4	B 5	B 6	B 7	88	89	B 10	B 11	B12	B13	814	815	B 16	817	PRESENT
CBUS	CØ	CI	c 2	c 3	C 4	C 5	C 6	c 7	c 8	C 9	C 10	C 11	C 12	C 13	C14	C 15	C 16	C17	when
SHFT BUS	DØ	D1	D 2	D3	04	D 5	D 6	D 7	D8	D 9	D 10	DII	DIZ	D13	D14	D15	D16	DIT	LIT
I/O A	HP69			I/03	E/04	¥°5	¥°6	1/0 7	IAB	729	10 A 10	4º 11	学12	3813	1414	学15	1/2 16	1817	
SUM	SM Ø	sm 1	sm 2	sm 3	sm 4	sm 5	sm 6	sm 7	sm 8	sm 9	sm 10	SM 11	sm 12	sm 13	sm 14	sm 15	sm 16	SM 17	
Mı	Div SHIFT → D KP19	MULT SHIFT →D KPI9	RAL →D KPI9	RAR →D KPI9	RTL → D KPI9	RTR →D KPI9	NO SHIFT → D KP19	SWHA → D KP19	C bus → A KPI9	-Cbus → A KP19	×R →A KP19	READ IN KPGG	SLG → A (TTY)	I/O ADD → A KP19	Addr SW, A KP19	OA → A KP19	DATA IN	DATA OUT KDØ5	
M2	SKIP KP23	-MI →B KP19	LR →C KP19	AND →B	Ld AC KP24	Ld MO KP24	Ld PC KP24	Ld OA KP24	Ld LR KP24	Ld XR KP24	BAC → C 01-17 KP19	XR B 0-5	1/0805 → C KP19	XOR →C KPI9	CPMem REQ (GATE) KP32	START READ KP32	START WRITE KP32	СР	
MDL	MLØ	ML I	ML 2	ML 3	ML 4	ML 5	ML 6	ML 7	ML B	ML 9		mL 11	m 12	ML 13	ML 14	ML 15	ML 16	ML 17	
MMA	MA Ø	MA 1	MA 2	MA 3	MA 4	MA 5	MA 6	MA 7	MA 8	MA 9	MA 10	M9 11	MA 12	MA 13	MA 14	MA 15	MA 16	MA 17	
MMB	MB Ø	MB 1	MB 2	MB 3	MB 4	MB 5	MB G	MB 7	MB 8	MB 9	MB 10	MB 11		MB 13	MB 19	MB 15	MB 16	MB 17	
	ADR ACK	BUS	RD RST	WR EX	MRLS ACK	MEM BUSY	<i>,</i>	MDL Ø3	MDL Ø4	, .~ ,	. •	READ	WRIT		PAR MB	PAR EXIST		, , , ,	
MST	mm øz	mmø2	MM #2	mmø2	mmø2	mmø2						mmol	mmøi						
ļ		1	2	3	4	۳,	6	7	8	9	10	11	12	13	14	15	16	17	

8-6





53.ms




CONTROL CONSOLE TIMING

9. ME-15 MEMORY BLOCK DIAGRAM (11 MEMORY)

OBJECTIVE:

- 1. List the functions of the M7170 interface control
- 2. List the functions of the GlO9-YA
- 3. List the functions of the G-231
- 4. Describe the dialogue between the PDP-15 and the ME 15 Memory



Cl	C0	
0	0	DAT1
0	1	DATIP
1	0	DATO
1	1	DATOB

C1=0 : READ C1=1 : WRITE

CO IN CONJUNCTION WITH C1: WHAT TYPE OF READ + WRITE

TRUE BUS COMMAND

UNIBUS IS POSITIVE WITH LOGIC LEVELS OF:

OV ("1"), +3V("0")

WITH THE EXCEPTION OF BUS GRANT AND NPG, =

3V ("1"), OV (0).

UNIBUS IS LIMITED TO 20 "UNIT LOADS

UNIT LOAD = 1 RECEIVER AND 2 DRIVERS.

7170

15MWR	15MRD	FUNCTION	СО	Cl	11CO	11C1
Н	L	READ	0(L)	1 (H)	l(H)	1 (H)
L	Н	WRITE	0	0	l(H)	0(L)
L	L	READ/WRITE	1/0	1/0	0 (I.) 1H	1(H) 0(L)

DIALOGUE P-2-32

EAE INSTRUCTIONS

To be included at a later date.

EAE HAEDWARE

To be included at a later date.

ASSEMBLY LANGUAGE PROGRAMMING

To facilitate our programming efforts, we will make use of system programs supplied with the Disk Operating System (DOS). They will be the Editor (EDIT), the assembler (MACRO) and the Peripheral Interchange Program (PIP).

The Editor allows us to set up an area on the disk containing our

program (the "source" program). We use the Editor to both create the text and to modify it because of typing

errors or changes in program design.

The Assembler is used to read the "source program" and translate it

into a format (the binary program) which can be load-

ed into memory and subsequently executed.

The PIP program allows for manipulation and transfer of data files from

any input to any output device.

In order to make use of these facilities, we must first load the Disk Operating System's executive program ("The Monitor") into memory so that we can request the Editor and the Assembler through it.

DOSSAV OPERATING INSTRUCTIONS

DOSSAV is the save/restore system for DOS-15.

DOSSAV saves and restores to/from DECdisk, Disk Cartridges, Disk Packs, DECtape and magtape. A DECdisk system can be saved on and restored from DECtape, magtape, Disk Cartridge and Disk Pack. A Disk Pack or Disk Cartridge system can use DECtape and magtape.

Once loaded, DOSSAV asks for all necessary information, such as input and output device, unit numbers and, in the case of magtape, parity and density.

GENERAL INSTRUCTION:

The user must type a Carriage Return after all entries, including the character typed to restart after errors. For UC15 system, start up PIREX as indicated below.

To load PIREX, place the ABS11 paper tape in the PDP-15's paper tape reader. Place the ENABLE/HALT switch on the PDP-11 in the HALT position. Press the STOP and RESET switches on the PDP-15 simultaneously. Set the ADDRESS switches on the PDP-15 to 17700. Press the READIN switch on the PDP-15. When the readin operation is completed and the PDP-15 has halted, set the PDP-11 switch register to:

```
60000 for 4K local memory on the PDP-11 100000 for 8K local memory on the PDP-11 120000 for 12K local memory on the PDP-11
```

and depress the PDP-11 LOAD ADDR switch, then set the ENABLE/HALT switch on the PDP-11 to ENABLE, and finally depress the PDP-11 START switch.

Remove ABS11 from the paper tape reader, and reload it with the PIREX paper tape. Press CONTINUE on the PDP-15. This will cause the ABS11 program (which has two segments: A PDP-11 segment, and a PDP-15 segment) to read in PIREX (which is a PDP-11 absolute binary tape) via the PDP-15 segment and load it into PDP-11 lower memory via the PDP-11 segment.

When the PIREX paper tape has been read in, the PDP-15 will halt, and the PDP-11 will be running PIREX. Remove the PIREX paper tape from the reader. At this point the UNICHANNEL Peripheral Processor has been loaded and is waiting for an I/O request from DOS-15.

A.1 RESTORING SYSTEMS

The following examples illustrate how to put the systems distributed by Digital on DECtape or magtape onto a DECdisk, Disk Pack or Disk Cartridge. The user responses are underlined. The RK#5 based systems start up PIREX as described in GENERAL INSTRUCTION, above, before starting up DOSSAV. DOSSAV resides on a paper tape, which must be (HRM) loaded at 37720 (restart 34200).

1. To restore a DECdisk system from DECtape (1 of 2 on Unit 1 and 2 of 2 on Unit 2)

DOSSAV Vnn
INPUT DEVICE? DT
UNIT NO? 1
OUTPUT DEVICE? DK
DATE CREATED: 06 Jun 73

Note that if DK is typed no
/unit number is requested.
/At this point,
/type 2 on the key/board followed by Carriage
/RETURN.

2. To restore a DECdisk system from magtape (on Unit \emptyset):

DOSSAV Vnn
INPUT DEVICE? MT)
UNIT NO? Ø)
TRACK (7 OR 9)? 7)
DENSITY (2,5,8)? 8)
PARITY (E OR 0)? 0
OUTPUT DEVICE: DK
DATE CREATED: 06-JUN-73

NOTE

All DOS-15 System Restore magtapes distributed by Digital are 600 BPI, odd parity. For 9 track units, DOSSAV assumes 800 BPI.

3. To restore a Disk Pack system from DECtape (1 of 2 on Unit 1 and 2 of 2 on Unit 2):

DOSSAV Vnn
INPUT DEVICE?
UNIT NO? 1)
OUTPUT DEVICE?
UNIT NO? Ø)
DATE CREATED: 06-JUN-73

TAPE DONE, MOUNT ANOTHER At this point, type 2 on the teleprinter followed by a Carriage RETURN.

4. To restore a Disk Pack system from magtape (on Unit 1):

DOSSAV Vnn
INPUT DEVICE? MT
UNIT NO? 1
TRACK (7 OR 9)? 7
DENSITY (2,5,8)? 8
PARITY (E OR 0)? 0
OUTPUT DEVICE? DP
UNIT NO? 9
DATE CREATED: 06-JUN-73

5. To restore a Disk Cartridge system from DECtapes on Units 1, 2, 3, and 4:

DOSSAV Vnn INPUT DEVICE? UNIT NO? 1 OUTPUT DEVICE? UNIT NO? \cdot 0) DATE CREATED: Ø6-JUN-73 (The user mounted the next tape on TAPE DONE. MOUNT ANOTHER unit number 2, then typed 2 to continue) TAPE DONE. MOUNT ANOTHER (The user mounted the next tape on unit number 3, then typed 3 3 **)** to continue) (The user mounted the next tape on TAPE DONE. MOUNT ANOTHER unit Number 4, then typed 4) 4 to continue) DOSSAV Vnn INPUT DEVICE? (Operation complete)

6. To restore a Disk Cartridge from magtape Unit 1:

DOSSAV Vnn
INPUT DEVICE? MT
UNIT NO? 1
TRACK (7 OR 9)? 7
DENSITY (2,5,8)? 8
PARITY (E OR O)? 0
OUTPUT DEVICE? RK
UNIT #? 0
DATE CREATED: 06-JUN-73

DOSSAV Vnn INPUT DEVICE?

(Operation complete)

It is possible to restore to the DECdisk a software system which was created for a machine smaller (different number of DECdisk platters) than the one being restored to. DOSSAV does all the necessary adjustments of the SAT's¹. Therefore, the restore tapes issued by Digital for a 1-platter system can be restored to any system. Note that this should only be done with the master tape(s) which have block 1775₈

¹SAT's: Storage Allocation Tables - i.e., bit maps.

free. That block is needed during the restore for five or more DECdisk platters. It is not possible to restore a software system which is larger than the hardware. (For example, one cannot restore a 3-platter system onto a 1-platter configuration.)

The system can then be bootstrapped from the appropriate disk. See the DOS Keyboard Command Guide (DEC-15-ODKCA-A-D).

A.2 SAVING SYSTEMS

Once the user has tailored the system to his specific configuration, he will want to save that system for future restorations. To do that, simply reverse the procedure above. To illustrate, consider Example 1 above and the changes necessary to it to create a restore tape.

To save a DECdisk system to DECtape (on Units 1 and 2);

DOSSAV Vnn
INPUT DEVICE? DK)
OUTPUT DEVICE? DT)
UNIT NO? 1)
TAPE DONE. MOUNT ANOTHER
2)

At this point, type 2 on the keyboard followed by a Carriage RETURN.

Note that DOSSAV allows for as many DECtapes and magtapes as are necessary to hold the system.

A.3 ERROR CONDITIONS AND MESSAGES

Recoverable errors during command string decoding: If a question is answered incorrectly, DOSSAV outputs an appropriate error message and then repeats the question. These error messages are:

ILLEGAL DEVICE An illegal device mnemonic was typed (something other than DP, DK, RK, DT, or MT) or an illegal combination of devices was typed (i.e., input = DT and output = MT).

BAD TRACK Something other than 7 or 9 was typed.

BAD DENSITY Something other than 2 (200), 5 (556),

or 8 (800) was typed.

BAD PARITY Something other than E (even) or O (odd) was typed.

Recoverable errors during operations: If it is possible to recover from an error, DOSSAV attempts to do it. The error message is output to the console. After the problem has been corrected, any character on the keyboard followed by a Carriage RETURN resumes operation.

TAPE NOT READY

The DECtape or magtape unit is off line

or not write enabled.

DISK NOT READY

DECdisk is write locked.

DISK PACK NOT READY

The Disk Pack or Disk Cartridge unit is not ready.

<u>Unrecoverable errors</u>: Primarily hardware errors, from which DOSSAV cannot recover. After the error message has been output, DOSSAV restarts. DOSSAV retries five times on parity error, before issuing an unrecoverable error message.

DECTAPE ERROR

MAGTAPE ERROR

DISK ERROR

DISK PACK ERROR

ATTEMPT TO RESTORE SYSTEM TO WRONG DISK

To protect users who have access to more than one type of disk and who may have several sets of restore tapes, all restore tapes are created with the mnemonic of the disk type in the first SAT. DOSSAV checks this code against the output device code. If they differ, this message is output.

BLK 1775 OCCUPIED. NO 2ND SAT CREATED

A DECdisk system created for 4 or fewer platters is restored to a machine with 5 or more platters and block 1775 is already used. Therefore, no second SAT is created. A master tape was not used to make the restore.

XX ERR IGN

where xx = DK or DP or RK.

This error is typed on the console, and the PDP-15 halts. This reports that "Read/Write check" errors occurred more than 12g time during a save or restore process. The bad block number is present in the PDP-15 AC. Users can continue the save or restore process by pressing the continue switch on the console of the machine.

A.4 TAPE STRUCTURE

The restore tapes are structured as follows: The first SAT of the system is the first block put on the tape. This SAT, which is never restored to the disk, has two words modified: word 2 contains the creation date (taken from .SCOM+47) and word 376 contains the device mnemonic (.SIXBT, right justified). All the occupied blocks referenced by this SAT are then put sequentially on the tape. The second SAT, if there is one, is then put on, and so on. This structure enables use of magtape, which is a sequential only device.

A.5 DOSSAV Restrictions

- It is not possible to save or restore magtapes with even parity.
- DOSSAV fails when two DECtapes are on line with the same unit number. It is necessary to restart under such circumstances

MACRO-15 SUMMARY

I. INTRODUCTION

MACRO-15 is a system program which facilitates writing programs symbolically because it converts symbolic representation to machine code.

ABS

INPUT: ASCII text

OUTPUT: Binary

.FULL

Output to paper tape for HARDWARE READIN

output to paper tape

for use with Absolute Loader

II. FIELD DEPENDENT ASSEMBLER

A MACRO source program is composed of a sequence of source lines where each line (terminated by a carriage return) may contain one or more assembly language statements. If several statements are written on a single line, they are to be separated by semicolons.

STATEMENT

or :

STATEMENT; STATEMENT; STATEMENT

Statements may contain up to four fields that are separated by space(s) or tab (but not both except between address and comment fields). The four fields are:

LABEL (OR TAG) field

OPERATION (OR OPERATOR) field

OPERAND (OR ADDRESS) field

COMMENTS field

and are identified by order of appearance and delimited by certain terminating characters. The general format of a MACRO assembly language statement is:

LABEL or OPERATION FIELD or OPERAND FIELD or /COMMENTS (ADDRESS)

where each field is delimited by a space(s) OR a tab and each statement is terminated by a semicolon or carriage return. The comments field is preceded by a tab or space(s) and forward slash (/). The label and comments field are optional. The operation and operand fields are interdependent; either may be omitted depending upon the contents of the other. However, blank lines are illegal. (NOTE that if several statements are on a line, only the last may have comments).

FIELD CONTENTS

LABEL or TAG FIELD	OPERATION FIELD	ADDRESS FIELD	COMMENT FIELD
Symbolic Label	Machine Mnemonic Instructions	Symbol	/
Direct Assignment	MACRO-15 Assembler Directive	Number	
	Macro Name	Expression	

Number Symbol Expression

LABEL FIELD

- 1- a label is a symbolic address created by the programmer to identify the statement (usually for reference as addresses for jump instructions, data locations, and for debugging).
- 2- labels are optional but if present, a label always occurs first in a statement (column 1)
- 3- a label takes as its numeric value, the address of the location it names (the value of the current location counter is entered into the user defined symbol table).
- 4- a label may be defined only once (therefore, a given label may be used on only one statement).
- 5- note that even if a label is not used in a statement, the delimiter for the label field still must be given.

OPERATION FIELD

- 1- the operation field follows the label field
- 2- the operation field may contain a(n):
 - --instruction mnemonic
 - --assembler directive
 - --number
 - --symbol
 - --expression
 - -- Macro Call
- 3- the operator may be preceded by none or one label and may be followed by none, one or more operands and/or a comment.
- 4- when the operator is a macro call, the assembler inserts the appropriate code to expand the macro. When the operator is an instruction mnemonic, it specifies the instruction to be generated and the action to be performed on any operand(s) that follow. When the operator is an assembler directive, it specifies a certain function or action to be performed during assembly.

OPERAND FIELD

- l- an operand is that part of a statement that is manipulated by the operator.
- 2- an operand is usually a symbolic or numeric address of data to be accessed when an instruction is executed or the arguments of an assembler directive or Macro Call.
 - 3- the interpretation of the operands depends upon the operation field.

Macro source statements may use the tab to align the statement fields according to the following format:

label-- column 1

operation--column 9

operand-- column 17

comment-- column 33

(tabs are set up to move modulo 8 spaces; columns 1,9,17.25,33,41,49,57 etc.)

EXAMPLE

.LOC 10500

START CLX

LAC 10600

/PICK UP NEG TAX RATE

DAC* 10601

/PUT IT IN TAX TABLE

LAC DATAB

/PICK UP GROSS PAY

DAC TAB, X

/STORE IT

HLT

DATAB 20000

/NOT SO GOOD--OCTAL

.LOC 10600

62

TAXTAB

TAXTAB .BLOCK 6

.END START

MACRO-15 SUMMARY

COMMENT FIELD

- 1 a comment is a short explanatory note which the programmer adds to a statement as an aid in later analysis, debugging or documentation.
- 2 comments are optional
- 3 comments do not affect the assembly process or the object program (and hence do not affect program execution). They are merely printed in the lising.
- 4 the comment field must be preceded by a forward slash (/). The slash may be the first character on a line (if the entire line is to be taken as a comment) or may be preceded by:
 - a. space(s)
 - b. tab(s)
 - c. semicolon

SLOGIN CES

DOS-15 V3 A000 \$A PP -13

\$A LP -12

SK ON

\$EDIT

EDITOR V3A000 >OPEN ZTABLE FILE ZTABLE SRC NOT FOUND. INPUT

.ABS
.LOC 100
LAC K400
DAC A
LAW -100
DAC CNT#
LOOP DZM: A
ISZ A
ISZ CNT
JMP LOOP
HLR\T
A
K400
400

.END

/LOAD AC WITH STARTING LOC
/DEPOSIT AC INTO STARTING LOC
/LOAD AC WITH NO. OF LOC TO CLR
/DEPOSIT AC INTO NO. CNTR
/ZERO CURRENT ADDRESS
/INC ADDRESS
/INC NO. COUNT, SKIP IF DONE
/NOT DONE, GET NEXT ADDRESS
/DONE

EDIT >EXIT

DOS-15 V3A000 SMACRO

BMACRO-15 VSA000

>BN+ZTABLE
END OF PASS 1
SIZE=00114 NO ERROR LINES
BMACRO-15 V3A000
> tC

DOS-15 WARRE SLOGOUT


DOS-15 V3A000

PAGE	1	ZTABLE	SRC		
1					.435
5		2 *1 6 3			LUC 100
3		W/182	233112		LAC KARR
4		28121	040111		TAC A
5		MA1#2	777780		A - 100
5		P#123	047113		BAC CNT#
7		W2124	160111	r cob	7. Z 5 * A
8		32125	440111		ISZ A
9		64146	440113		TSZ CNT
1 🕫		20177	627174		IMP LOOP
11		v211e	741142		FILT
12		AM111	100000p	Δ	400
13		ac112	03445B	KAAA	422
14			MARTINE		_ENO
		SIZ	g=d0114	WU FEEUS	LINES

/LOAD AC WITH STARTING LOC
/DEPOSIT AC INTO STARTING LOC
/LOAD AC WITH NO. OF LOC TO CLR
/DEPOSIT AC INTO NO. CNTR
/ZERO CURRENT ADDRESS
/INC ADDRESS
/INC NO. COUNT, SKIP IF DUNE
/MOT DONE, GET NEXT ACORESS
/DONE

OBJECT PROGRAM OUTPUT

The absolute (.ABS) pseudo-ops cause absolute, checksuirned binary code to be output. If no value is specified in the address field and if the output device is the paper tape punch, the assembler will precede the output with the Absolute Binary Loader (ABL), which will load the punched output at object time. The ABL is loaded via hardware readin into location 17720 of any memory bank.



To Load your program:

Set address switches to 17720 STOP, RESET READIN

To start your Program:

Set Address Switches to your PROGRAM STARTING ADDRESS STOP, RESET START

PROGRAMMING ASSIGNMENT

Write at least one of the following programs:

A. Write a program that will read two values from the console data switches.

If equal Halt with the AC = \emptyset If Unequal Halt with the AC = -1

NOTE: Use the two's complement version of -1, I.E. 777777.

B. Write a program which reads a value from the console data switches and counts the number of bits that are set to 1 in the value.

Have the program halt with the final answer left in the AC so that it may be checked via the console switches.


Example: DATA SWITCHES = 102376 OCTAL


NUMBER OF BITS SET = 11 OCTAL


C. Write a program which reads a value from the console switches and reverses the octal number. Have the porgram halt with the reverse value in the AC so that it may be checked via the console data switches.

Example: DATA SWITCHES = 762415 reversed value = 514267

DEVICE: TTY RECEIVER







TOT

OBJECTIVES:

- 1. Describe the format of IOT instructions.
- Describe in general terms the function of device select codes, sub-device select codes, and IOP signals.
 - 3. Describe the logical operation and timing of a basic IOT instruction.


IOT FACILITY

IOTS USE:


- 1. CHECK FOR SKIP CONDITIONS
- 2. PROGRAM CONTROLLED DATA TRANSFERS, TELETYPE, PAPER TAPE READER & PUNCH, ETC.
- . 3. SETTING UP CONTROL OF BLOCK TRANSFER DEVICES.

 DATA TRANSFERS FOR BLOCK TRANSFER DEVICES ARE

 DONE BY THE DATA CHANNEL FACILITY




IOT INSTRUCTION




THE ACCUMULATOR REGISTER IS USED IN CONJUNCTION WITH THE IOT.


ACCUMULATOR IS USED TO:

- a) TRANSFER COMMANDS TO A PARTICULAR DEVICE
- b) DATA TRANSFERRED TO A DEVICE. AC→ DEVICE DATA TRANSFERRED FROM A DEVICE. DEVICE→ AC





IOT DONE BLOCK DIAGRAM



THIS CONDITION IS A NOP


IOT DONE TERMINATES THE IOT OPERATION


IOT DONE TERMINATES BY THE FOLLOWING MANNER:


KP51 RESETS IOT $_{FF}$ RESETS IOT SYNC $_{FF}$ KP35 RESETS IOT REQ $_{FF}$ KP34 RESETS START RUN
KP21 ENABLES CPU TO START
RUN

KP76 SHOWS CPU GOES
TO EXECUTE MAJOR
STATE TO READ
IN THE INSTR. RD
RST IS USED TO
LD M1. AT THIS
TIME IOT DECODE
DROPS.


KP32







PROGRAM CONTROLLED TRANSFER TO DEVICE



PROGRAM CONTROLLED TRANSFER TO DEVICE


AC DEVICE

LOAD BUFFER WITH 10P4

IOT INSTRUCTION:

70 02 04 PUNCH ALPH

70 02 44 PUNCH BINARY



NOTE: BITS THAT ARE USED TO SELECT A DEVICE "03" SPECIFIES THE CONSOLE TELETYPE KEYBOARD.
THIS DEVICE DOES NOT USE THE IOP4 SIGNAL. IT IS ALLOWED TO GO OUT ON THE BUS BUT
NOTHING HAPPENS. THE STATUS IS READ INTO THE ACCUMULATOR IN 10P2 TIME.

PROGRAM INTERRUPT

OBJECTIVES:

- a) DESCRIBE IN GENERAL TERMS THE PROCESSING OF A PROGRAM INTERRUPT BY THE CENTRAL PROCESSOR.
- b) STATE THE PROGRAMMING CONSIDERATIONS NECESSARY WHEN USING THE PROGRAM INTERRUPT FACILITY.
- c) DESCRIBE THE LOGICAL OPERATION OF THE ION, IOF, AND DBR, RES
- d) EXPLAIN THE LOGICAL OPERATION AND TIMING OF A PROGRAM INTERRUPT USING THE LOGIC PRINTS.

PROGRAM INTERRUPT FACILITY (PI)

QUESTION:

WHAT IS THE PURPOSE OF THE PROGRAM INTERRUPT?

ANSWER- DO AWAY WITH THE WAIT LOOP IN A SYSTEM PROGRAM.

WAIT LOOP

KSF

DEDICATED I/O

JMP.-1


TAKE NOTICE NOTHING ELSE HAPPENS EXCEPT THE PROGRAM HANGS IN A TIGHT LOOP WAITING FOR THE DEVICE TO RAISE ITS FLAG.

WAIT LOOP - INEFFICIENT

QUESTION:

HOW DOES THE PROGRAM INTERRUPT IMPROVE OVER THE WAIT LOOP?

ANSWER- BY ALLOWING THE MAIN PROGRAM TO RUN UNTIL THE DEVICE INTERRUPTS
THE MAIN PROGRAM TELLING THE PROCESSOR THE DEVICE NEEDS SERVICING.



QUESTION:

WHO MADE THE INTERRUPT ?

ANSWER - DON'T KNOW

QUESTION:

HOW CAN WE FIND OUT WHO MADE THE INTERRUPT?


ANSWER - BY SENDING OUT IOTS THAT CHECK THE FLAGS OF EACH DEVICE.

RESPONDING TO THE DEVICE THAT HAS ITS FLAG RAISED OR BY
READING STATUS (IORS)

PROGRAM INTERRUPT FACILITY (P1)

PC

ジル



WHEN USING THE IOT SKIP CHECK PROCESS, A SKIP CHAIN IS USED. IN THE SKIP CHAIN PLACE THE DEVICES WHICH HAVE HIGHEST PRIORITY 1st AND LOWEST PRIORITY LAST.

EXAMPLE OF SKIP CHAIN

PFSF - 703201/SKIP ON PWR LOW FLAG

JMP. +2

JMP TO PWR FAIL ROUTINE

KPSF - 706301/SKIP ON DISK FLAG (RP-15)

 $TMP_{\bullet} + 2$

JMP TO DISK PACK SERVICE ROUTINE (ERROR + JOB DONE)

DTDF - 707601/SKIP ON DECTAPE FLAG

 $JMP_{\bullet} + 2$

JMP TO DECTAPE SERVICE ROUTINE (ERROR + JOB DONE)

MTSF - 700301/SKIP ON MAGTAPE FLAG

JMP. +2

JMP TO SERVICE ROUTINE FOR MAG TAPE (ERROR + JOB DONE)

KSF - 700301/SKIP ON KEYBOARD FLAG

JMP. +2

JMP TO KEYBOARD TTY SERVICE ROUTINE

JMP TO ERROR ROUTINE

KEYBOARD SERVICE ROUTINE

- SAVE REGISTERS THE MAIN PROGRAM IS USING.
- 2. KRB/READ THE BUFFER INTO THE ACCUMULATOR
- 3. DAC INTO INPUT BUFFER
- 4. JMP TO EXIT ROUTINE

EXIT ROUTINE


- 1. ION TURN PROGRAM INTERRUPT FACILITY BACK ON.
- 2. RES/DBR SET UP RESTORING OF L,B,UM
- 3. JMP*0 GET BACK TO LOCATION 106


PROGRAM INTERRUPT FACILITY (P1)


NOW IT CAN BE SEEN WHAT HAS TO HAPPEN WHEN AN INTERRUPT IS RECEIVED.

- 1 LET CPU FINISH INSTRUCTION
- 2 HANDLE INTERRUPT (TURN OFF INTERRUPT FACILITY)
 - a) WRT L, BM, UM, PC3-17 INTO ADDRESS ZERO
 - b) GET NEXT INSTRUCTION GET TO SKIP CHAIN
 - c) FIND OUT WHO RAISED THE FLAG
 - d) SERVICE DEVICE
 - e) EXIT THIS ROUTINE BY TURNING ON THE INTERRUPT FACILITY & IF NEEDED RESTORE L, BM, UM
 - f) JMP * 0 GET THE NEXT ADDRESS AND PROCEED IN THE MAIN PROGRAM.


PROGRAM INTERRUPT FACILITY








PROGRAM INTERRUPT TIMING




STATEMENT: CPU LOOKS FOR INTERRUPTS. (INSTRUCTION HAS BEEN PROCESSED). CHECK TO SEE IF THE INSTRUCTION WAS A PRIVILEGED INSTRUCTION, IF SO, DON'T SET INTRPT ACK, IF NOT A PRIVILEGED INSTRUCTION SET INTRPT ACK.



STATEMENT: CPU IS DONE WITH THE MEMORY CYCLE GENERATE A PI REQ.





INTRPT ACK PREVENTS THE PC VROM BEING INCREMENTED


STATEMENT: PRIORITY CHECK MADE & SETTING PISYNC TURNS OFF PIE

FACILITY. THE NEXT T4: INTRPT STROBE

INTRPT STROBE: LD MO, OA WITH ZERO


: T START RUN ALLOW CPU TO GO TO FETCH MAJOR STATE

: J INTRPT ACK




KP30- INH DECODES

ADDRESS - ZERO IS IN MO, OA



DO THE MEMORY CYCLE ROUTINE



TOPIC BA-15 PHERIPHERAL EXPANDER

OBJECTIVES: Upon completion of this unit the student will be able to:

- 1. State the function of the BA
- 2. Draw a block diagram of the BA
- 3. Construct the relationship between the BA & PC
- 4. Differentiate between the systems included in the BA

A. PERIPHERAL EXPANDER

1. Purpose

BA is a universal controller used to minimize bus loading by serving as a control for options that are infrequently used.

- 2. Options
 - a) PC-15 high speed paper tape/reader, punch
 - (1) Reads 300 characters/sec
 - (2) Punches 50 characters/sec
 - b) LT15A Single teletype control
 - (1) Background/foreground
 - c) VP15 Display Console
 - (1) Interfaces various display devices by providing D/A convertors and control logic for X-Y positioning as well as intensity.
 - d) Discuss the block diagram of the BA

В

Α

D

R

I


V


E

s

1/0

BUS







PC15 - 2 modes of reading RSA - 700104 - Select Aplhanumeric Mode RSA - 700144 - Select Binary Mode


TAPE FORMAT


BINARY MODE Assembles One 18 Bit Word



ALPHA Mode Assembles One 8 Bit Word









SKIP CHECK WHO MADE THE INTERRUPT ANSWER THE PAPER TAPE READER

GO TO THE SERVICE ROUTINE FOR PAPER
TAPE READER RRB (700112) READ READER BUFFER





GIVE IT TO ME READ DATA HERE IT IS DATA CONTROLLER SEQUENCE

READ DATA: STARTS CONTROLLER SEQUENCE DELAYS 125NS

- 1. READ STROBE: LD REG
- 2. DELAY 75NS; ADV. STROBE#1-CNTS THE COUNTER CHECKS FOR CNT OF 3*FLAG:RDR INTRPT
- -3. DELAY 50NS; ADV. STROBE 2: NOT CNT 3 MOVE TAPE


PAPER TAPE FORMATS

Program tapes are supplied in one of two formats:

- 1. HRI (HRM) Hardware Read-In Mode (.FULL assembly parameter)
- 2. BINARY or ABS (.ABS assembly parameter)

HRI Tapes consist of 18 bit data and instructions punched in binary mode (PSB), which are loaded in sequential memory locations via the HARDWARE READ-IN feature. The last word is an instruction which is to be executed when read (i.e., HLT or JMP). The last word is indicated by hole #7 being

punched in the last line of that word.



OAD ADDRESS
SUPPLIED BY
ADDRESS SWITCH
REGISTER

ABS or BINARY paper tapes consist of 3 basic parts:

- 1. ABS loader program in HRI
- 2. Data blocks
- 3. Start block


The ABS loader is a program in HRI format which when read via the READ-IN key will load the remainder of the tape under program control (BIN LOADER). The BINARY LOADER expects the rest of the tape to be in a block format.

DATA BLOCK - consists of 3 control words:

- 1. LOAD ADDRESS
- 2. WORD COUNT (not exceeding 25)
- 3. CHECKSUM

START BLOCK - A two word block at the end of tape. It is distinguished from a data block because bit Ø of the first word is a one.

- 1. STARTING ADDRESS (-1=hlt)
- 2. DUMMY WORD (not used)



· ABS PAPER TRPE FORMAT

16-10

DLE 20

SUBJECT: HARDWARE READ-IN

SET ADDRESS IN SWITCHES

KP48

КР66 КР50 КР34	DEPRESS READ IN, SET PCO READ IN PCO READ IN: DS05*SDOO: PCO SEL * BINARY KEY ACTIVE * START RUN: ENABLE CPU TIMING TO RUN
KP66 KP50	KEY ACTIVE * PCO READ IN : RD IN START RE IN START : I/O PWR CLR WHICH RESETS FLAG & RUN IN
	PC05
PC03	PCO SEL: ENABLE SET OF RI FF * PWR CLR : RIFF RI * 10P2 : RI START
PC02	RI START PULSE : RI START + (SET ALPH)
PC03	RI START + (SET ALPH):
	SELECT BINARY : L ALPHA FF
	RESET CNTR TO A COUNT OF ZERO
	CAUSE READ NEXT TO GO HIGH

THIS CHANGE GETS SENT TO THE DEVICE (READ NEXT WILL BE SEEN AS A 10P4 WHICH FIRES A SINGLE SHOT AND PROVIDED YOUR NOT OUT OF TAPE, THE FLAGFF WILL BE RESET AND THE RUNFF WILL BE SET. THIS IMPLIES TAPE IS MOVING.

FETCH TS01	IN THE MEANTIME THE CPU HAS MOVED INTO TS01 OF THE FETCH MAJOR STATE.
кр34	READ IN * (NEXT * TSO1) : ADD SW-A ADDRESS IS NOW ON SUM BUS
кр49	KEY ACTIVE + READ IN (1) H: KEY + READ IN INHIBIT/

INHIBITS GRP 2,4
READ IN: INHIBIT DECODES

KP24 TIME STATE 1 * CLK H * KEY ACTIVE : LD MO & OA
WITH THE ADDRESS ON SUM BUS BUT AT THIS TIME A START
WRITE CYCLE IS NOT INITIATED BECAUSE OF THE INHIBIT
GROUP 2,4.

FETCH KP49

READ IN * READ IN EXEC : RI PAUSE

READ IN PAUSE ENABLES "D" INPUT OF STOP TS RUN

TS02 SETS "STOP TS RUN"

KP21

STOP TS RUN & OTHER LEVELS WILL CAUSE THE RUN FF TO

BE RESET, THE CPU HANGS UP IN TS03, 03.

WAITS FOR READER TO ASSEMBLE 3 FRAMES AND GENERATE AN INTERRUPT

DURING THIS TIME TAPE HAS BEEN MOVING AND FOR EACH FEED HOLE, PROVIDING IN THE DEVICE CONTROLLER THE ENABLE FF IS SET, A STROBE WILL OCCUR WHICH GATES WHAT EVER IS BEING READ INTO A BUFFER REGISTER AND SETS THE FLAG FF (IN THE DEVICE)

THIS GOES OVER TO THE PC15-02 AS READER FLAG AND IS CHANGED TO SET FLAG IN THE PC15-02

PC15-03

SET FLAG : TFLAG FF

FLAG : READ DATA (DATA IS FOR THE TAKING)

PC15-02

READ DATA: 10P2 ON CABLE BACK TO PC05

BACK IN THE PC05 THE 10P2 FLAG AND ENABLE THE DATA FROM THE BUFFERS ONTO THE CABLE TO PC02 RBO THROUGH RB7

RBO: HOLE 8: THIS IS DATA

RBI : HOLE 7 : WITH MORE TO COME

RBO : HOLE 8 : THIS IS THE LAST WORD RBI : HOLE 7 : EXECUTE THE INSTRUCTION

READ SEQUENCE

PC15-02 125ns AFTER READ DATA : READ STROBE

PC15-03 READ STROBE * CNT OF 0 * ALPHA : STROBE 1

STROBE 1 : LOAD THE SIX DATA BITS FROM PC05 BUFFER INTO RB00 THROUGH RB05

PC15-02 PC15-03 200ns AFTER READ DATA : ADVANCE STROBE 1
ADVANCE STROBE 1 * RBO (HOLE 8) : CLK CNTR

CNT OF 1 : GOT THE FIRST 6 BITS

PC15-02

250ns AFTER READ DATA: ADVANCE STROBE 2 PULSE ADVANCE STROBE 2: DO WE HAVE A CNT OF "3" YET.

NO

AT THIS TIME READER NEXT GOES HIGH AT THE PCO5 THIS LEVEL FIRES THE SINGLE SHOT

PC15-03

ADVANCE STROBE 2 : _ FLAG FF IN PC03

IN THE PC05 READER NEXT IS RECEIVED AS 10P4 WHICH RESETS FLAG * SETS RUN TAPE IS NOW MOVING TOWARDS THE SECOND CHARACTER.

RESETTING OF THE FLAG_{FF} ON PC15-03 REMOVES READ DATA FROM ITS ACTIVE STATE (10P2 AT PC05 REMOVES BUFFER OUTPUT FROM LINES TO PC15-02.)

NEXT FEED HOLE * ENABLE : STROBE

STROBE :DATA IN PC 05 BUFFER

: ↓ RUN FF IN PC05

FLAG

AS CAN BE SEEN THE SECOND 6 BIT FRAME IS NOW IN THE BUFFER AND WE FOLLOW THE SAME SEQUENCE AS IN THE PRECEEDING PAGE; EXCEPT WHEN READ DATA PUTS THE DATA ON THE LINE.

STROBE * CNT OF 1 * ALPH : STROBE 2 : STROBE ALPH RBQ6 THROUGH RB11 WILL BE LOADED

ADVANCE STROBE 1 * 8 HOLE : CNT =2

ADVANCE STROBE 2: CNT OF 3 ANSWER NO, FIRE CKTRY TO SET RUN & RESET FLAG IN THE PC05. ALSO CLEAR BUFFER IN PC-05

PC03 RD START (L) RESETS FLAG

TAPE MOVING TOWARD LAST FRAME OF ONE COMPUTER WORK (18 BITS)

AS SOON AS FLAG COMES UP THE PC05 THIS IMPLIES DATA IS NOW IN THE PC05 BUFFER AND THE RUN FF IS RESET

PCO2 FLAG FROM PCO5 GENERATES SET FLAG WHICH IN TURN SETS THE FLAG FF ON PCO3

PC03 FLAG: READ NEXT (10P2 to PC05): FLAG
IN PC05 &

ENABLE DATA ON LINES RBO THROUGH RB7 to PCO2

PCO2 125 ns AFTER READ DATA : STROBE 1

DATA DOESN'T GET LOADED INTO ANY REGISTER

RB 2 : RB 12 RB 3 : RB 13 RB 4 : RB 14 RB 5 : RB 15 RB 6 : RB 16 RB 7 : RB 17

LAST 6 BITS THROUGH GATES

200 ns AFTER READ DATA : ADVANCE STROBE 1

ADVANCE STROBE 1 * HOLE 8 : CNT 3

PC15-03 CNT 3 * FLAG : RD INTERRUPT

PC15-02 M104

RD INTERRUPT * I/O SYNC : RDR AP1 2.REQ

BA-05 RDR INTERRUPT * RDR AP1 2 REQ : PROGRAM

INTERRUPT

NOTE: 1 MS AFTER RDR AP1 2 REQ AN 10P2 WILL BE GENERATED

250 ns AFTER READ DATA : ADVANCED STROBE 2

PC15-03 ADVANCE STROBE 2 * CNT 3 * ALPH :

RDR START H: WILL NOT RESET FLAG FF (PC15-03)

RDR NEXT L : THE RUN FF WON'T GET SET

PC15-03 ADVANCE STROBE 2 : NO EFFECT

CNT OF 3 OVER RIDES

READ IN READY * TIME 1 : T 10P2 KP51

KP55 ENABLE I/O LINES * 10P2 : DCH R1 IOP2

DCH + R1 10P2 : BUS IOP2 (ONTO I/O BUS) KP50 -

PC15-02 10P2 * PC SEL : IOT 0102

IOT 0102: RBOO-RB17: BA BIT00-BA BIT 17 BA15-04

DATA ON I/O BUS BA15-03

I/O BUS 00 THRU 17

READ IN * 10P2: PCO I/O CONT **KP49**

PCO I/O CONT : R1 ADV

" " : I/O STROBE AC EN

" " : I/O BUS - C **KP19**

I/O BUS - C BUS : C-A DATA NOW ON SUM BUS

KP19 NO SHIFT - D BUS IS ACTIVE

> THE ACCUMULATOR IS ENABLED AND AT STROBE 10P2 TIME THE DATA WILL BE LOADED INTO THE ACCUMULATOR KP24 I/O STB AC EN * STROBE 10P2 : LD AC (KP51 10P2 * TIME 4 : STROBE 10P2

> 750 ns AFTER 10P2 INITIATION DATA IS TUCKED SAFELY IN THE ACCUMULATOR RDR INTERRUPT ON PC15-03 GOT RESET AS A RESULT OF IOT 01 02

THIS MEANS ON BA15-03 PROG INTER **KP66** KP51

PROG INTRPT : READ IN READY

250 ns AFTER THE DATA HAS BEEN TUCKED AWAY IN THE ACCUMULATOR THE NEXT TIME 1 THE 10P2 FF WILL BE RESET.

PC15-03 BA10P2 * READ IN (1) L : GO THROUGH THE READER CYCLE FOR ANOTHER CHARACTER

REMEMBER THE PROCESSOR HAS BEEN HUNG UP IN TS03 Ø3

READ IN ADVANCE * STROBE 10P2 * RUN : START RUN **KP34**

KP21	NEXT CLK : ↑ RUN
	NEXT CLK : TS01 Ø0
KP66	STORE * TIME STATE 3 * 10P2 : FIRST CHARFF
	FIRST CHAR * PCO READ IN : RI STORE
кР30	RI STORE : GRP 2
КР32	START READ * GRP 2 F : (START WRT) NOTE: ADDRESS FROM SWITCHES HAD BEEN LOADED INTO MO & OA
TS02	FETCH * TS02 * RI STORE : DAC * TS02 (F + D) L
	ACCUMULATOR CONTENTS MUST BE LOADED INTO THE MO REG
KP 24	BAC - C, C-A : ON SUM BUS CP WR ADDR ACK : LD MO
	DO THE WRT
TS03	
KP49	RI STORE * TS03 * 10P2 * READ IN EXE :
	RI INC OA : RI + TEST LR CRY
KP48	RI + TEST LR CRY : CARRY INSERT
KP19	RI INCR OA : OA - A WITH CARRY INSERT UP DATES THE ADDRESS
KP24	RI INCR OA * CLOCK H * RL INCR OA : LDMO & OA
	MO IS NOW SET UP FOR THE NEXT ADDRESS. THE ABOVE INFO (PAGE 1 THRU 5) OCCURS FOR EACH CHARACTER OF THE HARDWARE
	876


THE HANDLING OF THE LST CHARACTER, WHICH WILL BE A HLT OR

A JMP, WHICH GETS LOADED INTO THE ACCUMULATOR AS NORMAL IN

TS02:

FORCE A DAC TO STROE AC IN SPECIFIED LOC A WRITE OPERATION IS PERFORMED

TS03



MO-MDL * READ IN

EXECUTE *

TS03 * PHASE 1 : CP + R1

RD RST

R1 RD RST : CP MRLS

: END CP CYCLE

KP66: LD Ml

GO TO FETCH IN INSTRUCTION IS IN THE MI DO IT !!

TSO1, O1 LOAD IR

SIGNAL USED TO TERMINATE ARE

PC15-03 READ IN FINISH

BA15-03 READ IN FINISH: R1 SKP

KP50 SKP REQUEST

KP66 PCO READ IN & SKP : ENABLE "READ IN EXECUTE FF"

10P2 & TIME 3 : "READ IN EXECUTE FF"

NOTE: LAST INSTRUCTION READ INTO THE ACC AS NORMAL"

TS01 DO THE NORM (WRT)

TSO2 FORCE THE DAC

TS03 KP32 MO - MDL * READ IN EXE * TS03 * 01 : CP + R1 RD RST

R1 RD RST : CP MRLS, END OF CP CYCLE, LD MI, RL RESET

R1 RESET : READ IN, PCO READ IN 1 - FETCH

XCT THE INSTRUCTION IN THE M1 REGISTER.


MEMORY PROTECT

OBJECTIVES:

- A) LIST THE USE AND FUNCTIONS OF THE MEMORY PROTECT OPTIONS
- B) SHOWN THE BLOCK DIAGRAM, EXPLAIN THE COMMUNICATION SIGNAL SEQUENCE AND DATA FLOW OF THE MEMORY PROTECT OPTION.
- C) EXPLAIN THE FORMAT AND USE OF THE MEMORY PROTECT IOT INSTRUCTIONS
- D) LIST THE PROGRAMMING CONSIDERATIONS NECESSARY WHEN USING THE MEMORY PROTECT OPTION.
- E) EXPLAIN THE KM-MEMORY PROTECT FLOW DIAGRAM.
 STATING THE LOGICAL
 OPERATION OF A MEMORY PROTECT TRAP
 CAUSED BY
 - 1) BOUNDARY VIOLATION
 - 2) ILLEGAL INSTRUCTION
 - 3) NON-EXISTANT MEMORY

KM - MEMORY PROTECT


PROVIDES PDP-15 THE CAPABILITY OF RUNNING IN A BACKGROUND FOREGROUND ENVIRONMENT.



THERE IS A SPECIFIC SET OF INSTRUCTIONS TERMED ILLEGAL, BECAUSE THEY INTERFERE WITH BACKGROUND FOREGROUND OPERATIONS.

INSTRUCTIONS ARE: OAS, IOT, HLT, AND XCT OF XCT.
ILLEGAL INSTRUCTIONS CAUSE TRAPS (INTERRUPTS). SO DO

- 1) REFERENCING BELOW THE BOUNDARY REGISTER-CHECK ADDRESSES ON ALL WRITE INSTRUCTIONS, JMP, AND ISZ INSTRUCTIONS.
- 2) REFERENCES TO NON-EXISTENT MEMORY



TRAP CONDITION

TRAP INVALID ADDRESS

KM-10 IN TSØ3* PHASE 3, WITH SET FETCH ACTIVE, THE CENTRAL PROCESSOR IS WAITING TO RECEIVE THE NEXT INSTRUCTION.

RD RST TELLS THE CPU THE INSTRUCTION IS ON THE MDL TAKE IT.

IF THE MEMORY PROTECT OPTION IS IN THE SYSTEM THE INSTRUCTION WILL ALSO BE LOADED INTO THE INSTRUCTION REGISTER IN THE KM LOGIC. THIS INSTRUCTION IS DECODED AND CHECKED FOR VALIDITY, (NO IOTS, HLT, OAS, XCTO2), IF INSTRUCTION IS INVALID TRAP. ASSUMING THE INSTRUCTION IS A VALID INSTRUCTION, EXAMPLE TAKE A DAC INSTRUCTION, THE CPU GOES TO THE FETCH MAJOR STATE AND PROCESSES THE DAC INSTRUCTION, SENDING TO MEMORY THROUGH THE MEMORY PROTECT LOGIC, THE ADDRESS AND COMMAND (MWR,) FOLLOWED BY THE MREQ.

KM-12 THE COMMAND MWR: PMODE ENABLE (CHECK THE ADDRESS.)

KM13-14 THE ADDRESS ON MDL 1-9 + BOUNDARY REG 1-9 RESULTS IN NO CARRY IMPLIES THIS ADDRESS IS VALID PROCESS THE MEMORY CYCLE. IF THE ADD RESULTS IN A CARRY, THIS IMPLIES TRAP.

KP31 WRT*TPAP: MEM TRAP

MEM TRAP: TRAP P A PULSE 110NS.

KP26 TRAP P: 1 MREQ

KP32 TRAP P: T ADR ACK

TRAP PREVENTS CP WR ADR ACK FROM OCCURING. ADR ACK: LCP

MREQ HOLDFF

KP26 ADR ACK: ↓ HOLD MO

KP31 MEM TRAP*MREQ: TRAP CLR MEMORY

KP32 TRAP CLR MEMORY: END OF CP CYCLE


KP26 END OF CP CYCLE: | CP ACTIVE

TRAP CONDITION

TRAP INVALID ADDRESS

CPU TO MEMORY CONTROLFFARE NOW CLEARED.

KP35	CLR KEYS (TS03*Ø1)*TRAP*FORCE FETCH: TINTRPT ACK
KP31	TRAP*TS03*Ø1: TRAP ADDRESS EN IF P.I.E=0 TRAP ADDRESS EN: CAL ADDR EN THIS FORCES ADDRESS 20. IF P.I.E. IS ENABLED GO TO LOCATION ZERO.
KP19	TS03* INTRPT ACK: I/O ADDRESS TO "A" BUS FETCH TS01
KP21	INTRPT ACK*TS03*Ø2* HS CLK: RUNFF. THIS HANGS THE CPU IN TS03, Ø3.
кР20	TRAP*INTRPT ACK*TS03*CLK H: MS PWR CLR. WHICH CHANGES THE CPU FROM THE FETCH MAJOR STATE TO THE EXECUTE MAJOR STATE. SET FETCH ALSO GOES ACTIVE.
кр35	(SET FETCH*TS03*CLK H)* INTRPT ACK* CP ACTIVE: ENABLE INTERRUPTS.
	ENABLE INTERRUPT*TRAP: PI REQ
KP51	TIME4* PRIORITY CHECK OKAY: PIFF TIME1* PRIORITY CHECK OKAY: PI SYNCFF PI SYNC: P.I.E.FF
К₽35	PI SYNC*TIME4: INTERRUPT STROBE INTRPT STB: INTRPT ACK
КР34	INTRPT STROBE*RUN: START RUN
КР24	INTRPT STROBE: LD MO, OA
кр48	INTRPT STATE: INH DECODES
кр35	INTRPT ACK+INTRPT STATE: INH PC LOAD THIS PREVENTS THE PC FROM INCREMENTING
кр31	INTRPT STATE + API STATE: TRAPFF, PREFF, UMFF THIS TAKES THE SYSTEM OUT OF USER MODE AND ADDRESS O TAKES THE SYSTEM INTO MONITOR MODE
кр35	INTRPT STATE*TS01: INT. INH. SET MO. INT. INH. SET MO: INTRPT CLR IR
	FROM THIS POINT PROCESS AS IN PI WRITE-L,B,U, AND PC 3-17 INTO LOCATION 20 or ZERO.







Figure 6-12 KM15 Memory Protect Flow Diagram


MEMORY RELOCATE - KM/KT

OBJECTIVES:

- A) LIST THE USE AND FUNCTIONS OF THE MEMORY RELOCATE OPTION.
- B) SHOWN THE BLOCK DIAGRAM, EXPLAIN THE COMMUNICATION SIGNAL SEQUENCE AND DATA FLOW OF THE MEMORY PROTECT OPTION.
- C) EXPLAIN THE FORMAT AND USE OF THE MEMORY RELOCATE OPTION.
- D) LIST THE PROGRAMMING CONSIDERATIONS NECESSARY WHEN USING THE MEMORY RELOCATE OPTION.
- E) EMPALIN THE KT MEMORY RELOCATE FLOW DIAGRAM.
 STATING THE LOGICAL OPERATION OF A MEMORY RELOCATE
 TRAP CAUSED BY
 - 1) BOUNDARY VIOLATION
 - 2) ILLEGAL INSTRUCTION
 - 3) NON-EXISTANT MEMORY

MEMORY PROTECT AND RELOCATE BLOCK DIAGRAM










Figure 6-13 KT15 / Memory Protect/Relacate Flow Diagram


TOPIC API

OBJECTIVES:


- A) EXPLAIN ON A BLOCK DIAGRAM LEVEL THE FUNCTIONAL PARTS OF THE AUTOMATIC PRIORITY INTERRUPT OPTION.
- B) LIST ON A BLOCK DIAGRAM LEVEL THE COMMUNICATION SIGNAL SEQUENCE OF THE API OPTION.
- C) STATE THE FUNCTIONS OF THE API IOT INSTRUCTIONS.
- D) STATE THE PROGRAMMING CONSIDERATIONS NECESSARY WHEN USING API.








LOCATION 64 JMS TO SUBROUTINE FOR RP-15
INSTRUCTION - 103000





SYSTEM POWER CONTROL

OBJECTIVES:

- A) TRACE THE ROUTE OF THW PWR OK BUS THROUGH THE MAIN FRAME AND THE BACK DOOR RACK FROM THE 715 P.S.
- B) EXPLAIN HOW A POWER FAIL GENERATES AN INTERRUPT.
- C) EXPLAIN THE DIFFERENCE BETWEEN -POWER OK L AND POWER LOW.
- D) EXPLAIN HOW CONSOLE LOCKED EFFECTS THE POWER FAIL SEQUENCE.






Figure 6-8 Power Fall Up/Down Sequence



A. J. C. C.

Figure 6-9 Power Fail Up/Down Sequence



H IN: H OUT IMMEDIATELLY NO DELAY

L IN: STAYS HIGH UNTIL THE DELAY TIMES OUT

THEN OUTPUT GOES LOW

FAILURES IN THE REGULATORS, G821-G822-G823, DROP THE MEMORY PWR RELAY IMMEDIATELY TO PROTECT THE MEMORY- "CAN'T SAVE ANY REG."

THE FAILURES IN THE REGULATORS ARE DETECTED BY THE SIGNAL - PWR OK L.NOTE PWR FAIL


G827 SAMPLES +11V. THIS IS THE VOLTAGE OFF THE CAPACITORS IN 715 PS. IF THE +11 VOLTS DROPS FOR ANY REASON, THE G827 GENERATES A PWR LOW SIGNAL WHICH IMMEDIATELY SETS THE PWR FAIL SETS UP FOR INTERRUPT. TIME BEFORE THE MEMORY PWR RELAY DROPS IS 250% S THEREFORE IT CAN BE SEEN IN THIS TIME CAN SAVE A LOT OF REGISTERS.

IF CONSOLE LOCKED IS NOT ON PROCESS POWER DOWN AS IN CONSOLE LOCKED POWER DOWN FLOW. HAVE TO USE MANUAL RESTART SEQUENCE.

POWER FAIL - AUTOMATIC RESTART

ON POWER DOWN THE LAST THING THAT HAPPENED WAS A

JMS TO START UP ROUTINE WAS ENTERED INTO LOCATION
ZERO.



NOTHING IS ENABLED ON THE "A" BUS AND THE "B" BUS: SUM BUS = ZERO'S KP24


KEY ACTIVE*TS01*CLK H: LD MO, OA THE ADDRESS OF ZERO IS LOADED INTO THE MO AND OA REGISTER.


MEMORY CYCLE READS INTO THE CPU THE INSTRUCTION LOCATED AT LOCATION ZERO (JMS TO START UP ROUTINE)


REAL TIME CLOCK


OBJECTIVES:


- A) WRITE A PROGRAM UTILIZING THE REAL TIME CLOCK.
- B) STATE HOW THE REAL TIME CLOCK FACILITY IS SET UP.
 - C) LIST THE SEQUENCE OF EVENTS THAT CAUSE A CLK PI.















NOTE: CLK FLAG WILL GET CLEARED BY CLON + CLOF

RF 15- 3 CYCLE BREAK DEVICE

WC ADDRESS 36 (C) 36= TWO'S COMP OF NUMBER OF WDS XFER
CA 37 (C) 37= LOAD INTO LOCATION 37 STARTING ADDRESS
MINUS ONE.

API BREAK ADDRESS - 63 SUGGESTED PRIORITY LEVEL 1

SECTOR CONTAINS, 256,-18 BIT WDS




DCH REQ * RD REQ : DEVICE XFER → MEMORY 10P2 DCH REQ * WRT REQ: MEMORY XFER → DEVICE 10P4

- 1. SET UP
- 2. DCH XFERS / 1 WORD PER DCH REQUEST
- 3. JOB DONE OR ERROR API OR PI

TC 15 3 CYCLE BREAK DEVICE

WC LOCATION 30 (C) 30 = 2's COMP. OF NO OF WDS XFER
CA LOCATION 31 (C) 31 = LOAD INTO LOCATION 31
STARTING ADDRESS MINUS ONE

API BREAK ADDRESS 44
SUGGESTED PRIORITY LEVEL 1



- 1. SET UP
- 2. DCH XFERS / 1 WORD PER DCH REQUEST
- 3. JOB DONE OR ERROR API OR PI

DCH REQ * RD REQ : DEVICE XFER TO MEMORY 10P2 DCH REQ * WRITE REQ: MEMORY XFER TO DEVICE 10P4

RP-15

SET UP INSERT AND EXECUTE


- 1. INSERT 2's COMPL. OF NO OF WORDS LOAD WORD COUNT REGISTER (18 BITS)
- 2. INSERT DISK ADDRESS
 - a) CYLINDER ADDRESS REGISTER (7 BITS)
 - b) HEAD ADDRESS REGISTER (5 BITS)
 - c) SECTOR ADDRESS REGISTER (4 BITS)
- 3. INSERT INITIAL MEMORY ADDRESS LOAD CURRENT ADDRESS REGISTER (17 BITS)
- 4. INSERT FUNCTION & GO LOAD STATUS REGISTER "A" (9 BITS)

RP15 CONTROLS UP TO 8 RP02 OR RP03 - DISK PACK
WD SIZE - 36 BITS/WD
SECTOR CONTAINS 128, 36BIT WDS OR 256, 18 BIT WDS

HAS A WC REGISTER LOADED DURING SETUP

USES SINGLE CYCLE XFERS FOR ODD NUMBER OF XFERS

BACK TO BACK XFERS FOR EVEN NUMBER OF XFERS



API BREAK ADDRESS 64
API LEVEL - SUGGESTED PRIORITY LEVEL 1


1. SET UP

DCH REQ L SING CYL REQ L FUNCTION

O 1 SINGLE CYCLE XFER OUT


1 SINGLE CYCLE XFER IN

IF SING CYL REQ L IS HELD ACTIVE AFTER GRANT FF IS RESET, THIS IMPLIES ANOTHER XFER IS COMING (BACK \rightarrow BACK)



BLOCK DIAGRAM OF DATA IN TRANSFER

- 3 CYCLE BREAK FROM THE DECK TAPE DATA IN XFER.
- 1. WORD COUNT CYCLE (WC)
- 2. CURRENT ADDRESS CYCLE (CA)
- 3. DATA CYCLE



3 CYCLE BREAK

EXAMPLE:

DATA IN XFER FROM TC-15

1. WORD COUNT CYCLE

READ PAUSE WRITE

 $\underline{\text{NEEDS}}$ A DCH REQUEST FROM THE DEVICE TO TRANSFER THE DATA INTO MEMORY.

NEEDS ADDRESS FROM DEVICE 30 FROM TC-15

NEEDS COMMAND

I/O PROCESSOR GENERATES I/O READ*I/O WRT
THIS SETS MEMORY CONTROL TO SET UP FOR A READ-PAUSE WRITE

NEEDS MREO

THIS LOADS THE ADDRESS IN MEMORY AND STARTS THE MEMORY CYCLE.

NEEDS STOP THE CPU WHILE PROCESSING THE DEVICES DATA XFER.

CPU IS HUNG UP BY STOP PHASES

CPU DECODES INSTRUCTION IT IS GOING TO PROCESS AND

SMW: CPU HANGS IN TSO2*Ø2

SMR: CPU HANGS IN TS03*Ø2

WORD COUNT MEMORY CYCLE CONTENTS OF LOCATION 30 INCREMENTED BY 1 WRITTEN BACK INTO LOCATION 30.

(C) LOCATION 30 = 777523 = THE TWO'S COMPLEMENT OF 256 WDS. ONE BLOCK OF DATA TO BE XFERED.

777523 IS ON THE MDL

RD RST: MDL → DSR ADD+1 IS ALSO ACTIVE OUTPUT OF THE ADDER IS 777524

RD RST: DELAY 150NS (PAUSE) AND GENERATE PRE MRLS AND SET DSR-MDL

PRE MRLS: 1 I/O DATA ACK: DATA ACK: BUS EN BUS EN RESET TAKES 777523 OFF THE MDL.

SET DSR-MDL: DSR-MDL ALLOWS (C) OF DSR-MDL: STROBE DSR 777524 IS CLOCKED INTO THE DSR AND XFERED ONTO THE MDL.

(SET DSR-MDL* WC) *EN CA: ↑ CA

STROBE DSR: CHECK THE ADDER FOR OVERFLOW. IF
OVERFLOW IS PRESENT THIS IMPLIES
256 WORDS HAVE BEEN TRANSFERED.
SEND OVFLO BACK TO DEVICE WHICH
TERMINATES BY RAISING A JOB
DONE FLAG.

SET DSR-MDL DELAYED 75NS : STROBE MRLS

STROBE MRLS: I/O MRLS : MRLS : MB LOAD

MB = 777524

I/O MRLS: WC

DELAY OF 50NS: MRLS ACK: RD RST AND START

THE WRITE TIMING IN MEMORY

MRLS ACK: 1/0 DATA ACK, 1/0 MRLS, 1/0 SR-MDL, 1/0 ACTIVE

I/OMRLS: | MRLS ACK

MEMORY WRITE CYCLE FINISHES & DROPS MBSY

CURRENT ADDRESS CYCLE (CA)

THE STARTING LOCATION TO STORE THE DATA WORD WILL BE LOCATION 500. THEREFORE, THE PROGRAMMER PLACES IN LOCATION 31,000477.

STARTING ADDRESS MINUS ONE

2. CA CYCLE

READ PAUSE WRITE

NEEDS ADDRESS 30 FROM DEVICE TO BE STILL ON THE LINE.

NEEDS ADD+1 ACTIVE WHICH IT STILL IS

NEEDS COMMAND

I/O PROCESSOR GENERATES I/O READ*I/O WRITE THIS SETS MEMORY CONTROL TO SET UP FOR A READ, PAUSE, WRITE.

NEEDS MREQ

THIS LOADS THE ADDRESS IN MEMORY AND STARTS THE MEMORY CYCLE.

NEEDS - CPU STILL HUNG UP BY STOP PHASES

CURRENT ADDRESS CYCLE

CONTENTS OF LOCATION 31 INCREMENTED BY 1 WRITTEN BACK INTO LOCATION 31

000477+1 = 000500 NOW UPDATED CONTENTS OF LOCATION 31 ALSO 000500 IS STILL STORED IN THE DSR. DSR CONTAINS THE ADDRESS WHERE THE DATA WILL BE STORED.

(C) LOCATION 31 = 000477

000477 IS ON THE MDL

RD RST: MDL-DSR ADD+1 IS ACTIVE OUTPUT OF THE ADDER IS 000500

RD RST: DELAY 150 NS (PAUSE) AND GENERATE PREMRLS AND SET DSR-MDL

PRE MRLS: 1 1/0 DATA ACK: 1 BUS EN
BUS EN RESET TAKES 000477 OFF THE MDL LINES

SET DSR-MDL: DSR-MDL THIS ALLOWS (C) OF DSR-MDL
SET DSR-MDL: STROBE DSR 000500 IS CLOCKED INTO THE DSR
AND XFERED ONTO THE MDL

SET DSR-MDL DELAYED 75 NS: STROBE MRLS

STROBE MRLS: † I/O MRLS, † MRLS : MB LOAD

MB = 000500

IOMRLS*DATA CYCLE: | CA

WC*CA : ADD+1

MRLS DELAYED 50 NS: ↑MRLS ACK : ↓RD RST AND START THE WRITE TIMING IN MEMORY.

MRLS ACK: 11/0 DATA ACK, 11/0 MRLS, 10SR-MDL, 11/0 ACTIVE

I/O MRLS: J MRLS ACK


MEMORY WRITE CYCLE FINISHES AND DROPS MBSY

SETTING UP FOR THE DATA CYCLE STARTS DURING THE WC CYCLE. THE TIME AS FAR AS A MEMORY IS CONCERNED IS ABOUT MREQ TIME (TAIL END). MORE SPECIFIC TIME IS THE I/O TIME T1: IF WC*ENCA*DATA IN*

DATA OUT: PENB

THE DEVICE RECEIVES AN I/O SYNC PULSE (T1) WHICH SETS ENB IN THE M104. AS A RESULT THE DEVICE SENDS RD REQ BACK TO THE I/O PROCESSOR.

T4: TOATA IN, TIN XFER CYCLE, DCH EN 10P2, THIS OCCURS BEFORE RD RST A SIGNAL FROM MEMORY.




T4 STROBE 10P2 A SHORT TIME AFTER

THE I/O ADDRESS HAS BEEN RECEIVED STROB 10P2 GATES THE DATA OFF THE BUS INTO THE I/O BUFFER.

CA * PRE MRLS : ↑ DATA CYCLE

NOTE: THE UPDATED CURRENT ADDRESS WILL BE TRANSFERRED FROM
THE DSR → MB 000477+1 → DSR = 000500 → MDL → MB
DSR = 500 THE STARTING ADDRESS



DATA CYCLE

DATA CYCLE * I/O MRLS ACK: TI/O MREQ

(DATA CYCLE * I/O MREQ) * DATA IN): ↑I/O WRITE

DSR CONTAINS 500

DATA CYCLE * I/O MRLS ACK: TI/O MREQ

NEXT HS CLK: TI/O ACTIVE

I/O ACTIVE * I/O MREQ: I/O ADDR-MDL

NEXT HS CLK: TMREQ

LOADS 500 INTO MA & STARTS THE MEMORY CYCLE

(ADD-MEM * DATA CYCLE * DATA IN) * I/O ADDR ACK: RETURN DATA

RETURN DATA: TDSR-MDL: TSTROBE DSR
DSR CONTAINS A DATA WORD.

ALSO SET DCH DONE

SET DSR-MDL = ↑ DSR-MDL MDL=DATA

SET DSR-MDL DELAYED 75 NS : STROBE MRLS

STROBE MRLS: TI/O MRLS: MRLS: LD MB
50 NS LATER: TMRLS ACK, PRD RST
ALSO START THE WRITE PORTION OF A MEMORY CYCLE

MRLS ACK↓I/O DATA ACK, ↓I/O MRLS, ↓DSR-MDL MRLS ↓: ↓MRLS ACK

MEMORY WRITE CYCLE FINISHES AND DROPS MBSY.

RESTARTING CPU

(ADD-MEM * DATA CYCLE * DATA IN) * I/O ADDR ACK:
RETURN DATA

RETURN DATA * BACK TO BACK: DCH DONE

DCH DONE : \downarrow DCH_{FF}, \downarrow DCH SYNC_{FF}


THE NEXT TICK OF THE HS CLK: ↑ MPX
WHEN I/O MRLS ACK, COMES BACK FROM THE DATA
MEMORY CYCLE, IT ↓ I/O ACTIVE

MPX * I/O ACTIVE : I/O INACTIVE

I/O INACTIVE : AS SOON AS CP ACTIVE IS SET AND THE NEXT TICK OF THE HS CLK: ↑ STOP PHASE

THE NEXT TICK OF THE HS CLK CHANGES PHASE THE CPU IS NOW RUNNING.

II		3 4 1 2	3 4 1 2 3	4 1 2	3 4 1 2 3	4 1 2	3 4 1 2	3 4 1 2	31411212	4 1 2
I/O SYNC_IIII	<u> </u>		WITA	WW.	VIII	VIII	VIII).	77777	MIN.	W
	DOH	HEQ_IIIIII		-	·					
			CH						•	
		KP5I DCH					11111111			
			SPANT <u>ANNINININ</u> ENA <u>ANNIO ACC</u> E		mummu r	www.	•		. , ·	
		DEV			- IVA B. EN DATA	755.711.1111.11 0000	www.			
		KDØ4 I/O M	HOLD			Vernimin				
K	D04		-DSR_IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII							
			VABLE_\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		KDØ4 PRE DATA	CYCLE AUT				
		KDQ	6 STROLE ADDR			BUF-DSR AND				
		K	004 STROBE DSR	N :				•		
			KP26 I/O M REQ.					• · · •.		
				MADO IIIII		KDØ5 DCH		-		
			KP26 I/O ACT		TITELS ITTLE STATE OF		71/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/	_		
			KD04 I/O READ		WIIII		mum,	-		
		1/1	KDØ4 I/O WRITE P26 I/O ADDR-MOL				7////// 			
		N	KP26 M RE			0	7////			
			KP26 I/O ADUR A		74		77		•	
	. •	•		KP26 I/ORDI		IIIIN.				
				KDØ4 MDL-D						
• • • •				KD06 PRE N	arls_ <u>\\\\\\\\</u>					
			KD	06 SET DSR-		<u></u>		•		
					4 CA (ASE')			· •• · .		
			ł	KDØ4 I/O DATA		<u></u>				
				KU04 USI KU06 STROB	R-MOL_MM	77				•
•			•		MRLS W	A				
			•	KP26 1/0 N			M M			
			KDØC ENB CYC			04 KETURN D		- 3 Cu	cle DCH IN	
					UTILITIE					
					THE HELLEND	<u>Damillininin</u>		umir	ng Diagram	OHEIH
					æ 2 <u>₩₩₩₩</u>	<i>WW</i>				
				KD05	STROBE I/O BUF_			*		
					YLOS DA	TA CYCLE M				






Figure 5-2 Multicycle In Block Transfer, Flowchart








Figure 5-1 Multicycle Out Block Transfer, Flowchart




BASIC BLOCK DIAGRAM









ADDRESS MODIFICATION MX15-B

THE ADDRESS CONSIDERATIONS ARE AS FOLLOWS;

1. PDP-11 ADDRESS BITS ARE

BUS A17 THRU BUS AØ

BUS A17 IS THE MSD BUS AØ IS THE LSD

BUS AØ IS NOT USED FOR ADDRESS DECODE.
PDP-15 ADDRESS BITS ARE AS FOLLOWS;

MDL ØØ THRU MDL 17

MDL ØØ IS NEVER USED FOR ADDRESS DECODING

- 2. PDP 11 ADDRESSES ARE INCREMENTED BY 2.
 - PDP-15 ADDRESSES ARE INCREMENTED BY 1
- 3. PDP 11 CAN ADDRESS PDP-15 MEMORY THE SECTION OF MEMORY THE PDP 11 CAN ADDRESS IS CALLED COMMON MEMORY.
- 4. PDP 11 SYSTEM ASSSUMES ANY ADDRESS ABOVE 124K AS I/O ADDRESS.
- 5. PDP-11 LOCAL MEMORY CAN BE 8K, 12K, 16K.
- 6. PDP-11 ADDRESS 28K

 AMOUNT OF CORE ADDRESSES 28K

 AMOUNT OF LOCAL CORE ADDRESSES 8K

 PDP-11 CAN ADDRESS 20K OF COMMON MEMORY. 20K

PDP 11 ADDRESS 160 000 CAUSES THIS ADDRESS TO BE MODIFY

IN THE PDP-11 IF BITS 13, 14, and 15 are 1's JAM BITS 16 AND 17 TO A ONE. ADDRESS 160 000 NOW BECOMES ADDRESS 760 000 WHICH IS THE START OF I/O ADDRESSES.

PDP-11 CAN ONLY ADDRESS COMMON MEMORY AND LOCAL MEMORY.

UNIBUS DEVICES CAN ADDRESS LOCAL MEMORY AND PDP-15 MEMORY LOCATIONS UP TO 757776 WHICH IS BLOCK 3 PAGE 4.

QUESTION:


WHAT IS THE PDP-11 ADDRESS THAT WILL ADDRESS LOCATION 50 IN COMMON MEMORY ?

ANSWER:

15 ADDRESS X2 + LOCAL MEMORY SIZE = PDP-11 ADDRESS


 $50 \times 2 + 40000 =$ 120 + 40000 = 40120


PDP 11 ADDR = PDP 15 ADDR 40120 = 000050




PDP-15 MEMORY


MX 15-B ADDRESS MODIFICATION









EXPANDED INTERRUPT LINK









DATA IN TRANSFER

GET THE TASK CONTROL BLOCK ADDRESS



PDP 11/05 READS CONTENTS OF THE INPUT GATES WHICH CONTAINS THE CONTENTS OF THE TASK CONTROL BLOCK POINTER REGISTER IN THE DR-15C.



* READ IN LINES: READS CONTENTS OF INPUT GATES
TO THE UNIBUS

READ IN LINE : DATA TRANSMITTED

DATA TRANSMITTED :

→ TRANSFER REQ IN DR15C

→ DONE FF

DATA CONTROL CHART

		C1	 C0		A O	CONTROL
DATA	Ţ	0	 0		0	IN
IN)	0	0		1	IN
DATA IN	Į	0	1		0	IN
PAUSE)	0	1	1	1	IN
,						
DATA	1	1	0	١	0	OUT LOW OUT HIGH
CUT)	1	0		1	OUT HIGH
DATA OUT	Į	1	1	١	0	OUT LOW
BYTE		1 .	1		1	OUT HIGH


PDP-11 GENERATES API REQ (JOB DONE)

TASK CONTROL BLOCK POINTER -> TO WORD ZERO OF THE BLOCK

		HIGH BYTE			LOW BYTH	<u> </u>
WORD	ZERO	API PRIOR			API ADDRES	ss.
WORD	ONE	FU	NCTION	TASK	CODE	
WORD	TWO	RE	QUEST E	JENT V	/ARIABLE	
WORD	THREE	THRU 3=N	DEPEND	UPON	PARTICUL	AR TASK
		HIGH BYTE			LOW BYTI	<u> </u>
WORD	ZERO	001			200	
WORD	ONE	FUNCTION: INTERRUPT JOB DONI			TASK COI RK 05	DE

API LEVEL ONE ADDRESS IS ASSOCIATED WITH DR 11C #1 OUTPUT BUFFER, WHOSE ADDRESS IS 767773, HIGH BYTE.


						OUTPUT	BUFFER AL	DRESS
API	LEVEL	ZERO	:	DR 11C H	I LOW BYTE	7	67762	
API	LEVEL	ONE	:	DR 11C#1	HIGH BYTE	7	67763	
API	LEVEL	OWT	:	DR 11C#0	LOW BYTE	7	67772	
API	LEVEL	THREE	:	DR 11C#0	HIGH BYTE	7	67773	




PURPOSE: LOAD THE DATA OUT BUFFER HIGH BYTE WITH THE API ADDRESS.


GENERATE API REQ ON CHANNEL ONE.

THIS GOES THRU THE API FUNCTION WHICH WILL SEND BACK A GRANT BY WAY OF THE I/O BUS




THIS MEANS AS SOON AS THE CPU ENTERS THE FETCH MAJOR STATE AND WORKS ON THE OPERAND XCT 200 (C) 200 = JMS TO SUBROUTINE TO HANDLE THE JOB DONE INTERRUPT.






MODIFY LOW BYTE

ADDRESS BIT A00=0 : THE BUS LEVEL IS HIGH THERE FOR GATE HI BYTE TO MDL * LOW DATA TO MDL H



NOTE: DATIP ALWAYS FOLLOWED BY A DATO OR DATOB



XVM HARDWARE

To be supplied at a later date.