

IDENTIFICATION

Product Code: MAINDEC-08-D1L0
Product Name: Basic PDP-8, 8/I Memory Checkerboard
Date Created: June 10, 1968
Maintainer: Diagnostics Group
Author: J. W. Richardson

1. ABSTRACT

The PDP-8, 8/I Memory Checkerboard diagnostic tests memory for core failure on half-selected lines under worst case conditions. Its use is intended for basic 4K memory systems.

2. REQUIREMENTS

2.1 Equipment

A standard PDP-8 or 8/I

2.2 Storage

There are two versions of this MAINDEC. The Low End program occupies locations 0005 through 0150 octal, and tests memory from 151 through 7700 octal.

The High End program occupies locations 7430 to 7573 octal, and tests memory from 0000 to 7400 octal.

2.3 Preliminary Programs

The RIM loader must be in locations 7756 through 7776 octal.

3. LOADING PROCEDURE

3.1 Method

Load the program with the RIM loader.

- a. Turn off the Teletype reader.
- b. Set the SWITCH REGISTER to 7756.
- c. Press LOAD ADDRESS, and then START.
- d. Place the program tape in the reader and turn on the reader.
- e. When the program has been loaded, stop the computer, turn off the reader, and remove the tape.

4. STARTING PROCEDURE

4.1 Starting Addresses

0005 Low End Checkerboard

7430 High End Checkerboard

4.2 Control Switch Settings

One of the four possible patterns that can be written in memory is obtainable by each of the following SR settings:

- a. 0100 This setting is used for the standard PDP-8 core unit.
- b. 0101 This setting is used for the standard PDP-8/I core unit.
- c. 0000 } These are for special core units from other suppliers.
- d. 0001 }

4.3 Operator Action

With the program in memory, set the SWITCH REGISTER to the starting address, 0005 for Low End or 7430 for High End.

Press LOAD ADDRESS.

Set the SWITCH REGISTER to one of the four settings given in Paragraph 4.2 to obtain the correct pattern. For most PDP-8's, this will be 0100. For most PDP-8/I's, the setting will be 0101.

Press START.

The program will run until an error is detected, or stopped by the operator.

5. OPERATING PROCEDURE

5.1 Operational Switch Settings

See Paragraph 4.2

5.2 Subroutine Abstracts

The program writes the selected pattern into the area of memory to be tested.

The contents of each word are then read, complemented, and written back into the same location, until the contents of the entire area have been complemented. This procedure is repeated 14 times before the contents of each word is checked for incorrect bits.

Error checking begins by reading a location and checking for incorrect bits.

The contents are complemented, written back into the same location, and rechecked for incorrect bits.

The original contents are returned to the location, and the next sequential location is then checked.

After all of memory is tested, the program writes the complement of the pattern and proceeds to check as before.

5.3 Operator Action

See Paragraph 4.3

6. ERRORS

Any location containing an incorrect bit will create an error halt when detected by the program. The contents of a given memory location should always be 0000 or 7777. Anything other than 0000 or 7777 will result in an error halt.

6.1 Error Halts and Description

Two halts are provided for each error, and are described below. Two addresses are given for each halt; the first is for the Low End Test, and the second for the High End Test.

<u>C(MA)</u>	<u>Tag</u>	<u>Description</u>
0124	E1	A memory location does not contain 7777 or 0000.
7546		The AC displays the contents of the location in error.
0127	E1A	The AC displays the address of the location in error.
7551		

6.2 Error Recovery

<u>Tag</u>	<u>Operator Action</u>
E1	Record the C(AC). Press CONTINUE to reach the next halt.
E1A	Record the C(AC). Press CONTINUE to resume testing with the next sequential memory location.

7. RESTRICTIONS

7.1 Starting Restrictions

None

7.2 Operating Restrictions

None

8. MISCELLANEOUS

8.1 Execution Time

The time to write and test any pattern and its complement is approximately 3 seconds.

9. PROGRAM DESCRIPTION

In a standard core plane, a given core is selected when the combined currents of the x- and y-selection lines produce a magneto motive force which exceeds the threshold for reversing the flux direction of the core. This occurs at the intersection of the activated selection lines. All other cores which are threaded onto the activated lines will be slightly disturbed. Under marginal voltage conditions, such half-selected cores might also reverse polarity if their states are properly established by the pattern which the Checkerboard Test writes into memory.

When a selected core is in the 1 state, the read current will cause it to reverse polarity and become 0. When the core is in the 0 state, the write current will cause it to become 1. Thus, the possibility of a reading error is greatest when all the half-selected cores are in the 1 state; a writing error is most probable when all the half-selected cores are in the 0 state.

If a half-selected core changes polarity, the error will be detected when the memory register containing that core is tested by the program. For a reading error, the contents of that core will appear as a 0 in a field of 1's, and vice versa for a writing error.

Every Checkerboard Test pattern consists of alternating pairs of memory cells; one pair containing 7777's the other containing 0000's. Since memory manufacturers wire their core stacks in different ways, the same pattern of alternations cannot be used for every type of core, and still allow a "worst case" condition, that is, one in which all half-selected cores undergo the greatest possible disturbance which can occur when testing memory. The following pattern is used for the Ferroxube memories with which most PDP-8's are provided.

x-axis (MA ₀₋₅)	0	0	1	1
	1	1	0	0
	1	1	0	0
	0	0	1	1

y-axis (MA₆₋₁₁)

Since the y-axis selection lines are conditioned by the low-order six bits of the memory address register (MA_{6-11}), and the x-axis lines by the high-order bits (MA_{0-5}), the above array is interpreted as follows: (x- and y-axis should be interpreted as shown above).

Positions on the x-axis represent consecutive locations in memory from 00 through 77.

Positions on the y-axis represent consecutive 100_8 's. Thus, the lower left corner represents location 0000. This position contains a 0, which means that the contents of the entire memory cell at address 0000 are 0; likewise, the contents of memory cell 0201 are 1's or 7777. This is determined by reading the third row up on the x-axis, and across one position on the y-axis.

The pattern in memory appears as follows:

<u>Address</u>	<u>Contents</u>
0000	0000
0001	0000
0002	7777
0003	7777
0004	0000
0005	0000
0006	7777
0007	7777
....

The pattern matrix, shows that after 77_8 registers, the pattern will reverse itself, thus:

<u>Address</u>	<u>Contents</u>
0076	7777
0077	7777
0100	7777
0101	7777
0102	0000
0103	0000
0104	7777
0105	7777
0106	0000
0107	0000
....

and so on through memory. The pattern reverses every 100_8 registers.

The patterns generated by the other three switch register settings are defined by the following pattern matrices.

SR Setting

0101

x-axis

Pattern Matrix

0	1	1	0
1	0	0	1
1	0	0	1
0	1	1	0

y-axis

SR Setting

0000

x-axis

Pattern Matrix

1	1	0	0
1	1	0	0
0	0	1	1
0	0	1	1

y-axis

SR Setting

0001

x-axis

Pattern Matrix

1	0	0	1
1	0	0	1
0	1	1	0
0	1	1	0

y-axis

JUN 3

/MAINDEC 802: PDP-8 CHECKERBOARD

	0001		
0001	5001	JMP .	
0002	0002	0002	
0003	0003	0003	
		/	
	7430	*7430	
7430	7121	CLL CML IAC	/HIGH END TEST
7431	3361	UCA COM	
7432	1360	IAU JMP1	
7433	3265	UCA SID-2	
7434	7604	STX, LAS	
7435	3362	UCA PAT	
7436	3363	UCA SA	
7437	2361	STX, ISZ COM	
7440	1361	IAU COM	
7441	0357	AND DOT	/2
7442	7640	SZA CLA	
7443	1356	IAU NOT	/10
7444	1355	IAU HOT	
7445	3254	UCA Y	/COMPLEMENT THE PATTERN
7446	1354	STC, IAU SOT	/400
7447	1363	IAU SA	/TEST FORFINAL ADDRESS
7450	7650	SNA CLA	
7451	5232	JMP SIX-2	
7452	1362	IAU PAT	
7453	0353	ANU ROT	/200
7454	0000	Y, 0	
7455	1356	IAU NOT	/10-Y LINE PRESETS
7456	1355	IAU HOT	/X LINE TO SNA OR SZA
7457	3262	UCA X	
7460	1362	IAU PAT	
7461	0357	ANU DOT	/2
7462	0000	X, 0	
7463	1040	CMA	
7464	7420	SNL	
7465	5270	JMP DOALL	
7466	3763	UCA I SA	/STORE PATTERN AND THE COMPLEMENT
7467	2363	STD, ISZ SA	/WORD WHEN CHECKING
7470	2362	ISZ PAT	
7471	1363	IAU SA	
7472	0352	AND BOT	/17
7473	7650	SNA CLA	
7474	5246	JMP STC	
7475	5260	JMP X-2	

/
 /READ AND COMPLEMENT 128 TIMES BEFORE TEST.
 /
 7476 3364 UCA WRD /SAVE DATA
 7477 1360 IAU M1/
 7500 3365 UCA LOOP /LOOP COUNTER
 7501 3363 UCA SA /ADDRESS COUNTER
 7502 1763 LALL, IAU I SA /READ
 7503 7040 UMA /COMPLEMENT
 7504 3763 UCA I SA /WRITE BACK
 7505 1354 IAU S01
 7506 1363 IAU SA
 7507 7650 SNA CLA /ADDRESS=7700 IF NO SKIP
 7510 5313 JMP ,+3
 7511 2363 ISE SA /INCREMENT ADDRESS
 7512 5302 JMP LALL /LOOP
 /
 7513 2365 ISE LOOP /128 TIMES WHEN SKIP
 7514 5301 JMP LALL-1 /LOOP
 7515 1361 IAU JMP2 /JMP2#JMP CCK
 7516 3265 UCA STD-2
 7517 3363 UCA SA
 7520 1364 IAU WRD
 /
 7521 3364 UCA WRD /CHECK PATTERN
 7522 1763 IAU I SA
 7523 7041 UMA IAC
 7524 1364 IAU WRD
 7525 7640 SZA CLA
 7526 5342 JMP CC3 /ERROR IN CORE
 7527 1364 IAU WRD
 7530 7040 UMA
 7531 3763 UCA I SA /COMPLEMENT THE WORD
 7532 1763 IAU I SA /IN CORE
 7533 7100 IAU
 7534 1364 IAU WRD
 7535 7640 SZA CLA
 7536 5342 JMP CC3 /TEST COMPLEMENT WORD
 7537 1364 IAU WRD /ERROR
 7540 7100 CLL
 7541 5266 JMP STD-1
 7542 1763 CC3, IAU I SA
 7543 7402 E1, HLI /ERROR; AC CONTAINS
 7544 7200 CLA /INFORMATION IN ERROR
 7545 1363 IAU SA
 7546 7402 E1A, HLI /AC CONTAINS ADDRESS OF
 7547 7500 CLA CLL /REGISTER IN ERROR
 7552 7500 CLA CLL
 7551 5331 CC4, JMP CC2

7552	0077	BOT,	11
7553	0200	ROT,	200
7554	0400	SUT,	400
7555	1640	HUT,	1640
7556	0010	NOT,	10
7557	0002	DOT,	2
7560	1160	M17,	1160
7561	0000	COM,	0
7562	0000	PA1,	0
7563	0000	SA,	0
7564	0000	WRU,	0
7565	0000	LOOP,	0
7566	5270	JMP1,	JMP DUALL
7567	5321	JMP2,	JMP CCK
			\$

/VARIABLES

THERE ARE NO ERRORS

SYMBOL TABLE

B01	7552
CCK	7521
CC2	7537
CC3	7542
CC4	7551
COM	7561
DUALL	7476
DU1	7557
E1	7543
E1A	7546
HOT	7555
JMP1	7566
JMP2	7567
LALL	7502
LOOP	7565
M17	7560
NOT	7556
PAT	7562
RUT	7553
SA	7563
SOT	7554
STB	7437
STC	7446
STD	7467
STX	7434
WRD	7564
X	7462
Y	7454

SYMBOL TABLE

SIX	7434
SIB	7437
SIC	7446
Y	7454
X	7462
SID	7467
DUAL	7476
LALL	7502
CCK	7521
CC2	7537
CC3	7542
E1	7543
E1A	7546
CC4	7551
BOT	7552
ROT	7553
SUT	7554
HOT	7555
NUT	7556
DUT	7557
M17	7560
CUM	7561
PAT	7562
SA	7563
WRD	7564
LOOP	7565
JMP1	7566
JMP2	7567

PA.17 V134

28-APR-69

18:21 PAGE 1

/PDP-8 CHECKBOARD REV., JAN., 1968
 /COPYRIGHT 1969, DIGITAL EQUIPMENT CORP., MAYNARD, MASS.

1821	*1	/LOW END TEST		
	/			
3071	5061	JMP		
3072	3062	3062		
3073	3063	3063		
3074	3062	0		
3075	7121	CLL CML IAC		
3076	3144	DCA	COM	
3077	1147	TAD	JMP1	
3078	3244	DCA	STX=2	
3011	7624	STX,	LAS	
3012	1146	TAD	MUD	
3013	3141	DCA	PAT	
3014	1146	TAD	MUD	
3015	3143	DCA	SA	
3016	2144	STX,	ISZ	COM
3017	1144	TAD	COM	
3020	2136	AND	DOT	/2
3021	7640	SNA CLA		
3022	1135	TAD	NOT	/10
3023	1132	TAD	HOT	
3024	3233	DCA	Y	/COMPLEMENT THE PATTERN
3025	1134	STC,	TAD	POT
3026	1143	TAD	SA	/TEST FOR FINAL ADDRESS
3027	7620	SNA CLA		
3030	5027	JMP	STX=2	
3031	1141	TAD	PAT	
3032	3133	AND	ROT	/200
3033	2020	Y,	0	
3034	1135	TAD	NOT	/Y LINE PRESENTS X LINE
3035	1132	TAD	HOT	/TO SNA OR SZA
3036	3041	DCA	X	
3037	1141	TAD	PAT	
3040	3136	AND	DOT	/2
3041	2020	X,	0	
3042	7040	CMA		
3043	7420	SNL		
3044	5025	JMP	DOALL	
3045	3543	DCA I	SA	/STORE PATTERN AND RECOMPLEMENT
3046	2143	STX,	ISZ	SA
3047	2141	ISZ	PAT	/WORD WHEN CHECKING
3050	1143	TAD	SA	
3051	3137	AND	BOT	/17
3052	7620	SNA CLA		
3053	5025	JMP	STC	

PA-12 V134

28-APR-69

18:21 PAGE 1-1

8054 5057

JNP

XeZ

/READ AND COMPLEMENT 128 TIMES BEFORE TEST.
/
3255 3145 D0ALL, DCA WRD /SAVE DATA
3256 1142 TAD M1/
3257 3142 DCA LOOP /LOOP COUNTER
3258 1146 TAD MU0 /END OF PROGRAM+1
3259 3143 DCA SA /ADDRESS COUNTER
3260 1543 LALL, TAD I SA /READ
3261 7242 CMA /COMPLEMENT
3262 3543 DCA I SA /WRITE BACK
3263 1134 TAD POT /64 DECIMAL
3264 1143 TAD SA
3265 7650 SNA CLA /ADDRESS=7700 IF NO SKIP
3266 5073 JMP ,+3
3267 2143 ISZ SA /INCREMENT ADDRESS
3268 5062 JMP LALL /LOOP

3269 2142 ISZ LOOP /128 TIMES WHEN SKIP
3270 5060 JMP LALL-2 /LOOP
3271 1150 TAD JMP2 /JMP2=JMP CCK
3272 3044 DCA STD⁻²
3273 1146 TAD MU0
3274 3143 DCA SA
3275 1145 TAD WRD

8122	3145	CC ^A ,	QUA	WRD	/CHECK PATTERN
8123	1543		TAO I	SA	
8124	7641		CMA	IAU	
8125	1145		TAO	WRD	
8126	7642		SEA CLA		
8127	5123		JMP	CCS	/ERROR IN CORE
8118	1145		TAO	WRD	
8111	7240		CMA		
8112	3543		QCA I	SA	/COMPLEMENT THE WORD
8113	1543		TAO I	SA	/IN CORE
8114	7221		IAU		
8115	1145		TAO	WRD	
8116	7640		SEA CLA		/TEST COMPLEMENT WORD
8117	5123		JMP	CCS	/ERROR
8120	1145	CC2,	TAO	WRD	
8121	7120		CLL		
8122	5045		JMP	STD-1	
8123	1543	CCS,	TAO I	SA	/ERROR: AC CONTAINS INCORRECT WORD,
8124	7422	E1,	HLT		
8125	7200		CLA		
8126	1143		TAO	SA	/AC CONTAINS ADDRESS OF
8127	7422	E1A,	HLT		/REGISTER IN ERROR
8130	7300		CLA CLL		
8131	5120	CC ^A ,	JMP	CC2	
8132	7640	HOT,	7640		/CONSTANTS
8133	0200	ROT,	200		
8134	0100	P01,	100		
8135	0010	NOT,	10		
8136	0022	D01,	2		
8137	0077	B01,	77		
8140	7740	M17,	7740		
8141	0020	PA1,	0		/VARIABLES
8142	0020	LOOP,	0		
8143	0020	SA,	0		
8144	0020	COM,	0		
8145	0020	WRD,	0		
8146	0151	M00,	+3		
8147	5055	JMP1,	JMP DOALL		
8150	5102	JMP2,	JMP CCK		

\$

PAL18 V134

28-APR-69

18:21 PAGE 3-1

BOT	0137
C02	0120
C03	0123
C04	0131
C05	0102
C06	0144
JGAL	0005
JOT	0136
E1	0124
E1A	0127
HOT	0132
JMP1	0147
JMP2	0150
LALL	0062
LOOP	0142
M17	0140
MUD	0146
NOT	0135
PAT	0141
POT	0134
ROT	0133
SA	0143
STB	0016
STC	0025
STD	0046
STX	0011
WRD	0145
X	0041
Y	0033

ERRORS DETECTED: 0

LINKS GENERATED: 2

RUN-TIME: 3 SECONDS

4K CORE USED