

KG8-E generator/detector engineering drawings

ASTER DRAWING LIST	UNIT VARIATIONS				USED ON OPTIONS				MITH 6/71 ULICK 6/1	IVA IVA	JLEN 7/71 USED ON SIZE CODE NUMBER	SCALE NONE A ML KG8-E SHEET 1 OF 2 DIST.
MAS		MAINTENANCE MANUALS FE  TITLE	KG8-E BCC GENERATION X	AND DETECTIONS		PDP8-E	PDP8-F		TAY -	KURE - S COOC CHG' NG CHG' NG	3.fAG	<b>REV.</b>  -∆

PRINT SET				
EV				
8:	DWG. NO.	REV. NO. OF	OF	NCLEO
		LET. SHEETS		Ö.
X X	E-CS-M884-0-1	# 2	Ή	
	A-SP-KG8-EA-1	Α 1		
	A-SP-KG8-EA-2		TEST PROCEDURE KG8-EA	
	A-SP-KG8- <b>EA</b> -3	-	10 ACCEPTANCE PROCEDURE KG8-EA	
<b>&gt;</b>	A-PL-KG8-E-O		LIST	
, e. e.	A-AL-KG8-E-1		$\dashv$	
				The same of the sa
TITLE			SIZE CODE NUMBER	
REDUNDANCY CHECK	Y CHECK		SHEET 2 OF 2 A ML KG8-E	۵
			The State of the S	Control Column State of the Column State of th

232 232 1915 - 18-1825)- 1946- 1





# This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

# DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS

# **ENGINEERING SPECIFICATION**

DATE 7/1/71

TITLE KG8-EA BLOCK CHECK CHARACTER GENERATION AND DETECTION

**REVISIONS** 

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE
A		KG8E - 00002	B.SMITH	7 - 72	1 1. 1.	11112

Formerly DP8-EP Redundancy Check.

DEC FORM NO. DRA 107

SHEET  $\frac{1}{2}$  OF  $\frac{12}{2}$ 

ENGINEERING SPECIFICATION

digital

**CONTINUATION SHEET** 

TITLE KG8-EA BLOCK CHECK CHARACTER GENERATION AND DETECTION

0.0 Overall Description

The KG8-EA Block Check Character Generation and Detection Option provides error detection capabilities for data communications applications. This option performs directly with the PDP8/E bi-directional data bus, coupled with input/output instruction. Thus, it can perform, non-currently, with a number of Communication devices.

Additionally, the KG8-EA adds an exclusive "OR" Instruction to the PDP8/E repertoire.

- 1.0 General Specification
  - 1.1 Definition of Basic System

    The Block Check Character Generation and Detection Option provides three types of error detection facilities: Vertical Redundancy Check (VRC), Longitudinal Redundancy Check (LRC) and Cylic Redundancy Check (CRC).

Refer to appendix for detailed definition and example of VRC, LRC and CRC.

The System Block Diagrams (Fig. 1) shows the error detection capabilities simplified. The basic parts are: The cyclic 16-bit shift register for LRC and CRC, the Shift/Hold Register, the VRC logic, and the control.

Cyclic Shift Register: accumulates the Block, check character (BCC) for LRC and CRC. The contents of the cyclic shift register is available to the program for testing and/or transferring to some data communications facilities.

Shift/Hold Register: Provides a) shift register for a serial data transfer to the cyclic shift register, b) hold or latch register for generation of Vertical Redundancy.

<u>VRC Logic</u>: Generates or tests character parity.

Control: Provides a) buffering to (from) the PDP8/E
OMNIBUS, b) device selection c) function selection and
d) timing.

1.2 Option: Either ODD parity or EVEN parity (VRC) can be jumper selected.

SIZE CODE NUMBER REV

ENC	SINEERING SPECIFICATION DISTURING CONTINUATION SHEET
TITLE	KG8-EA BLOCK CHECK CHARACTER GENERATION AND DETECTION
	1.3 Mechanical Packaging: The Redundancy logic is contained in one 8½ inch Quad Logic module. Pin assignments conform to the PDP8/E OMNIBUS specifications.
	1.4 Environmental Specification: 1.4.1 Power Required +5 @ 931 ma (max) +15 @ NONE -15 @ NONE
	<pre>1.4.2 Temperature Range      00 - 600C C 95% Humidity (non-condensing)</pre>
	1.5 Performance Specifications:  1.5.1 Vertical Redundancy Check (VRC): Test or generate odd or even parity for up to eight bit characters. The parity bit is either right justified to ACll or left justified to ACØ4.
	1.5.2 Longitudinal Redundancy Check (LRC): Computes or compares check sum for 6, 7, 8, 12 and 16 bit characters. Two bytes are required for LRC 12 & 16.
	1.5.3 Cyclic Redundancy Check (CRC): IBM compatible for CRC-16 and CRC-12. Constants utilized are $x^{16} + x^{15} + x^2 + 1$ and $x^{12} + x^{11} + x^3 + x^2 + x + 1$ for CRC-16 and CRC-12 respectively. "X" is module two.
	1.5.4 Cycle Time: VRC compute 1.5 usec.  VRC Test 1.2 usec.  CRC/LRC 1.2 usec.
-	Vendor None
3.0	Programming:
	3.1 Instructions
CODE 6XXO	INSTRUCTIONS  DESCRIPTION  Test VRC (RCTV)  Test character parity for the contents of ACO4 to ACO1. The next instruction is skipped if the contents of the AC has an ODE number of ONE's. This function may be

ENGI	NEERING SPECIFIC	CATION	dıgıtal	CONTINUATION S	HEET
TITLE	KG8-EA BLOCK CHECH	K CHARACTER	R GENERATION	N AND DETECTION	
		appropr See RCG	iate contro B and RCLC	GB instruction if l bit is selected instructions for hardware clears t	d. details.
6XXI	Read BCC High (RCRH)	8 bits (right utilized the chartheir Monage)	of the BCC justified). d only for racters inc	Least Significant accumulation to to This instruction 16-bit check sums luded in the BCC then RCRL will defin ACØ4.	the AC on is s. If had
6XX2	Read BCC Low (RCRL)	8 or 12 the AC characte MSP in A	bits of th (right just ers include	Most Significant e BCC Accumulation ified). If the d in the BCC had RCRH will deliver ACLL.	on to their
6XX3	Compute VRC (RCCV)	tents of beinegar ACØ4 or issued was appropri	f ACØ4 to A ted). Pari ACll and t with the RC iate contro	r parity for the Cll (unused bits ty bit can be in his function may GB instruction if l bit is selected ructions for deta	must position be the See
		the AC corrected the character	is latched ed parity,	: The character into the KG8-EA, and via an extend hen JAM transferr	with led cycle
6XX4	Generate BCC (RCGB)	acter () from 6, Note the 6-bit by bytes. bit char respect: BCC's ar mitted ) Receive	BCC). The Taylor of the CRC 12 is ytes and LR The CRC is racters for ively. The compared BCC as data accumulation BCC general are no error	CRC Block check LRC can be genera nd 16 bit charact accumulated with C 16 with two 8-b generated from 6 a 12 and 16 bit Receive and Tran by treating the and including it on. In doing so, tor will go to Ze re in transmissio	ted ers. two oit or 8 BCC, smit trans~ in the the ro if
			SIZE CO	P KG8-EA-1	REV A
DEC FORM	NO 16-1022			CHEET 4	7.0

NUMBER KG8-FA-1

SIZE CODE

ENGIN	NEERING SPECIFICA	ATION	đị	605		CONTINUATION SHEE	T
TITLE	KG8-EA BLOCK CHECK C	HARACTER	GENERA	rio	N ANI	DETECTION	
		AC i RCGB. functi instru	f RCCV Also ons de	is thi fin -	not s ins ed fo if th	ardware clears the micro programmed struction provide or RCCV and RCTV ne appropriate confect RCLC instruct	with s the ntrol
<b>6</b> XX5	Load Control (RCLC)	to the		ol	regis	contents of the ster. The contro	
			ero:	16 12 8 7	Bit Bit Bit Bit Bit	BCC BCC BCC	check
	·					d VRC bit → ACl1 d VRC bit → ACØ4	
		,	an RCC BCC wi	V se	equen	estruction also cance to occur. The enerated utilizing corrected parity	e g the
						struction also ca	auses
6XX6	Clear BCC Accumulation (RCCB)					clic Register. Teared by INITIALIZ	This ZE.
6XX <b>7</b>	Maintenance Clock		ction o	caus	ses c	is installed this	
4.0	Interface Specificat		e PDP8,	/E (	OMNIE	US specifications	5 <b>.</b>
5.0	Test Procedures The diagnostic prograto the document for						efer
							1
			SIZ		SP	NUMBER KG8-EA-1	REV A

ENGINEERING SPECIFICATION

digital


**CONTINUATION SHEET** 

TITLE KG8-EA BLOCK CHECK CHARACTER GENERATION AND DETECTION


### APPEMDIX

- A. <u>Vertical Redundancy</u> is parity on a character basis, where one bit of each character is reserved as the parity bit. The parity bit forces the character to have either an even or odd number of ONE's. This option will generate \*EVEN/ODD parity. However, odd or even parity may be checked.
- B. <u>Longitudinal Redundancy</u> is a checksum accumulation over a Block of Characters and is more reliable than VRC in detecting errors. A common configuration utilizes LRC and VRC to increase the probability of detecting multiple errors.

The LRC accumulation is an exclusive "OR" of all characters in a message, by column (Figure Al).



The hardware implementation is cyclic. Figure A2 illustrates the hardware configuration for an eight bit code whereas the polynomial is  $(X^{8}+1)$ .



both the Transmitting and Receiving Stations are expected to compute the check sum. At the end of each message block, the transmitting stations sends its check sum. The receiving station than compares the check sums—if equal—the message is assumed to be without error.

\*For EVEN parity: Install jumper "E"; remove jumper "O".
For ODD parity: Install jumper "O"; remove jumper "E".

SIZE CODE NUMBER REV

# **ENGINEERING SPECIFICATION**

digital

CONTINUATION SHEET

TITLL KG8-EA BLOCK CHECK CHARACTER GENERATION AND DETECTION

C. Cyclic Redundancy (CRC) as implemented in this option is TRM compatible for CRC-12 and CRC-16.

The CRC Check sum is a division using the numeric binary value of a message as the dividend which is divided by a constant. The division is performed serially with the quotient discarded. When the process is completed, the remainder becomes the check sum,


Both the Transmitting and Receiving Stations are expected to compute the check sum. At the end of each message block, the transmitting stations sends its check sum. The receiving station then compares the check sums -- if equal -- the message is assumed to be without error.

The probability of error detection is somewhat increased when CRC and VRC are combined.

### C.1 CRC-12

When operating with six bits per character, the BCC accumulation is 12 bits and utilizes the generator polynomial  $x^{12} + x^{11} + x^3 + x^2 + x + 1$ . This polynomial has the prime factors (x + 1) and  $(x^{11} + x^2 + 1)$ , and provides error detection of butst up to 12 bits in lenth. Additionally, 99.955% of error burst greater than 12 bits will be detected.

Figure A3 illustrates the operation of the cyclic generators for CRC-12 block check. NOTE: the crosses are exclusive OR's and the squares are stages of the shift register.



Received or transmitted character bits to be included in ? the CRC-12 BCC Accumulation.

Figure A3

SIZE	CODE	NUMBER	REV
Α	SP	KG8-EA-1	Α

digital


**CONTINUATION SHEET** 

# TITLE KG8-EA BLOCK CHECK CHARACTER GENERATION AND DETECTION

### C.2 CRC-16

When operating with 8 bits per character, the BCC accumulation is 16 bits and utilizes the generator polynomial  $x^{16} + x^{15}$  $+ X^{2} + 1$ . This polynomial has the prime factors (X + 1) and  $(x^{15} + x + 1)$  and provides error detection of burst up to 16 bits in length. Additionally, 99.9997% of error burst greater than 16 bits will be detected.

Figure A4 illustrates the operation of the cyclic generator for CRC-16 block check. NOTE: the crosses are exclusive OR's and the squares are stages of the shift register.



Receive or transmitted character bits to be included in CRC-16 BCC Accumulation.

### Figure A4

### C.3 CRC-16 example

The data used to accumulate a CRC-16 BCC is the ACSII coded letters A, B, C with odd character parity.

The transmit sequence is illustrated in Figure A5. Illustrated is the step-by-step shift pattern of the cyclic generator as the data is serially applied to the input.

Line 1: the first row of numbers, lines, and asterisks is symbolic of the hardware configuration for CRC-16. The asterisks represent exclusive OR operations and the lines represent the feedback path (quotient) and direction. Note that the encoded data is shifted from left to right.

Line 2: is the initial conditions, an all Zero register.

Line 3: a ONE is presented to the input line, from data for transmit, and is exclusive OR'ed with a ZERO from bit 15. The resultant on the serial quotient line is a ONE. Further, the serial quotient is presented to: a) bit  $\emptyset$  b) the exclusive OR between bits 1 and 2, c) the exclusive OR between bits 14 and 15. When the feed back settles down

> SIZE CODE NUMBER **REV** KG8-EA-1

**ENGINEERING SPECIFICATION** 

digital

**CONTINUATION SHEET** 

TITLE KG8-EA BLOCK CHECK CHARACTER GENERATION AND DETECTION

Figure A5 Transmit CRC 16

\* Indicates an exclusive OR function.

Line #																			SERIAL		A FOR
1	40	1	*	2	3	4	5	6	7	8	9	10	11	12	13	14	*	15 *	QUOTIENT	TRA	NSMIT
2	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0		0	Input	In	itial
3	1	0		1	0	0	0	0	0	0	0	0	0	0	0	0		1	1	- ī	
4	1	1		1	1	0	0	0	0	0	0	0	0	0	0	0		1	1	0	
5	1	1		0	1	1	0	0	0	0	0	0	0	0	0	0		1	1	0	Α
6	1	1		0	0	1	1	0	0	0	0	0	0	0	0	0		1	1	0	
7	1	1		0	0	0	1	1	0	0	0	0	0	0	0	0		1	1	0	
8	1	1		0	0	0	0	1	1	0	0	0	0	0	0	0		1	1	0	
	0	1		1	0	0	0	0	1	1	0	0	0	0	0	0		0	0	1	
	1	0		0	1	0	0	0	0	1	1	0	0	0	0	0		1	1	_ 1 .	
	1	1		1	0	1	0	0	0	0	1	1	0	0	0	0		1	1	0	
	0	1		1	1	0	1	0	0	0	0	1	1	0	0	0		0	0	1	
	0	0		1	1	1	0	1	0	0	0	0	1	1	0	0		0	0	0	
	0	0		0	1	1	1	0	1	0	0	0	0	1	1	0		0	0	0	В
	0	0		0	0	1	1	1	0	1	0	0	0	0	1	1		0	0	0	
	0	0		0	0	0	1	1	Ţ	0	Ţ	0	0	0	0	1		1	0	0	
	0	0		0	0	0	0	Ţ	Ţ	Ţ	0	1	0	0	0	0		1	0	1	
	0	0		0	0.	0	0	0	Ţ	Ţ	1	0	1	0	0	0		0	0	_ 1 -	
	1	0		1	0	0	0	0	0	T	Ţ	1	0	1	0	0		1	1	1	
	0	1		0	Ţ	0	0	0	0	0	1	1	1	0	1	0		0	0	1	
	0	0		1	0	υ Τ	0	0	0	0	0	7	1	1	0	1		0	0	0	
	1	0		1	0	0	0	1	0	0	0	0	1 0	1	1	0		1	0	0	C
	1	1		1	1	0	1	0	1	0	0	0	0	0	1	1 1		1 0	1	0	
	1	1		0	1	1	0	1	0	1	0	0	0	0	0	1		0	1	יי	
		1		$\frac{0}{1}$	0	<u> </u>	1	<del>-</del>	$\frac{0}{1}$	<del> </del>	$\frac{0}{1}$	0	0	0	0	<u> </u>		1	0	0	
	<u> </u>					<u> </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>	<del></del>	<u> </u>	<del></del>		<u> </u>			<u>-</u>		

BCC

TRANSMIT BIT PATTERN (LEFT TO RIGHT)

\_

b

C

BCC

SIZE CODE NUMBER REV
A SP KG8-EA-1 A

DEC FORM NO 16-1022 DRA 108

SHEET 9 OF 12

DRA 109A

digital

**CONTINUATION SHEET** 

TITLE KG8-EA BLOCK CHECK CHARACTER GENERATION AND DETECTION

the first shift takes place netting line 3.

This shift also presents a new bit, for encoding, at the input line causing another serial quotient.

The next shift leads to line 4 etc., etc. This is continued until all data bits have been processed. The BCC is the contents of the shift register after the last shift.

The BCC is expected to be transmitted most significant bit first (ie. bit 15).


See the bottom of figure A5 for the transmit bit pattern.

The receive step-by-step sequence is illustrated in figure A6 and is identical in procedure used for the transmit sequence. Additionally, the Receive shift register operates (encodes) on the transmitted BCC. This last step is really a comparison of the Transmitted BCC to the Receive BCC and MUST result in an all ZERO receive shift register.

DEC FORM NO

NUMBER KG8-EA-1

REV A



**ENGINEERING SPECIFICATION** digital **CONTINUATION SHEET** TITLE KG8-EA BLOCK CHECK CHARACTER GENERATION AND DETECTION 5.0  $\vdash$ T IME 0 CRC12 XOR TONHZO0 DP8-EP VRC BITS  $\boldsymbol{\omega}$ SKIP 9 right shift. function. bit 7 COUPLED (check BLOCK DIAGRAM ω LRC7 HHT parity) 9 ..CRC16
..CRC12
..IRC16
..IRC12
..IRC 8
..IRC 7 AC 0 0 10 LRC6 Shift Hold  $(x^{16}+x^{15}+x^2+1)$  $(x^{12}+x^{11}+x^3+x^2+$ Data for for U r LRC/CRC VRC 13 ACO4 to 8 bits detection/genera-14 XOR odd  $x^{16}$ x15 x<sup>12</sup> CRC CODE REV A NUMBER KG8-EA-1 SP

DIGITALEC		1	QUAI	NTIT	ΓΥ/	VAR	ΙΑΤ	ION					
MADE BY R. Allen DATE 2/15/72 ENG Ry 2007 DATE 2 1/1- 1/2 ITEM DWG NO. / PART NO.	DIPMENT C NARD, MASSACH PARTS LIS CHECKED R DATE PROD R A DATE W 16	DESCRIPTIO		KG8-EA									
1 E-CS-M884-0-1	Redundancy Ch			1					_				
•	1					1				-		<u> </u>	
				-							_	ļ	
				$\  \cdot \ $	_	-				-	-	ļ	
				$\parallel - \parallel$		+				-		-	$\vdash$
										_			
				$\parallel - \parallel$						+			
				$\ \cdot\ $		+ +					+		$\vdash$
							$\neg \uparrow$			1			
				$\  - \ $			_	_		1	ļ		
						+	-			-			
										+	-		
TITLE	1	In covering	To:1							1_	<u> </u>		
TITLE KG8-E Parts Lis	t	ASSY NO.	SIZE	PL	1	Ν -S8-E	<b>UMB</b> -0	ER			REV.	ECO	NO.
		SHEET	OF DIST	-	•					1	T		

	DICITAL FOLLOW	LENT CORPORATION	LEGEND	1	Q	UA	NTI	TY/	VAF	RIATIO	N
	DIGITAL EQUIPM MAYNARD, M	MENT CORPORATION MASSACHUSETTS	D DOCUMENT		$\prod$					1	۲ ک
			DN DOCUMENT CHANGE	Ξ∥							CHECK
		SORY LIST	NOTICE PA PAPER TAPE ASCII							VTE	
	DE BY R. Allen CF E 2/15/72 DA	HECKED SECTION ATE	PB PAPER TAPE BINAR	Υ						ح کا	_ATIONDATE
EN	G K M J. PF	ROD MA ONE ISSUED SECT.	PM PAPER TAPE READ-IN-MODE	-EA					703110		
DA.	TE 2-17-72 DA	ATE 2-/5-72	READ-IN-MODE	KG8-					11	ا ر	TAI
ITEM NO.	DWG NO./PART NO.		ION	╢_						R.	INSTAL BY
1	M884	Redundancy Check		$\frac{1}{1}$			-		$\vdash$		
2*	DEC-8E-HR2B-D-KG8E	Maintenance Manual (Prel)		$-\parallel^1$	$\vdash$			-			
3	Maindec-8E-D8CA	Maintenance Diagnostic		+				+	┝╼╬		
				╢		-			$\dashv$		
				╢	-			+	┢╼╫╴		
				╫							
				╢				_	╁		
				╢	$\dagger$			1			
				╢	†			1			
		* If manual not available,	ship Eng. Spec	$\dashv$							
		instead.			П						
<b></b> -											
<u> </u>											
				_	<b>_</b>	_					
				_  _	_				$\sqcup$		<b> </b>
				_	1	<u> </u>	$\vdash \vdash$		$\sqcup$		
					1_	<u> </u>	$\frac{1}{250}$			Tasy	ECO NO
TIT	LE KG8-E Accessory	ASSY. NO.	SIZE CODE A AL	~ i i	<b>Ν</b> δ - Ε		BER			REV.	ECO NO
		SHEET OF	DIST.		T		T		T		