





ە لىيىا	100 	300 300	400 S	00 600 1111111111111	700 111111111111	800 90 	00 7. <b>0</b> Liiiliiilii
CLK  POST CLK  MA JAM  SYNC CLK  DIGIT READ  WORD READ  MAN  STROBE  WRITE		75		STROBE SAL OCCUPY he	æ.	75	76
MEM DONE		CM TI	MING FOR JU	MP INST.			75 }
CM CLK CM STROBE  CM CURRENT CLR							
5M }							<b>3</b>


KIP, IO RESTART, RESTART NODE - 188 NS TO NEXT CM STROBE















PDP-9 Memory Reference Instruction Demonstration Program

asserve: 1/0 Best / Hen Street

MNEMONIC	ENCODED
*1000/ LAC 500	200500
1001/ AND 501	500501
1002/ SAD 502	540502
1003/ DZM 1011	141011
1004/ ADD 503	300503
1005/ JMS 510	100510
1006/ ISZ 505	440505
1007/ JMP 1001	601001
1010/ TAD I 13	360013
13/ 000477	000477
20/ 000000	000000
21/ HLT	740040
500/ 465432	465432
501/ 777000	777000
502/ 123456	123456
503/ 67777 <b>6</b>	677776
504/ 413000	413000
505/ 000000	000000
303/ 00000	00000
510/ 000000	000000
511/ XCT 1003	401003
512/ XOR 504	240504
513/ DAC 505	040505
514/ JMP I 510	620510
, -	

\_\_ NOSH KC-13 **\** KC-30 ADR KC-21 O BUS KC-20 AC KC-19-3 KC-31 ACI(1)\_ B BUS <u>ح</u> KC-21 MB MB0(1) KC-/9-3

LAC INSTRUCTION LOGIC FOR CML 64: MBO, ACT, DONE, CONT, CMA 10



SKP PCO <u>ر</u> ح SKPI AXS ر ح NOSH ADR 8=0 ح ح< SAD INSTRUCTION LOGIC FOR CML 73 SUB, AXS, ARI, ACO, SKP I, DONE, CONT, CMA 10 AOA ABUS 0 845 AR B BUS Aco \_ ARI CMPL AC < > MB AXS IR3 SUB


AOR ر ح A BUS <u>ر</u> ARO AR <u>ح</u> BC ACO CML 61: ACO, MBI, DONE, CONT, CMA 10 CML 60: ARO, MBI, DONE, CONT, CMA 10 CML 6A: ARO, MBI, DONE, CONT, CMA 10 CML 63: MBI, DONE, CONT, CMA 10 IAO INSTRUCTION LOGIC FOR: mB CML 62: CML 63: MBI

DAC

CAL JMS DZM

NOSH CI 17 (END AROUND CARRY) ABUS ADA <u>ح</u> ر ح A80\_ AR B BUS 0 845 CO 90 1000 J <u>ر</u> **A**C AXS AOR L ACI MB MBO ADD INSTRUCTION LOGIC FOR CML 66 MBO, ARO, LI, ACI, AXS, DONE, CONT, CMB 10 TINK > 788 Ь 7 SN8 0 *Bd* AXS(1) \$ P

XCT INSTRUCTION LOGIC FOR CML TO TI, SM, CMA 33 0- AUTO INDEX



NOSH <u>ر</u> AOR ABUS ح AR ARO 0 BUS AC BUS ACI Ø CMPL <u>ر</u> ک  $\mathcal{A}\mathcal{B}$ SUB IR3 AXS

XOR INSTRUCTION LOGIC FOR CML 65 SUB, AXS, ARO, ACI, DONE, CONT, CMA 10


NOSH <u>ر</u> AOR O BUS 8 805 D bc pcI M80 NB YNIT SNBU MBGGW ADR L 19R D8A(B) XN/7 17 BB 08051 ح > 780B


JMP INSTRUCTION LOGIC FOR CML 74 MBO, PCI, LI, DONE, CONT, CMA 10


< > PC0\_ SKID 7 <u>ح</u> SKPI-ADR=O SAVE ح > ISE INSTRUCTION LOGIC FOR CML 71 DAR 100 A 1 = 0 1000 A = 0 5 ک ADR MBO, ARI, SKPI, DONE, CONT, CMA10 O BUS 8 845 182 AR <u>ر</u> ح ر ح ARI IRO(ι)— IRI(φ)— IR2(φ)— IR3(ι)— M80 MB

ABUS <u>ر</u> < <u>></u> AOR CO 00 ARO. AR AORL BBUS 0 805 ADA AC <u>ک</u> 4 BUS L ACI\_ M80\_ m8 Ь *YN/7* BB 7 5180 LAR **<** (9)/1

TAD INSTRUCTION LOGIC FOR CML 67
MBO, ARO, ACI, LI, DONE, CONT, CMA 10







	ak eq			
CLK POS	□ FeTo# ¥	Execute	RIC BREAK	☐ FCTCH
CLKEN				<b>*</b>
CLH RQ				
IO SYNC POS				
CLK SYNC				
BKSYNC			·	
INC MB				
INC V DCH				
CM STROBE	0 0 0	Ó		21
CLR			11 34	21
DONE				
ВК				
LIO	•			
IO ADDR				
вкф				
DCHINX				
C117				
OFLO				
IO OFLO				
CLK FLAG				
PROG INT RO				3

## Starting at B.O.T. (In Reverse End Zone) Tape Traveling in Forward Direction

	Address there	W l	w 2	2 W 3	8 W 4	w 5	w 6	5 W 7	w 8	W 9	
ď	r cor	0	0	0	0	0	0	0	0	0	ST IDLE (1)
	55	0	0	0	0	0	0	0	0	1	Assume up to speed Mark Track is now
	Re	0	0	0	0	0	0	0	1	0	entering window
	Rev. Er Mark	0	0	0	0	0	0	1	0	1	
	End K	0	0	0	0	0	1	0	1	1	
		0	0	0	0	· 1	0	1	1	0	
		0	0	0	1	0	1	1	0	1	
•	55	,0	0	1	0	1	1	0	1	1	
	R	0	1	0	1	1	0	1	1	0	
	Rev. Ei Mark	1	0	1	1	0	1	1	0	1	
	End k	1	1	1	0	1	1	0	1	1	
		1	1	0	1	1	0	1	1	0	
		1	0	1	1	0	1	1	0	1	
-	25	1	1	1	0	1	1	0	1	0	Counter Advances at TP $\emptyset$
	Ħ	1	1	0	1	. 1	0	1	0	1	
	Interblo Sync Mark	1	0	1	1	0	1	0	1	0	
	block nc rk	1	1	1	0	1	0	1	0	1	= C-Sync
	ck	1	1	0	1	0	1	0	1	0	101
		1	0	1	0	1	0	1	0	1	= C-Sync
•	25	1	1	0	1	0	1	0	1	0	100
	н	1	0	1	0	1	0	1	0	1	= C-Sync
	Interblock Sync Mark	1	1	0	1	0	1	0	1	0	100
	rblo ync ark	1	0	1	0	1	0	1	0	1	= C-Sync
	ock	1	1	0	1	0	1	0	1	0	100
		1	0	1	0	1	0	1	0	1	= C-Sync
ernette		19 As	8(10 sume	) Mo Blo	re I ck M	100					


<b>W1</b> W 2 W 3 W 4 W <b>5</b> W 6 W 7 W 8 W 9												
26	1	1	0	1	0	1	0	1	0		100	
	1	0	1	0	1	0	1	0	1	= C-Sync	101	
Form Blo Ma	1	1	0	1	0	1	0	1	0	م <sub>ان</sub>	100	
Forward Block Mark	1	0	1	0	1	0	1	0	1	= C-Sync	101	
_	1	1	0	1	0	1	0	1	1	= C-Sync Wow	100	
	1	0	1	0	1	0	1	1	0	⊨ Mk Blk Mk	101	
	,	7		1	0	1	1	0	0	Reset ST IDLE Set ST B1k Mk	000	
<b>3</b> 2	1	1	0								001	
Rev Gu	1	0	1	0	1	1	0	0	1		010	
Revers Guard Mark	1	1	0	1	1	0	0	1	1		011	
77 - 60	1	0	1	1	0	0	1	1	0		100	
	1	1	1	0	0	1	1	0	1		101	
	1	1	0	0	1	1	0	1	0		000	
1Ø	1	0	0	1	1	0	1	0	0		001	
7 H	1	0	1	1	0	1	0	0	0		010	
Lock Mark	1	1	1	0	, 1	0	0	0	1	·	011	
	1	1	0	1	0	0	0	1	0		100	
	1	0	1	0	0	0	1	0	0		101	
	1	1	0	0	0	1	0	0	0	= Mk Blk Start Reset ST Blk Mk	0′0	
1ø	1	0	0	0	1	0	0	.0	0	Set ST Rev CK	0, 0	
						0	0	.0	0		001	
Reverse PCC Mark	1	0	0	1	0						010	
ers CC Tk	1	0	1	0	0	0	0	0	1		011	
Ф	1	1	0	0	0	0	0	1	0		100	
	1	0	0	0	0	0	1	0	0	Me Dile Stant	101	
	1	0	0	0	0	1	0	0	0	= Mk Blk Start Reset ST Rev Ck Set Data	000	


	W 1	W 2	w 3	W 4	W 5	w 6	W 7	w 8	<b>W</b> 9	
1Ø	1	0	0	0	1	0	0	0	0	
71	1	0	0	1	0	0	0	0	0	
Reverse Final Mark	1	0	1	0	0	0	0	0	1	( 1st Data)
rse al rk	1	1	0	0	0	0	0	1	0	( Word Here)
	1	0	0	0	0	0	1	0	0	
	1	0	0	0	0	1	0	0	0	= Mk Blk Start
ıø	1	0	0	0	1	0	0	0	0	
R Pre	ı	0	0	1	0	0	0	0	0	( 2nd Data) ( Word Here)
Reverse Pre-Final	1	0	1	0	0	0	0	0	1	( Word Here)
ise la1	1	1	0	0	0	0	0	1	0	
	1	0	0	0	0	0	1	0	0	
	1	0	0	0	0	1	0	0	0	= Mk Blk Start
7ø	1	0	0	0	1	0	0	0	1	
	1	0	0	1	0	0	0	1	1	
Data Mark	1	0	1	0	.0	0	1	1	1	( 3rd Data)
שא	1	1	0	0	0	1	1	1	0	( Word Here)
	1	0	0	0	1	1	1	0	0	
	1	0	0	1	1	1	0	0	0	
7Ø	1	0	1	1	1	0	0	O.	1	
	1	1	1	1	0	0	0	1	1	
Data Mark	1	1	1	0	0	0	1	1	1	
<b>۳</b> ۳	1	1	0	0	0	1	1	1	0	
	1	0	0	0	1	1	1	0	0	
	1	0	0	1	1	1	0	0	0	

70	W 1	W 2	W 3	8 W 4	W 5	w 6	W 7	<b>w</b> 8	W 9	1	000
7Ø	1	0	1	1	1	0	0	0	1		001
	1	1	1	1	0	0	0	1	1		
Data Mark	1	1	1	0	0	0	1	1	1		010
<b>A. D</b>	1	1	0	0	0	1	1	1	0		011
	1	0	0	0	1	1	1	0	0		100
	1	0	0	1	1	1	0	0	0		101
-											000
	En B1	ough ock	Dat End,	<b>a</b> - And	Now Ent	Proc erin	eedi: g Ne:	ng Toxt B	o lock!		000
73	1	0	1	1	1	0	0	0	1		
hd	1	1	1	1	0	0	0	1	1	(Next to last)	001
Pre-Final Mark	1	1	1	0	0	0	1	1	1	(Data Word )	010
Fin rk	1	1	0	0	0	1	1	1	0		011
al	1	0	0	0	1	1	1	0	1		100
	1	0	0	1	1	1	0	1	1	= Mk Blk End	101
***********						-				Reset Data Set ST Final	000
73	1	0	1	1	1	0	1	1	1		001
L H	1	1	1	1	0	1	1	1	1		010
Final Mark	1	1	1	0	1	1	1	1	1	(Last Data Word)	011
n C	1	1	0	1	1	1	1	1	0		100
	1	0	1	1	1	1	1	0	1		101
	1	1	1	1	1	1	0	1	1	= Mk Blk End Reset ST Final	000
73	1	7	-	٦	٦			٦	7	Set ST CK	000
73		1	1	1	1	0	1	1	1	Reset ST CK	001
PC Ma	1	1	1	1	0	1	1	1	1	Set ST IDLE	010
PCC Mark	1	1	1	0	1	1	1	1	1		011
	1	1	0	1	1	1	1	1	0		100
	1	0	1	1	1	1	1	0	1		101
	1	1	1	1	1	1	0	1	1	= Mk Blk End	000
	T	7						<del></del>	<del> </del>	<b>f</b>	200


	W l	W 2	W 3	W L	W 5	w 6	W 7	w 8	<b>W</b> 9		000
73	1	1	1	1	1	0	1	1	1		000
×	1	1	1	1	0	1	1	1	1		001
Reverse Lock Mark	1	1	1	0	1	1	1	1	1		010
rse ck	1	1	0	1	1	1	1	1	0		011
	1	0	1	1	1	1	1	0	1		100
	1	1	1	1	1	1	0	1	1	= Mk Blk End	101
											000
51	1	1	1	1	1	0	1	1	1		001
ુ G	1	1	1	1	0	1	1	1	0		010
Guard Mark	1	1	1	0	1	1	1	0	1		011
	1	1	0	1	1	1	0	1	0		100
	1	0	1	1	1	0	1	0	0		101
	1	1	1	1	0	1	0	0	1		000
45	1	1	1	0	1	0	0	1	1		
	1	1	0	1	0	0	1	1	0		001
Reverse Block Mark	1	0	1	0	0	1	1	0	0		010
verse 31ock Mark	1	1	0	0	1	1	0	0	1		011
	1	0	0	1	1	0	0	1	0		100
	1	0	1	1	0	0	1	0	1		101
			-	-							000
25	1	1	1	0	0	1	0	1	0		001
၌	1	1	0	0	1	0	1	. 0	1		010
Interblock Sync Mark	1	0	0	1	0	1	0	1	0		
oloc ic rk	1	0	1	0	1	0	1	0	1	= C-Sync	011
¥	1	1	0	1	0	1	0	1	0		100
	1	0	1	0	1	0	1	0	1	= C-Sync	101
-	L						<u> </u>		<u> </u>	ļ	000

W1W2W3W4W5W6W7W8W9												
25	1	1	0	1	0	1	0	1	0		000	
	1	0	1	0	1	0	1	0	1	= C-Sync	010	
Int	1	1	0	1	0	1	0	1	0		010	
erb Syn Mar	1	0	1	0	1	0	1	0	1	= C-Sync	100	
Interblock Sync Mark	1	1	0	1	0	1	0	1	0		101	
^	1	0	1	0	1	0	1	0	1	= Mk Blk Mk		
									<u> </u>	Reset ST IDLE Set ST Blk Mk	000	
				re B					erblock			
	Ŝу	ncs)	•			-						
		E	nter	ing :	FWD	End	Zone	es				
22	wı	W 2	. W 3	w 4	W 5	w 6	. w 7	w 8	W 9			
22	1	1	0	1 1	0	1		1 1	0			
	1	0	1	0	1	0	1	0	1		001	
FWD End Mark	1	1	0	1	0	1	0	1	0		010	
동교원	1	0	1	0	1	0	1	0	0		011	
	1	1	0	1	0	1	0	0	1		100	
	1	0	1	0	1	0	0	1	0		101	
****				-				Т	0		000	
22	1	1	0	1	0	0	1	0	0		001	
	1	0	1	0	0	1	0	D	1		010	
FWD End M <b>K</b>	1	1	0	0	1	0	0	1	0		011	
	1	0	0	1	0	0	1	0	0		100	
	1	0	1	0	0	1	0	0	1		101	
	1	1	0	0	1	0	0	1	0	= Mk End		
				<u> </u>	<b></b>				<b></b>	4	000	





B-131 ADDER



- 1. An odd number of inputs true produce a sum out.
- 2. Two or more inputs true produce a carry out.

SUMMING NETWORK:

If an odd number of inputs to the summing network is true, the sum output will be true.

The inputs to the summing network are A (Pin S), B (Pin T), Carry In (Pin L) and Carry Insert (Pin D). Transistors Q1, Q3, Q7, Q9, Q10, Q11, Q2, Q4, Q5, Q6 and Q8 affect the sum output.

The output (Pin V) directly reflects the state of Q4 through Emitter Follower Q8. A -3 Level equals a "One" output, a ground equals a "Zero" output. Thus, if Q4 is off, a "One" output will be reflected through Q8 and conversely, if Q4 is on, a "Zero" output will be felt at Pin V. Q4's state of conduction is controlled by the voltage potential felt on the bases of Q2 and Q5. The potential is developed across resistor R4, thus, the potential is directly controlled by the amount of current allowed to flow through R4. The amount of current that flows through R4 is directly proportional to the number of inputs that are true. If no input is true, minimum current is flowing and if all inputs are true, maximum current will flow. Investigating this current flow further, note that transistors Q1, Q3 and Q9 are all in this current path, therefore, the conduction of these transistors will affect the amount of current that flows through R4. When the transistors are all off, minimum current will flow and when the transistors are all on, maximum curtent flows. For the sake of discussion, let us assume that when all transistors (Q1, Q3 and Q9) are off, Ø units of current are flowing through R4. When 1 transistor turns on, 1 unit of current flows, 2 transistors on will cause 2 units of current to flow and 3 transistors on will cause 3 units of current to flow. Q1 will turn on when "A" is true. will turn on when "B" is true. Q9 will turn on if Carry Insert is true or if Carry In is true. Investigating Q9 further you will note that its emitter potential (thus its state of conduction) is controlled by transistor Q7 or Q11. If Carry Insert is true, Q7 turns on, which causes Q9 to turn on. If Carry In is true, the left hand sides of Q10 and Q11 turn on, causing Q9 to turn on. Thus, Carry Insert and Carry In are OR'ed together at transistor Q9. Summing up, there are four units of current possible which flow through R4. These units of current reflect how many inputs are true. It has been stated that there will be a sum output whenever an odd number of inputs is true, therefore, it is possible to conclude that since the number of inputs true will be directly reflected by the units of current present through R4, there will be a sum output whenever odd units of current flow through R4.

When there are no inputs true, Ø units of current flow through R4. The potential developed across R4 is such that it will cause Q5 to turn on. Q5 turning on causes Q6 to turn off. The potential on the base of Q4 is controlled by the conduction state of Q6. Q4 attempts to cut off. However, the base potential on Q2 is more positive than Q4's base potential, which forces Q4 into the on state and Q2 off. Thus, Q4 is conducting, producing a "0" sum out through Q8 to Pin V.

When one input is true, 1 unit of current flows through R4. With the increased current flow the voltage felt on the bases of Q2 and Q5 goes more negative. The change of voltage is not enough to change the conduction state of Q5, therefore, Q5 will remain on and Q6 off. The base of Q2, however, is now more negative than the base of Q4. This causes Q2 to turn on and subsequently Q4 to turn off. Q4 turning off produces a negative level to Pin V through Q8. The sum is now a "1".

When two inputs are true 2 units of current flow through R4, causing the voltage at the base of Q2 and Q5 to go even more negative. It would seem that this would cause Q2 to conduct harder causing Q4 to be cutoff "Harder" than before, still causing a "One" output. However, remember that Q6 was also controling the conduction factor of Q4. The base potential on Q6 is now more positive than that of Q5, causing these transistors to change states. Q5 is now off and Q6 is now on. Q6 turning on causes the base of Q4 to go sharply negative. In fact the base of Q4 is once again more negative than the base of Q2. This causes Q2 to cut off and Q4 to turn on, producing a "0" output for the sum at Pin V.

When three inputs are true, 3 units of current flow through R4, causing the most negative voltage possible to be felt by the bases of Q2 and Q5. Needless to say, a more negative potential on the base of Q5 reaffirms that Q5 is off and Q6 is on. You guessed it! Once again the voltage on the base of Q2 is more negative than the voltage of Q4's base, causing Q2 to turn on and Q4 to turn off, subsequently producing a "1" on the sum output Pin V.

			R4	ĺ				
			Current					
<u>A</u>	В	CI v C Insert	Unit	Q2	Q4	Q5	Q6	SUM
0	0	0	0	off	on	on	off	0
0	0	1	1	on	off	on	off	1
0	1	0	1	on	off	on	off	1
0	1	1	2	off	on	off	on	0
1	0	0	1	on	off	on	off	1
1	0	1	2	off	on	off	on	0
1	1	0	2	off	on	off	on	0
1	1	1	3	on	off	off	on	1

SUMMING NETWORK

CARRY NETWORK:

If two or more of the three inputs to the Carry Network are true, the Carry Output will be true. The three inputs are "A" (Pin S), "B" (Pin T) and Carry In (Pin L).

The Pin K (Carry Out) voltage is a direct analog representation of the inputs to the carry circuit. There are four distinct states at which the inputs can exist. They are: all off (i.e. not true), one true, two true and all three true. It is possible to conclude that since the inputs can be in four possible conditions, the voltage measured at Pin K (Carry Out) will be indicative of the number of inputs that are true at any given time. There are four possible voltage levels at Pin K. When two or more inputs are true the voltage level at Pin K is an assertive value.

Pin K is connected to the next most significant Adder Stage (Pin L) Carry Input through a 100 ohm resistor, thus the assertive level of a carry out, becomes an assertive carry in level for the next most significant Adder stage.

Briefly, this is how the carry circuit operates. First of all, transistors Q1, Q3, Q12, Q11 (L) and Q11 (R), Q10 (L) and Q10 (R) are associated with the Carry Network. Once again, there are four possible voltages at Pin K. With no inputs true, the voltage at Pin K will be at its most negative level, and with all inputs true, the voltage at Pin K will be most positive. The Pin K voltage is directly dependent on the base voltage of Emitter Follower Q11 (R). The base voltage of Q11 (R) is dependent on the amount of current flowing through R-36 and the voltage at the emitter of Emitter Follower Q12. The current flow through R36 is controlled by the state of conduction of Current Switch Q10 (L) and Q10 (R). The state of Q10 (L) and Q10 (R) is dependent on the Carry Input Level at Pin L. The voltage at the emitter of Emitter Follower Q12 is dependent on the voltage at the base of Q12. This base potential is controlled by the conduction states of Q1 and Q3, which are monitoring the "A" and "B" Inputs at Pins S and T.

There are three possible voltages developed at the base of Q12. The most negative potential will be present when both A and B are not true. The most positive potential will be present when both A and B are true. A middle voltage potential (Half-way between most negative and most positive) will be present when either one of the inputs (A or B) is true. Thus Emitter Follower Q12 is capable of supplying three different voltage potentials to the base of Q11 (R). However, there has to be four voltage potentials at the base of Q11 (R). Q12 supplies three of them. Let us investigate how the fourth voltage is supplied. The fourth potential is supplied via the voltage drop across R36. Needless to say, current must flow through R36. It will be shown that if Carry In is not true, current will flow through R36 developing a voltage. Thus, with no inputs true, the voltage supplied by Q12 will be at its most negative level, delivering 3 negative voltage units to the Q11 (R) stage, and current is flowing through R36, delivering 1 negative voltage unit to the Q11 (R) stage. This causes Pin K (Carry Out) to be at its most negative potential.

Carry In (Pin L) controls Q10 (L) and Q10 (R) in this manner. When Carry In is not true, the base of Q10 (R) will be more positive than the base of Q10 (L). The more positive base level of Q10 (R) is felt on the emitter of Q10 (L). These voltages cause Q10 (R) to turn on and Q10 (L) to turn off. When Q10 (R) turns on current will flow through R 36, which causes one negative voltage unit to be felt on the base of Q11 (R). This signifies that Carry In is not true. When the Carry In voltage (Pin L) reaches an assertive level, the base of Q10 (L) will be more positive than the base of Q10 (R). The more positive level at the base of Q10 (L) is felt on the emitter of Q10 (R). These voltages cause Q10 (L) to turn on and Q10 (R) to cut off. Current ceases to flow through R36. Since current is not flowing through R36 one less, negative voltage unit will be felt on the base of Q11 (R). (i.e. The base voltage of Q11 (R) will raise 1 unit positive.) This signifies Carry In is true.

"A" and "B" (Pins S and T) control the base potential of Q12 in this manner. When "A" and "B" are not true Q1 and Q3 are cut off. This causes D2 and D3 to forward bias. D2 and D3, when forward biased, cause a negative voltage to be fed to the base circuit of Q12, causing the base of Q12 to go negative. The base of Q12 is most negative when both D2 and D3 are forward biased, signifying that both "A" and "B" are not true. Of course this most negative voltage is fed to the base of Q11 (R) conveying the condition of "A" and "B". When either "A" is true or "B" is true (but not both), one of the diodes (D2 and D3) will be forward biased and the other will be reverse biased. This causes the negative voltage on the base of Q12 to be cut in half, which now conveys the fact to Q11 (R) that one of the inputs (either "A" or "B") is true. When both "A" and "B" are true, Q1 and Q3 are turned on, causing diodes D2 and D3 to be reverse biased. This action causes the base of Q12 to go to its least negative voltage, signifying to Q11 (R) that both inputs ("A" and "B") are true.

The Carry Out voltage (Pin K) will be assertive for four combinations of Inputs. Remember if two or more inputs are true, a Carry Out will be generated. Also, remember there is a maximum of four negative voltage units at the base of Q11 (R). Three units are developed at Q12 and one unit is developed at R36. When four or three negative units are present at Q11 (R) Cary Out (Pin K) will be negated. When two or one negative units are present at Q11 (R) the Carry Out (Pin K) will be assertive.

When "A" and "B" are both true, both diodes D2 and D3 are reverse biased, causing the base of Q12 to go to the least negative potential. This causes the base of Q11 (R) to go two units positive producing a Carry Out.

When "A" and Carry In are true, D2 is reverse biased and current does not flow through R36. This causes the base of Q11 (R) to go two units positive producing a Carry Out.

When "B" and Carry In are true, D3 is reverse biased and current does not flow through R36. This causes the base of Q11 (R) to go two units positive producing a Carry Out.

When "A" and "B" and Carry In are true, D2 and D3 are reverse biased and current does not flow through R36. This causes the base of Q11 (R) to go three units positive producing a Carry Out.

The four above conditions are the only combination of inputs that will cause a Carry Out. All other conditions would not cause the voltage on the base of Q11 (R) to go positive enough to produce a Carry Out.

			** Q12	Q10	Q10	Q11(R)	* Carry	
			Voltage	L	R	Voltage	Out	
<u>A</u>	В	CI	Potent.			Potent.		
0	0	0	0	Off	On	0	0	
0	0	1	0	On	Off	1	0	
0	1	0	1	Off	On	1	0	
0	1	1	1	On	Off	2	1	
1	0	0	1	Off	On	1	0	
1	. 0	1	1	On	Off	2	1	
1	1	0	2	Off	On	2	1	
1	1	1	2	On	Off	3	1	

<sup>\*</sup> A one equals a Carry Out, however, it is an analog voltage and does not represent normal DEC logic levels.

<sup>\*\* 0 =</sup> Most Negative.

<sup>2 =</sup> Least Negative.

<sup>\*\*\* 0 =</sup> Least Positive.

<sup>3 =</sup> Most Positive.

				1	R 4	Q2	Q5	Q6	Q4	Sum
<u>A</u>	<u>B</u>	<u>CI v</u>	Cry In	sert	Current	BE	BE	BE	BE	Out
					_	<b>.</b>	4 000		4 005	
0	0	0			1.37 ma	+5.643	+4.893	+2.1	+4.885	0
0	0	1			8.97 ma	+3.659	+2.909	+2.1	+4.885	1
0	1	0			8.97 ma	+3.659	+2.909	+2.1	+4.885	1
0	1	1			15.2 ma	+2.033	+1.283	+2.1	+1.46	0
1	0	. 0			8.97 ma	+3.659	+2.909	+2.1	+4.885	1
1	0	1			15.2 ma	+2.033	+1.283	+2.1	+1.46	0
1	1	0			15.2 ma	+2.033	+1.283	+2.1	+1.46	0
1 -	1	1			22 ma	+ .258	492	+2.1	+1.46	1
Α	В	CI	СО		Q11 (R) E	•		Next S Q10 (L	tage ) B <sub>c</sub>	
									<b>С</b>	
0	0	0	0		-5.0			<b>-</b> 6.7		
0	0	1	0		-3.7			<b>-</b> 5.7		
0	1	0	0		-3.7			-5.7		
0	1	1	1		-2.4	•		-4.6		
1	0	0	0		-3.7			<b>-</b> 5.7		
1	0	1	1		-2.4			-4.6		
1	1	0	1		-2.4			-4.6		
1	1	1	1		-1.1			-3.5		
•	•	•			•					
							I			

