

**BM792
read-only-memory
and MR11-DB
bootstrap loader**

digital equipment corporation • maynard, massachusetts

1st Edition, July 1971
2nd Printing, December 1971
3rd Printing (Rev), October 1972
4th Printing, December 1972
5th Printing, May 1973
6th Printing (Rev), January 1974
7th Printing, August 1974
8th Printing, January 1975

Copyright © 1971, 1972, 1973, 1974, and 1975 by Digital Equipment Corporation

The material in this manual is for informational
purposes and is subject to change without notice.

Printed in U.S.A.

The following are trademarks of Digital Equipment
Corporation, Maynard, Massachusetts:

DEC	PDP
FLIP CHIP	FOCAL
DIGITAL	COMPUTER LAB

CONTENTS

	Page
CHAPTER 1 INTRODUCTION	
1.1 SCOPE	1-1
1.2 GENERAL DESCRIPTION	1-1
CHAPTER 2 DETAILED DESCRIPTION	
2.1 BASIC OPERATION	2-1
2.2 ADDRESS SELECTION	2-1
2.3 WORD SELECTION	2-3
2.4 DIODE MATRIX AND OUTPUT BUFFER	2-4
2.5 ANODE RECOVERY CIRCUIT	2-6
CHAPTER 3 PROGRAMMING AND OPERATION	
3.1 GENERAL	3-1
3.2 PROGRAMMING THE ROM	3-1
CHAPTER 4 ROM ENGINEERING DRAWINGS	
APPENDIX A BM792-YA PAPER-TAPE BOOTSTRAP LOADER	
APPENDIX B BM792-YB BULK STORAGE BOOTSTRAP LOADER	
APPENDIX C BM792-YC CARD READER BOOTSTRAP LOADER	
APPENDIX D MR11-DB BULK STORAGE BOOTSTRAP LOADER	
APPENDIX E BM792-YF BULK STORAGE BOOTSTRAP LOADER	
APPENDIX F BM792-YH CASSETTE BOOTSTRAP LOADER	

ILLUSTRATIONS

Figure No.	Title	Page
2-1	ROM Block Diagram	2-1
2-2	ROM Address Word Format	2-2
2-3	Simplified Logic Diagram of ROM Address Selection Circuits for Addresses 773400 – 773476	2-3
2-4	Word Selection Circuit for 773X04 Address	2-4
2-5	Diode Matrix and Output Buffer, Simplified Logic Diagram	2-5
2-6	Anode Recovery Circuit	2-6
3-1	Physical Locations of Addresses and Bits in the ROM Diode Matrix	3-3

TABLES

Table No.	Title	Page
1-1	Preprogrammed ROMs	1-2
2-1	ROM Addresses	2-2
2-2	BCD Decoder Truth Table	2-5
A-1	BM792-YA Paper-Tape Bootstrap Loader Program	A-3
B-1	BM792-YB Bulk Storage Bootstrap Loader Program	B-2
C-1	BM792-YC Card Reader Bootstrap Loader Program	C-3
D-1	MR11-DB Bulk Storage Program Loader Listing	D-3
D-2	Starting Address	D-4
D-3	Power Up Start Vector Jumper Connections	D-4
E-1	BM792-YF Bulk Storage Bootstrap Loader Program	E-2
F-1	BM792-YH Cassette Bootstrap Loader Program	F-2

CHAPTER 1

INTRODUCTION

1.1 SCOPE

This manual provides the user with theory of operation, programming information, and schematics necessary to understand and program the BM792 Read-Only-Memory (ROM). The level of discussion assumes that the reader is familiar with basic digital computer theory.

Although the input and output signals of the ROM are carried by the Unibus ^(TM), it is beyond the scope of this manual to describe the Unibus itself. A detailed description of the Unibus is presented in the *PDP-11 Peripherals Handbook*.

1.2 GENERAL DESCRIPTION

The BM792 is a 32-word read-only-memory (ROM). The diode matrix and address selection circuits that constitute the ROM are mounted on an extra-width quad-board module. This module is inserted in either one of the two small peripheral controller slots in the PDP-11 processor or in one of the four slots in the DD-11 peripheral mounting panel.

The ROM is available either unprogrammed (designated BM792) or preprogrammed (designated BM792-Y X, where the letter in the X position identifies the program). The unprogrammed module can be programmed to form code conversion tables or contain frequently-used mathematical values and subroutines. These applications of the ROM provide an access time of 100 ns, which can increase the program speed.

Preprogrammed ROMs are used for implementing small standard programs required in PDP-11 System operation, such as bootstrap loaders for paper tape or DECTape. The preprogrammed ROMs that are available at publication of this manual are described in the Appendices and listed in Table 1-1. As additional preprogrammed ROMs become available, additional appendices will be published to describe them.

^(TM) Unibus is a registered trademark of Digital Equipment Corporation.

Table 1-1
Preprogrammed ROMs

Module	Option	No. of Words	Address Range	Power-Up Vector	Devices	No. of Words Read-In	Loading Area
M792-YA	BM792-YA	32	773000-773077	No	KL, DL-A, DL-B, PC, PR	162 max.	Highest Memory
M792-YB	BM792-YB	32	773100-773177	No	TC, RC, RF, RK, RP	256	0 and up
M792-YC	BM792-YC	32	773200-773277	No	CR, CM	Variable	Variable
M792-YD M792-YE	MR11-DB	64	773100-773277	Yes (Ex- cept TM)	TC, TM, RC, RF, RK, RP	TM:256 Others:512	0 and up
M792-YF	BM792-YF	32	773200-773277	No	TC, RK, RF	256	0 and up
M792-YH	BM792-YH	32	773300-773377	Yes	TA	64	0 and up

CHAPTER 2

DETAILED DESCRIPTION

2.1 BASIC OPERATION

The ROM diode matrix contains 32 16-bit words, each of which can be applied to the bus under program control. The ROM responds only to a DATI from the Unibus, DATO, DATOB, and DATIP are ignored. A block diagram of the ROM is shown in Figure 2-1.

When both a DATI and a ROM address are sent to the ROM, the word in the addressed location of the diode matrix is applied to the Unibus. When the ROM address is received, the 5-bit code on address lines A01 through A05 is decoded to apply a signal to the cathodes of the diodes in the addressed word location. The word in the addressed location is transferred through the output buffer to data lines D00 through D15 of the Unibus.




Figure 2-1 ROM Block Diagram

2.2 ADDRESS SELECTION

The address word format for the ROM is shown in Figure 2-2. Octal addresses for the ROM must be of the 773XXX format. The ROM reads-out only full 16-bit words and does not issue byte data; thus, address bit A00 is not used.

The addresses are further divided into eight groups, which are determined by address bits A08, A07, and A06 and listed in Table 2-1.




Figure 2-2 ROM Address Word Format

Table 2-1
ROM Addresses

Address Word Bit			Address Ranges	Preprogrammed ROMs
A08	A07	A06		
0	0	0	773000 - 773076	BM792-YA
0	0	1	773100 - 773176	BM792-YB, YD
0	1	0	773200 - 773276	BM792-YC, YE, YF
0	1	1	773300 - 773376	BM792-YH
1	0	0	773400 - 773476	
1	0	1	773500 - 773576	
1	1	0	773600 - 773676	
1	1	1	773700 - 773776	

In a PDP-11 System, only one ROM module can be used for each of the eight address groups. Jumpers on the module are connected in a configuration that causes the module to respond to its designated address group.

For example, when a ROM module is to be addressed in the group 773400 - 773476, bits A08, A07, and A06 of the address word contain binary 100 as shown in Table 2-1. The bus lines for these bits are shown connected to the circuits of the ROM in Figure 2-3, a simplified logic diagram of the address selection circuits. Figure 2-3 also shows the address selection circuit jumpers connected to respond to address group 773400 - 773476. Asserted bus lines are low and unasserted bus lines are high, so that the output of gate E12 at pin 14 is high and the outputs of pins 2 and 3 are low when a valid address is received. Each of the three outputs from the E12 gates is exclusive NORed with a low or a high level, depending on the jumper configuration. The outputs of the three E13 gates must be high to accomplish address selection; therefore, the jumper configuration shown responds to addresses in the 773400 - 773476 group.

The signal, which results from the decoding of bits A08, A07, and A06, is gated with a signal generated by the decoding of an address in the format 773XXX and receiving MSYN (Drawing D-CS-M792-0-1). The resulting signal (pin 10 of gate E17) is gated with a signal generated by the decoding of a DATI on the control lines. Therefore, pin 8 of gate E17 provides a low output signal when the ROM address, MSYN, and DATI are asserted on the bus. This signal at pin 8 is used to accomplish the following in the ROM circuits (see Drawing D-CS-M792-0-1):

1. Assert SSYN on the bus.
2. Activate the word selection circuits.
3. Provide a gating signal to the output buffer.




Figure 2-3 Simplified Logic Diagram of ROM Address Selection Circuits for Addresses 773400 – 773476

2.3 WORD SELECTION

Bits A05 – A01 of the address word are decoded by the word selection circuits to select one of the 32 word locations in the diode matrix. A low-level signal is then applied to the diodes in the addressed word location, resulting in 16 bits of data being read out on the data bus lines.

Because address bit A00 is not connected to the ROM, byte addressing is ignored and a 16-bit word is read onto the bus regardless of the state of A00. In the octal coding of the address, A00 is considered in designating the last octal digit. Therefore, the addresses of the words in the ROM use the following sequence:


773X00
773X02
773X04
773X06
773X10
773X12
etc.

An address of 773X01 would address the same location as 773X00, and 773X03 would be the same as location 733X02.

A simplified logic diagram for the word selection circuits is shown in Figure 2-4. This diagram illustrates how the circuits operate for a 773X04 address. Table 2-2 is a truth table for the Binary-Coded Decimal (BCD) decoders that are shown in the diagram and on Drawing D-CS-M792-0-1.

For address 773X04, binary code 000 10 is applied to the word selection circuits on address lines A05 – A01 as shown in Figure 2-4. The D input of BCD 1 receives a low signal from the address selector circuits when addressing and bus signal conditions are satisfied. All inputs to BCD 1 are low with the result that output 0 is low (refer to Table 2-2). Output 0 of BCD 1 is connected to input D of BCD 2. The other inputs of BCD 2 are as shown in Figure 2-4 when address 773X04 is received. Table 2-2 shows that output 2 of BCD 2 is low with the input signal configuration shown. Output 2 of BCD 2 is connected to the cathodes of the 16-bit positions of location 04 in

the ROM. The signal levels on the cathodes of the other 31 word locations are high. Thus, only the diodes in location 04 are forward-biased, allowing the word in this location to be read by the output buffers and applied to the Unibus.



11-0296

Figure 2-4 Word Selection Circuit for 773X04 Address

2.4 DIODE MATRIX AND OUTPUT BUFFER

The BM792 ROM is supplied with a complete diode matrix. A diode is wired into each of the 16-bit locations of all 32 words. The binary content of each word is determined by the presence or absence of the diodes; thus, the user can program the module by cutting out selected diodes. Presence of a diode in a bit location produces a binary 1 and absence produces a binary 0. The preprogrammed ROMs are manufactured with the diode configuration required for their programs.

A simplified logic diagram of the diode matrix and the output buffer is illustrated in Figure 2-5. The low output buffer gating signal is present when the ROM address, MSYN, and DATI are asserted on the bus (refer to Paragraph 2.2). The word select signal is low when the particular word location is selected by the decoding of bits A05 – A01 (refer to Paragraph 2.3).


Diode D492 for the D01 bit is in the circuit and is forward-biased. Therefore, a low level is gated with the output buffer gating signal, which results in the assertion of a low level on bus line D01 to signify a binary 1. The diode for the D00 bit is cut out of the circuit. Therefore, a high-level signal is gated with the output buffer gating signal, which results in the assertion of a high level on bus line D00 to signify a binary 0. The remaining bit positions in the word are read out on bus lines D02 through D015 at the same time. The configuration of diodes for the bit positions of the word determines the binary content of the word read out on the bus lines.

Table 2-2
BCD Decoder Truth Table

Input				Output							
A	B	C	D	0	1	2	3	4	5	6	7
L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	L	H	H	H	H	H	H
L	H	L	L	H	H	L	H	H	H	H	H
H	H	L	L	H	H	H	L	H	H	H	H
L	L	H	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	L	H	H
L	H	H	L	H	H	H	H	H	H	L	H
H	H	H	L	H	H	H	H	H	H	H	L
L	L	L	H	H	H	H	H	H	H	H	H
H	L	L	H	H	H	H	H	H	H	H	H
L	H	L	H	H	H	H	H	H	H	H	H
H	H	L	H	H	H	H	H	H	H	H	H
L	L	H	H	H	H	H	H	H	H	H	H
H	L	H	H	H	H	H	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H
H	H	H	H	H	H	H	H	H	H	H	H

L = Low

H = High



11-0295


Figure 2-5 Diode Matrix and Output Buffer, Simplified Logic Diagram

2.5 ANODE RECOVERY CIRCUIT

The anode recovery circuit (see Figure 2-6) provides a voltage surge to the anodes of the diodes in the matrix immediately after a word is read out. This voltage surge charges the capacitance of the diode in the matrix and ensures that the anode lines in the matrix are at a high level for the next read out.

Transistors Q1, Q2, and Q3 (see Figure 2-6) are turned off when the ROM is not being addressed. Pin 8 of E17 goes from low to high when the bus addressing signals are concluded. The high signal turns on Q1 and subsequently Q2, which provides the positive voltage surge to the anodes of the diodes in the matrix.

Transistor Q3 of the anode recovery circuit is used as a clamp. When the voltage surge from the collector of Q2 reaches a high enough value, Q3 turns on and grounds out the surge.



II-0367

Figure 2-6 Anode Recovery Circuit

CHAPTER 3

PROGRAMMING AND OPERATION

3.1 GENERAL

The ROM operates in a manner similar to other memory devices that can be included in a PDP-11 system. When the ROM is used for storage of constants, the processor may be programmed to address the appropriate ROM location for the required constant. When the ROM is used for storage of a subroutine, a jump instruction is used to get into the subroutine and place the first address in the program counter. Then the program counter is changed to address the other sequential steps in the subroutine. The last step of a subroutine stored on the ROM should be either a jump instruction to a location out of the ROM or a return from subroutine instruction.

3.2 PROGRAMMING THE ROM

Programming the ROM is accomplished by cutting diodes out of the diode matrix in the configuration required for the binary data words to be used. The diode must be removed for each bit position that is to read out as a binary 0.

The physical orientation of the diode matrix with respect to the addresses and the bit positions is shown in Figure 3-1. Address 773X00 is shown with diodes removed in a configuration that reads out the binary word 1 010 010 011 101 011. With Figure 3-1 and a binary listing of up to 32 16-bit words, the user can program his ROM module.

The ROM module must also be programmed to respond to one of the address groups determined by address bits A08, A07, and A06 (refer to Table 2-1). Figure 3-1 shows the locations of the three sets of address-bit jumper terminals which are labeled W1, W2, and W3 on the ROM printed circuit board. The relationship between the jumper terminals and the address bit is as follows:

W1	A06
W2	A07
W3	A08

Jumper wires are connected across each of the three sets of jumper terminals on an unprogrammed ROM when it is shipped from the factory. The jumper wire must be cut out from between the two terminals for each address bit (A08, A07, or A06), that is a binary 1 in the ROM address used.





Figure 3-1 Physical Locations of Addresses and Bits
in the ROM Diode Matrix


CHAPTER 4


ROM ENGINEERING DRAWINGS


The following engineering drawings are applicable to the BM792 ROM:

Title	Drawing No.	Rev.	Page
ROM Diode Matrix M792	D-CS-M792-0-1	D	4-3
ROM Diode Matrix M792-YA	D-CS-M792-YA-1	H	4-5
ROM Diode Matrix	D-CS-M792-YB-1		4-7
ROM Card Reader Bootstrap	D-CS-M792-YC-1		4-9
ROM Diode Matrix	D-CS-M792-YD-1	A	4-11
ROM Diode Matrix	D-CS-M792-YE-1	A	4-15
ROM Diode Matrix	D-CS-M792-YF-1		4-19
Cassette Bootstrap ROM	D-CS-M792-YH-1		4-23












1
2
3
4
5
6
7
8

NOTES: 1. FOR DIODE LOCATIONS SEE ETCH BOARD OVERLAY.							







8

7

6

5

4

3


1

This drawing and specifications, herein, are the property of Digital Equipment Corporation. They are to be used only for the manufacture or assembly of the item or items for which they were intended and may not be reproduced or copied in whole or in part as the basis for the manufacture or sale of items without written permission.

COPYRIGHT © 1972 DIGITAL EQUIPMENT CORPORATION

NOTES:

1. ON ITEM #9 USE OVERLAY TO DETERMINE WHICH 208 DIODES OF DI THRU D529 ARE USED.
2. ON ITEM #19 ALL 9 CHIPS MUST BE EITHER DEC 380'S OR ITS SUBSTITUTE, 11380 IC'S. COMBINATIONS ARE NOT ALLOWED ON THE SAME OPTION.



A

DEC 8251	8	16
DEC 314	1	8
DEC 380	1	8
IC TYPE	GND	+5V
GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE		
IC PIN LOCATIONS		


BRUNING NO 322 1689

DEC FORM NO.
DOD-154


ORIG PART #	ALLOWABLE SUBSTITUTION LIST		ITEM #
	DESCRIPTION	PART #	
1909485	IC 11380	1911113	19

FIRST USED ON OPTION MODEL		PARTS LIST	
M972-YF		ETCH BOARD REV	E
REV	CHANGE NO.	REVISIONS	DRN. <i>J. Kelley</i> DATE 10-27-72
			CHK'D. <i>L. Gaffey</i> DATE 4-8-73
ENG. <i>J. Hall</i> DATE 1-2-73		digital EQUIPMENT CORPORATION WATKINSBURG, MASSACHUSETTS	
PROJ. ENG. <i>J. Hall</i> DATE 1-2-73		TITLE ROM DIODE MATRIX	
PROD. <i>J. Kelley</i> DATE 1-2-73		2. DD-M972-YF	
NEXT HIGHER ASSY			
DEC NO. 2N 3639B		SIZE CODE DCS M972-YF-1	
EIA NO. 2N 3009		NUMBER	
DEC NO. D664		REV. B	
EIA NO. 1N 3606			
CHK'ED. <i>B. Fitzgerald</i> DATE 7-27-73		SHEET 1 OF 2	
NET 501N ROY		DIST.	
CHG. <i>R. Eason</i> DATE 7-27-73			
REV. <i>B. Fitzgerald</i> DATE 7-27-73			
M972-YF-00001-A			

SEMICONDUCTOR CONVERSION CHART



8	7	6	5	4	3	2	1																																																																																												
<p>The drawings and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or used except with the written permission of the manufacturer. © 1973 DIGITAL EQUIPMENT CORPORATION</p>		<p>NOTES:</p> <ol style="list-style-type: none"> 1. FOR DIODE LOCATIONS SEE ETCH BOARD OVERLAY. 2. ALL DIODE CATHODE FACE RIGHT. 3. W3 INSERTED ONLY 																																																																																																	
D					5 REF	25	3 REF																																																																																												
C					8.44 FB.S	3 REF																																																																																													
B					10.44 REF	3 REF																																																																																													
A					10.44 REF	3 REF																																																																																													
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: left;">ITEM NO.</th> <th colspan="2" style="text-align: left;">DESCRIPTION</th> <th colspan="2" style="text-align: left;">PART NO.</th> <th colspan="2" style="text-align: left;">REV.</th> </tr> <tr> <th>QTY</th> <th>REF DESIGNATION</th> <th colspan="2"></th> <th colspan="2"></th> <th colspan="2"></th> </tr> </thead> <tbody> <tr> <td colspan="2" style="text-align: center;">11/40</td> <td colspan="6" style="text-align: center;">PARTS LIST</td> </tr> <tr> <td colspan="2" style="text-align: center;">ETCH BOARD REV E</td> <td colspan="6"></td> </tr> <tr> <td rowspan="2" style="text-align: center;">* CHNG'D. REVISIONS</td> <td rowspan="2" style="text-align: center;">* CHNG'D. REVISIONS</td> <td colspan="4" style="text-align: center;">DRN S. Wilson DATE 3/1/73</td> <td colspan="2" rowspan="2" style="text-align: center;">digital EQUIPMENT CORPORATION WATERTOWN MASSACHUSETTS</td> </tr> <tr> <td colspan="4" style="text-align: center;">CHNG'D. DATE 3/1/73</td> </tr> <tr> <td colspan="2" style="text-align: center;">D664 IN360G</td> <td colspan="4" style="text-align: center;">PRODNG DATE 3/20/73</td> <td colspan="2"></td> </tr> <tr> <td colspan="2" style="text-align: center;">DEC 3009B 2N3646</td> <td colspan="4" style="text-align: center;">PRODNG DATE 3/20/73</td> <td colspan="2"></td> </tr> <tr> <td colspan="2" style="text-align: center;">2N3639B SAME</td> <td colspan="4" style="text-align: center;">NEXT HIGHER ASSY</td> <td colspan="2"></td> </tr> <tr> <td colspan="2" style="text-align: center;">DEC NO. EIA NO.</td> <td colspan="2" style="text-align: center;">DEC NO. EIA NO.</td> <td colspan="2" style="text-align: center;">SCALE ↑ ↓</td> <td colspan="2" style="text-align: center;">SIZE CODE DCS NUMBER M792-YH-1 REV. *</td> </tr> <tr> <td colspan="8" style="text-align: center;">SEMICONDUCTOR CONVERSION CHART</td> </tr> <tr> <td colspan="8" style="text-align: center;">SHEET 1 OF 2 DIST.</td> </tr> </tbody> </table>								ITEM NO.		DESCRIPTION		PART NO.		REV.		QTY	REF DESIGNATION							11/40		PARTS LIST						ETCH BOARD REV E								* CHNG'D. REVISIONS	* CHNG'D. REVISIONS	DRN S. Wilson DATE 3/1/73				digital EQUIPMENT CORPORATION WATERTOWN MASSACHUSETTS		CHNG'D. DATE 3/1/73				D664 IN360G		PRODNG DATE 3/20/73						DEC 3009B 2N3646		PRODNG DATE 3/20/73						2N3639B SAME		NEXT HIGHER ASSY						DEC NO. EIA NO.		DEC NO. EIA NO.		SCALE ↑ ↓		SIZE CODE DCS NUMBER M792-YH-1 REV. *		SEMICONDUCTOR CONVERSION CHART								SHEET 1 OF 2 DIST.							
ITEM NO.		DESCRIPTION		PART NO.		REV.																																																																																													
QTY	REF DESIGNATION																																																																																																		
11/40		PARTS LIST																																																																																																	
ETCH BOARD REV E																																																																																																			
* CHNG'D. REVISIONS	* CHNG'D. REVISIONS	DRN S. Wilson DATE 3/1/73				digital EQUIPMENT CORPORATION WATERTOWN MASSACHUSETTS																																																																																													
		CHNG'D. DATE 3/1/73																																																																																																	
D664 IN360G		PRODNG DATE 3/20/73																																																																																																	
DEC 3009B 2N3646		PRODNG DATE 3/20/73																																																																																																	
2N3639B SAME		NEXT HIGHER ASSY																																																																																																	
DEC NO. EIA NO.		DEC NO. EIA NO.		SCALE ↑ ↓		SIZE CODE DCS NUMBER M792-YH-1 REV. *																																																																																													
SEMICONDUCTOR CONVERSION CHART																																																																																																			
SHEET 1 OF 2 DIST.																																																																																																			
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: left;">ITEM NO.</th> <th colspan="2" style="text-align: left;">DESCRIPTION</th> <th colspan="2" style="text-align: left;">PART NO.</th> <th colspan="2" style="text-align: left;">REV.</th> </tr> <tr> <th>QTY</th> <th>REF DESIGNATION</th> <th colspan="2"></th> <th colspan="2"></th> <th colspan="2"></th> </tr> </thead> <tbody> <tr> <td colspan="2" style="text-align: center;">11/40</td> <td colspan="6" style="text-align: center;">PARTS LIST</td> </tr> <tr> <td colspan="2" style="text-align: center;">ETCH BOARD REV E</td> <td colspan="6"></td> </tr> <tr> <td rowspan="2" style="text-align: center;">* CHNG'D. REVISIONS</td> <td rowspan="2" style="text-align: center;">* CHNG'D. REVISIONS</td> <td colspan="4" style="text-align: center;">DRN S. Wilson DATE 3/1/73</td> <td colspan="2" rowspan="2" style="text-align: center;">digital EQUIPMENT CORPORATION WATERTOWN MASSACHUSETTS</td> </tr> <tr> <td colspan="4" style="text-align: center;">CHNG'D. DATE 3/1/73</td> </tr> <tr> <td colspan="2" style="text-align: center;">D664 IN360G</td> <td colspan="4" style="text-align: center;">PRODNG DATE 3/20/73</td> <td colspan="2"></td> </tr> <tr> <td colspan="2" style="text-align: center;">DEC 3009B 2N3646</td> <td colspan="4" style="text-align: center;">PRODNG DATE 3/20/73</td> <td colspan="2"></td> </tr> <tr> <td colspan="2" style="text-align: center;">2N3639B SAME</td> <td colspan="4" style="text-align: center;">NEXT HIGHER ASSY</td> <td colspan="2"></td> </tr> <tr> <td colspan="2" style="text-align: center;">DEC NO. EIA NO.</td> <td colspan="2" style="text-align: center;">DEC NO. EIA NO.</td> <td colspan="2" style="text-align: center;">SCALE ↑ ↓</td> <td colspan="2" style="text-align: center;">SIZE CODE DCS NUMBER M792-YH-1 REV. *</td> </tr> <tr> <td colspan="8" style="text-align: center;">SEMICONDUCTOR CONVERSION CHART</td> </tr> <tr> <td colspan="8" style="text-align: center;">SHEET 1 OF 2 DIST.</td> </tr> </tbody> </table>								ITEM NO.		DESCRIPTION		PART NO.		REV.		QTY	REF DESIGNATION							11/40		PARTS LIST						ETCH BOARD REV E								* CHNG'D. REVISIONS	* CHNG'D. REVISIONS	DRN S. Wilson DATE 3/1/73				digital EQUIPMENT CORPORATION WATERTOWN MASSACHUSETTS		CHNG'D. DATE 3/1/73				D664 IN360G		PRODNG DATE 3/20/73						DEC 3009B 2N3646		PRODNG DATE 3/20/73						2N3639B SAME		NEXT HIGHER ASSY						DEC NO. EIA NO.		DEC NO. EIA NO.		SCALE ↑ ↓		SIZE CODE DCS NUMBER M792-YH-1 REV. *		SEMICONDUCTOR CONVERSION CHART								SHEET 1 OF 2 DIST.							
ITEM NO.		DESCRIPTION		PART NO.		REV.																																																																																													
QTY	REF DESIGNATION																																																																																																		
11/40		PARTS LIST																																																																																																	
ETCH BOARD REV E																																																																																																			
* CHNG'D. REVISIONS	* CHNG'D. REVISIONS	DRN S. Wilson DATE 3/1/73				digital EQUIPMENT CORPORATION WATERTOWN MASSACHUSETTS																																																																																													
		CHNG'D. DATE 3/1/73																																																																																																	
D664 IN360G		PRODNG DATE 3/20/73																																																																																																	
DEC 3009B 2N3646		PRODNG DATE 3/20/73																																																																																																	
2N3639B SAME		NEXT HIGHER ASSY																																																																																																	
DEC NO. EIA NO.		DEC NO. EIA NO.		SCALE ↑ ↓		SIZE CODE DCS NUMBER M792-YH-1 REV. *																																																																																													
SEMICONDUCTOR CONVERSION CHART																																																																																																			
SHEET 1 OF 2 DIST.																																																																																																			



APPENDIX A

BM792-YA PAPER-TAPE BOOTSTRAP LOADER

The BM792-YA ROM is shipped with jumper wires connected for address group 773000 - 773076, and its diode matrix is preprogrammed for a paper-tape bootstrap read-in-loader program. The BM792-YA can only be used in a PDP-11 System that has at least 4K of read-write memory and either a Teletype® (KL11) or a high-speed paper-tape reader (PR11 or PC11), or both. If neither the high-speed reader nor the low-speed reader (Teletype) is available, the paper-tape bootstrap loader program will not function properly.

An absolute loader or dump program contained on a bootstrap format paper tape (described in Chapter 5 of the *Paper-Tape Software Programming Handbook*, DEC-11-GGPA-D) is loaded into read-write memory by the paper-tape bootstrap loader. The sequence of operations used by the paper-tape bootstrap loader is:

1. Determines which paper-tape reader is available. Checks the high-speed reader first and then the low-speed reader. The high-speed reader is considered unavailable if no tape is in it.
2. Determines the size of the read-write memory of the system.
3. Stores the device address (determined in Step 1 above) in the last location of read-write memory. This action is required by the absolute loader program.
4. Loads the absolute loader program from the bootstrap format tape into the read-write memory.
5. Jumps to program loaded, as specified on the bootstrap format tape.

The paper-tape bootstrap loader program and the absolute loader program require the use of 96 locations at the high end of the read-write memory. Memory locations 4, 14, 16, 20, and 22 are modified during the operation of the paper-tape bootstrap loader program. Also, the illegal memory reference (bus time-out) trap at location 4 is used extensively by this loader.

A program listing for the paper-tape bootstrap loader is provided in Table A-1. Hardware addresses in the PDP-11 use 18 bits with the result that bits A15, A16, and A17 are considered in designating the most significant octal digit of the address. The software assembler program uses 16-bit addresses so that only bit A15 is used to designate the most significant octal digit of the address. Therefore, the addresses in Table A-1 are listed as 173XXX instead of 773XXX.

The operating procedure for loading a bootstrap format paper tape with the paper-tape bootstrap loader is:

Step	Procedure
1	Set the HALT/ENABLE switch to HALT, then to ENABLE.
2	Place the bootstrap format paper tape in the reader to be used, with the special tape leader placed over the read head.
3	If the high-speed reader is to be used, set the switch to ON.

[®]Teletype is a registered trademark of Teletype Corporation.

Step	Procedure
4	If the low-speed reader is to be used, set the high-speed reader switch to OFF and set the low-speed reader switch to START.
5	Set the starting address, 773000, into the SWITCH REGISTER.
6	Depress the LOAD ADDR switch.
7	Depress the START switch. After a short pause, the paper tape should read in.

Table A-1
BM792-YA Paper-Tape Bootstrap Loader Program

IREG,STERS USED I R1,R2,R3,R4,SP			
000001	R1=X1		ADDRESS POINTER
000022	R2=X2		TEMPORARY STORAGE
000023	R3=X3		TEMPORARY STORAGE
000024	R4=X4		DEVICE POINTER
000036	SP=X6		STACK POINTER
000077	PC=X7		PROGRAM COUNTER
177550	HSR=177550		HIGH SPEED READER ADDRESS
177560	LSR=177560		LOW SPEED READER ADDRESS
173000 012701 160000	STARTI	MOV #160000,R1	ISET MEMORY CHECK LIMITS
173004 012702 000006		MOV #6,R2	ITRAP VECTOR IS LOCATION 4/6
173010 012703 173100		MOV #DEV#4,R3	IPINTER TO DEVICE ADDRESSES
173014 005012		CLR PR2	ICLEAR TRAP STATUS AT LOCATION 6
173016 012742		MOV PC,=(R2)	ISET TRAP ADDRESS IN LOCATION 4
173020 112776		MOVB PC,SP	ISET UP STACK OUT OF THE WAY
173022 014304	DEV11	=(R3),R4	IGET DEVICE ADDRESS
173024 205714		TST #H4	ICHECK AVAILABILITY OF DEVICE
173026 100775		HMI DEV1	IBPANCH IF HSR IS OUT OF TAPE (BIT 15)
173030 016712		MOV PC,PR2	IRFSFT TRAP ADDRESS AT LOCATION 4
173032 012736 000024		MOV #24,SP	ISPECIAL ADDRESS USED AS MASK LATER
173036 010441		MOV R4,=(R1)	IDC MEM CHKI READER STATUS ADDRESS IS MOVED
173042 142601		BIC SP,R1	ISET R1x7752, MASK IN SP#24
173242 710111		MOV R1,PR1	ISTORE OWN ADDRESS IN POINTER
173044 011102		MOV PR1,R2	IGFT BYTE POINTER
173046 105214	LOOP1	INC #H4	ENABLE READER
173050 105714		TSTB PR4	ITEST DONE BIT (BIT 07)
173252 100376		BPL ,#2	IWAIT UNTIL READY
173254 116412 000002		MOVB 2(R4),PR2	ITHEN PICK IT UP AND STORE IT
173260 005211		INC #H1	IBUMP POINTER
173262 120227 333375		CMPB R2,#375	ISTORED JUMP OFFSET?
173066 001366		BNE LOOP	INOT YET
173070 105222		INC B (R2)+	IYES, ALL DONE
173072 000142		JMP =(R2)	IGO EXECUTE AS BRANCH
DEVICE ADDRESSES FOLLOW * DO NOT CHANGE THE ORDER			
173074 177560	DEV1	LSR	LOW SPEED READER
173076 177550		HSR	HIGH SPEED READER

APPENDIX B

BM792-YB BULK STORAGE BOOTSTRAP LOADER

The BM792-YB ROM is shipped with jumper wires connected for address group 773100-773176, and its diode matrix is preprogrammed for a bulk storage (disk or DECTape) bootstrap loader program. The BM792-YB is used in a PDP-11 System that has at least 4K of read-write memory and one or more mass storage devices, such as disk or DECTape.

The actual bootstrap loader program, stored in the first 256 words of a disk or DECTape, is transferred from the device into read-write memory by the BM792-YB program. The transfer is started from location 0 of the device, and the loaded routine is assumed to be operative at read-write memory location 0. The BM792-YB program jumps to location 0 after a satisfactory completion of the transfer, so that there is automatic starting of the actual bootstrap loader program. If error conditions occur during the running of the BM792-YB program, the program starts over again.

The sequence of operations used by the bulk storage bootstrap loader is as follows:

1. It determines whether the device is a disk or DECTape from the address set in the SWITCH REGISTER.
2. If the device is a DECTape transport, it moves the tape until the front endzone is sensed.
3. It reads 256 words stored in the device, starting with address 0 of the device.
4. The loader then stores the 256 words in read-write memory sequential locations, starting with location 0.
5. The loader checks for errors and starts the program over if any errors occur.
6. The loader then jumps to read-write memory location 0 for automatic starting of the actual bootstrap loader program.

A program listing for the bulk storage bootstrap loader is provided in Table B-1. Hardware addresses in the PDP-11 use 18 bits; thus, bits A15, A16, and A17 are considered in designating the most significant octal digit of the address. The software assembler uses 16-bit addresses; consequently, only bit A15 is used to designate the most significant octal digit of the address. Therefore, the addresses in Table B-1 are listed as 173XXX instead of 773XXX.

The operating procedure for use of the BM792-YB bulk storage bootstrap loader is as follows:

Step	Procedure
1	Set the HALT/ENABLE switch to HALT, then to ENABLE.
2	Set the ROM address, 773100, into the SWITCH REGISTER.
3	Depress the LOAD ADDR switch.

(continued on next page)

- | Step | Procedure | | | | | | | | | | |
|--------------|--|-----------|--------|-----------|--------|-----------|--------|-----------|--------|--------------|--------|
| 4 | Set the address of the word count register of the disk or DECtape to be used into the SWITCH REGISTER. The standard addresses for the word count registers of the DEC devices are as follows: | | | | | | | | | | |
| | <table border="0"> <tr><td>RC11 Disk</td><td style="text-align: right;">777450</td></tr> <tr><td>RF11 Disk</td><td style="text-align: right;">777462</td></tr> <tr><td>RK11 Disk</td><td style="text-align: right;">777406</td></tr> <tr><td>RP11 Disk</td><td style="text-align: right;">776716</td></tr> <tr><td>TC11 DECTape</td><td style="text-align: right;">777344</td></tr> </table> | RC11 Disk | 777450 | RF11 Disk | 777462 | RK11 Disk | 777406 | RP11 Disk | 776716 | TC11 DECTape | 777344 |
| RC11 Disk | 777450 | | | | | | | | | | |
| RF11 Disk | 777462 | | | | | | | | | | |
| RK11 Disk | 777406 | | | | | | | | | | |
| RP11 Disk | 776716 | | | | | | | | | | |
| TC11 DECTape | 777344 | | | | | | | | | | |
| 5 | Depress the START switch. The disk or DECTape data should then read into the read-write memory. | | | | | | | | | | |

Table B-1
BM792-YB Bulk Storage Bootstrap Loader Program

```

J REGISTER ASSIGNMENTS:
000000 R0=%0
000001 R1=%1
;
173100 013701      MOV    #177570,RI      JREAD SWITCH REG FOR ....
177570
173104 000005 BEGIN: RESET
173106 010100      MOV    R1,R0      JFORCE CLEAR IF RETRY
173110 012710      MOV    #-256.,R0      J....DEVICE WC ADDRESS
177400
173114 020027      CMP    R0,#177344      JSET TO READ 256 WORDS
177344
173120 001007      BNE    START
173122 012740      MOV    #4002,-(R0)      JNO. GO TO START
004002
173126 005710      TST    R0      JYES. MOVE TAPE TO FRONT
173130 100376      BPL    .-2
173132 005740      TST    -(R0)
173134 100363      BPL    BEGIN
173136 022020      CMP    (R0)+,(R0)+      JNO. TRY AGAIN
173140 012740 START: MOV    #5,-(R0)      JADJUST POINTER
000005
173144 105710      TSTB   R0      JNOW START ACTUAL READ
173146 100376      BPL    .-2
173150 005710      TST    R0      JWAIT FOR ERROR!
173152 100754      BMI    BEGIN
173154 105010      CLR B R0      JIF SO START OVER
173156 000137      JMP    #0      JFOR DECTAPE,STOP TRANSPORT
000000
000001      .END
;

BEGIN      000004R      R0      =%0000000      R1      =%0000001
START      000040R      .      = 000062K

```

APPENDIX C

BM792-YC CARD READER BOOTSTRAP LOADER

The BM792-YC ROM is shipped with jumper wires connected for address group 773200-773276. Its diode matrix is preprogrammed for loading binary data into the PDP-11 memory from cards using the CR11 or CM11 Card Reader. If the data represents a PDP-11 program, the program can be automatically started upon completion of loading. The BM792-YC is used in PDP-11 Systems that have at least 4K of read-write memory and a card reader.

On the card that is read, each pair of columns (column 1 and column 2; 3 and 4; etc.) beginning with column 1 contains two 8-bit bytes which represent one 16-bit word. Also a control bit can be contained in the second column of a pair. The eight bits that represent each byte are punched or marked in rows 2 through 9 of each column.

The first column of a pair contains the high-order byte (PDP-11 bits 15-8) of the word and the second column of the pair contains the low-order byte (PDP-11 bits 7-0) of the word. A control bit punched or marked in row 0 of the second column of a pair designates that the word in those two columns is a new Loading Address. Each Loading Address must be equal to zero modulo two because loading must begin at a word boundary in memory rather than a byte boundary. Loading is accomplished one word at a time, thus a new Loading Address can appear anywhere on the card. However, a Loading Address must be in the first two columns of the first card read.

The absence of control bits in rows 12, 11, 1, and 0 of the second column of a pair designates the word as a Data Word to be loaded into the PDP-11 memory. The Data Word can represent a machine instruction or data. After each Data Word is loaded into memory the current loading address is incremented by two.

A control bit in row 1 of the second column of a pair designates the word as a Transfer Address. When a Transfer Address is read, the bootstrap program issues a RESET and branches to the Transfer Address. The card which contains the Transfer Address passes through the card reader, but no other Loading Addresses or Data Words are read from it.

A program listing for the card reader bootstrap loader is provided in Table C-1. Hardware addresses in the PDP-11 use 18 bits; thus, bits A15, A16, and A17 are considered in designating the most significant octal digit of the address. The software assembler uses 16-bit addresses; consequently, only bit A15 is used to designate the most significant octal digit of the address. Therefore, the addresses in Table C-1 are listed as 173XXX instead of 773XXX.

The operating procedure for use of the BM792-YC card reader bootstrap loader is as follows:

Step	Procedure
1	Set the HALT/ENABLE switch to HALT, then to ENABLE.
2	Load the input hopper of the card reader with the cards to be read.
3	On the card reader set the MODE switch to REMOTE.
4	On the card reader depress the RESET switch and observe that the associated green indicator lights. The card reader is now on-line.
5	Set the starting address, 773200, into the switch register.
6	Depress the LOAD ADDR switch.
7	Depress the START switch. After a short pause, the card reader should read the data on the cards into the computer memory.

Table C-1
BM792-YC Card Reader Bootstrap Loader Program

```

1          ;CR BOOTSTRAP
2          ;
3          .173200
4          BIT08=400
5          BIT09=1000
6          BIT14=40000
7          R0=X0
8          R1=X1
9          R2=X2
10         R3=X3
11         R4=X4
12         R5=X7
13         CRS=177160
14         ;
15         ;CR STATUS REGISTER ADDRESS
16 173200 000005
17 173202 012700 177160
18 173206 012001
19 173210 012721 001400
20 173214 011371
21 173216 015210
22 173220 005003
23 173222 015204
24 173224 031027 0042000
25 173232 001372
26 173232 115710
27 173234 007373
28 173236 007303
29 173240 151103
30 173242 075104
31 173244 133772
32 173246 121761 0000021
33 173252 001425
34 173254 003022
35 173256 012322
36 173260 023757
37 173262 017322
38 173264 000755
39 173266 031027 0040000
40 173272 001175
41 173274 002005
42 173276 000113
43 000001

;START: RESET
        MOV    #CRS, R0
        MOV    R0, R1
        BIT    #BIT08#BIT09,(R1)+*
        BNE    START
        INC    R0
        CLR    R3
        CLR    R4
        TESTCD: BIT   R0, #BIT14
        BNE    NEXTC
        WAITC: TSTB  R0
        RPL   TESTCD
        SWAB  R3
        BISB  R1, R3
        COM   R4
        BMI   WAITC
        CMPB  #PC, 1(R1)
        BEQ   TRANSF
        BGT   DATA
        MOV   R3, R2
        BR    NEXTV
        DATA:  MOV   R3, (R2) +
        BR    NEXTV
        TRANSF: BIT  R0, #BIT14
        BEQ   TRANSF
        RESET: JMP  R3
        .END

;CLEAR ALL PRESENT DEVICES
;LOAD STATUS REGISTER ADDRESS
;MOVE TO R1
;TEST CR READY AND GET CRB ADDRESS
;AND WAIT FOR READY, ON-LINE
;READ A CARD
;CLEAR DATA CONTENTS
;AND COLUMN FLAG
;IS CARD DONE FLAG SET
;YES, READ A CARD
;IS COLUMN READY FLAG SET
;NO, WAIT FOR COLUMN AND/OR CARD DONE
;REARRANGE THINGS
;AND GET THIS COLUMN
;IS THIS SECOND COLUMN OF PAIR
;FIRST, GET ANOTHER
;TEST HIGH BYTE OF CRB
;ROW 1 IS TRANSFER FLAG
;ROW 0,1=0 IMPLIES DATA
;OTHERWISE ROW 0&1 IMPLIES LOAD ADD
;AND START NEW PAIR
;STORE DATA WORD
;AND GET NEW COLUMN PAIR
;WAIT FOR CARD DONE
;IN A TIGHT LOOP
;THEN CLEAR CR FLAGS
;AND TRANSFER TO LOADED PROGRAM

        BIT06  000420
        BIT09  001000
        BIT14  0040000
        CRS   177160
        DATA  173262
        NEXTC 173216
        NEXTV 173220
        PC    0000027R
        R0    0000000R
        R1    000001R
        R2    000002R
        R3    000003R
        R4    000004R
        START 173200
        TESTCD 173224
        TRANSF 173266
        WAITC 173232

```

APPENDIX D

MR11-DB BULK STORAGE BOOTSTRAP LOADER

The MR11-DB is a 64-word bootstrap loader for the following bulk storage control devices: RF11, RK11, TC11, TM11, RP11, and RC11. This option can be used in any PDP-11 system. It includes a feature of special value to PDP-11/45 systems that are equipped with MS11 Semiconductor Memory (MOS or bi-polar) Systems. On those PDP-11/45 systems, the KB11-A start vector for power up can be selected for bootstrap load from any of the above-listed devices, except the TM11, which loses vacuum on power fail.

The MR11-DB option consists of two programmed ROM diode matrix modules. The M792-YD ROM Diode Matrix stores the first 32 words of the bootstrap loader program at addresses 773100-773176. The M792-YE ROM Diode Matrix stores the second 32 words of the bootstrap loader program at addresses 773200-773276.

Table D-1 is a program listing of the MR11-DB Bootstrap Loader program that is encoded on the two ROM diode matrix modules. PDP-11 hardware addresses use 18 bits. The software assembler uses 16-bit addresses. Therefore, the addresses listed in Table D-1 are listed as 173XXX, instead of 773XXX.

KEY START LOADING

Operate the MR11-DB Bulk Storage Bootstrap Loader as follows:

1. Set the HALT/ENABL switch to HALT, then to ENABL.
2. Set the console switches to the starting address assigned to the selected bulk storage device control, as listed in Table D-2.
3. Press LOAD ADRS.
4. Press START.

The processor will start executing the bulk storage bootstrap loader program at the selected address. The program loads the first 512 words or bytes from unit 0 into memory, starting at memory location 0. After the bootstrap is loaded from the bulk storage device, the loader program causes the processor to start executing the bootstrap at location 0.

NOTE

When magnetic tape is the bulk storage medium, magnetic drive unit 0 must be selected and positioned at the load point.

Loading from Disks – The program starts at the selected address, then branches to a common routine that resets all Unibus devices. Thus, disk address registers and current memory address registers are initialized to 0. The pointer to the device's word count register is located in R1. Then, the word count register is loaded with the 2s

complement of 512. The device command to read and go is issued to the device command register. As the 512-word record is read into memory from the disk, the loader program checks for errors. If an error is detected, the entire routine is repeated, starting at the selected address. When no errors are detected and the last word has been transferred, the PC is cleared, and the bootstrap is executed, starting at memory location 0.

Loading from Tapes – The program starts at the selected address for DECtape or magtape; then branches to a common tape routine which first resets all the device registers. Then, the device's word count register (or byte count) is decremented by one. If the routine is entered from the TC11 address, a first command is issued to rewind the DECtape to the forward end zone. If the routine is entered from the TM11 address, a first command is issued to advance the magnetic tape one record. After the specified operation is done and checked for errors, the program branches to the common disk loading routine that reads a 512-word or byte record into memory from the selected tape storage device.

POWER UP LOADING

The MR11-DB provides for automatically loading a bootstrap program from a pre-selected bulk storage device during the power up sequence. This feature is provided for PDP-11/45 systems with MOS or bipolar memory and no power backup. The KB11-A Central Processor Unit in those systems has a start vector jumper field located on DAP module M8100. Table D-3 lists the start vector jumper connections required to select the specific MR11-DB starting address for each type of bulk storage device.

START VECTOR PROGRAM OPERATION

The start vector jumpers on the DAP module select bits SV(07:00) of the start vector. Bits SV(01:00) are always 0. High-order bits of the starting address are generated by CPU sign-extension logic, blocking bits 11 and 8. A hard-wired address 773XXX with the SV(07:00) offset is generated. The power up sequence uses the resultant address to load the PC and PS from the address pointed to by the start vector.

For example, jumper selection of the RK11 provides start vector 260. The resultant address, 173260, accesses a location provided by the MR11-DB, to load the PC with starting address 173110 and the PS with 000340. The bulk storage program loader proceeds to load a bootstrap from the RK11, with the CPU operating at priority level 7, which prevents external devices from interrupting the program.

INSTALLATION

PDP-11/45 Systems – Install the M792-YD and M792-YE modules that comprise the MR11-DB option in two of the three spaces reserved on the CPU backplane for small peripheral controllers. The quad-height slots are designated 26, 27, and 28. Refer to Table D-3 and remove jumpers W1 through W6, as required, from the DAP module to select the bulk storage device that is to provide the bootstrap program during power up.

NOTE

The TM11 must be restarted manually, with the tape drive positioned at the load point. Therefore, power up start vector selection is not provided.

Other PDP-11 Systems – Install the MR11-DB modules on a DD11-A Peripheral Mounting Panel that is connected to the Unibus by an M920 Unibus Connector module.

Table D-1
MR11-DB Bulk Storage Program Loader Listing

1/3102	010732	RF111:	MOV %7,%2	I FIXED HEAD DISK (256KW)
1/3102	000451		BR OTHER	
1/3104	177462		177462	
1/3105	000275		5	
1/3116	010732	RK111:	MOV %7,%2	I MOVING HEAD DISK (CARTRIDGE)
1/3112	000445		BR OTHER	
1/3114	177406		177406	
1/3115	000275		5	I COMMAND WORD
1/3126	010732	TC111:	MOV %7,%2	
1/3122	000417		BR TAPES	
1/3124	177344		177344	I ADRS OF WORD COUNT
1/3126	000205		5	I LAST COMMAND
1/3132	010203		4003	I FIRST COMMAND
1/3134	100000		100000	I DONE MASK
1/3134	024000		24000	I ERROR MASK
1/3138	010732	TM111:	MOV %7,%2	
1/3142	000410		BR TAPES	
1/3144	172524		172524	I ADRS OF BYTE COUNT
1/3144	060003		60003	I LAST COMMAND
1/3146	060011		600011	I FIRST COMMAND
1/3150	000200		200	I DONE MASK
1/3152	100000		100000	I ERROR MASK
1/3154	010722	RP111:	MOV %7,%2	I MOVING HEAD DISK (PACK)
1/3150	000423		BR OTHER	
1/3151	176716		176716	I COMMAND WORD (5) IS THE RESET
1/3154	000025	TAPES:	RESET	I GET THE ADDRESS OF THE BRANCH
1/3164	010230		MOV %2,%0	I %0 TO POINT AT LAST COMMAND
1/3166	025720		TST (0)*	I GET THE WORD COUNT ADDRESS
1/3178	012001		MOV (0)*,%1	I SET UP FOR ADVANCE 1 RECORD
1/3172	005311		DEC (1)	I MOVE %0 TO FIRST COMMAND
1/3174	025720		TST (0)*	I COMMAND WORD TO COMMAND REG.
1/3176	012041		MOV (0)*,-(1)	ILOOK FOR DONE INDICATORS
1/3228	031811		BIT (0),-(1)	INONE SET, TRY AGAIN
1/3232	001776		BEO .-2	IDONE FIRST COMMAND, CHECK FOR ERROR
1/3234	005720		TST (0)*	ILOOK FOR SET ERROR BITS
1/3206	031041		BIT (0),-(1)	INO ERRORS - TRY THE READ
1/3210	001426		BEQ OTHER	IRERUN FOR ERRORS
1/3212	000312		AGAIN: JMP (2)	
1/3214	173100	RFVEC:	RF11	IRF11 POWER UP VECTOR
1/3216	000340		340	
1/3224	010702	RC111:	MOV %7,%2	I FIXED HEAD DISK (64KW)
1/3222	0003401		BR OTHER	
1/3224	177450		177450	I ADRS OF WORD COUNT (COMMAND+2)
1/3226	000025	OTHER:	RESET	I COMMAND WORD (5) IS THE RESET
1/3230	010200		MOV %2,%0	I %0 TO POINT AT WORD COUNT ADRS
1/3232	005720		TST (0)*	IPOINT TO ADDRESS
1/3234	012021		MOV (0)*,%1	IWORD COUNT ADRS TO %1
1/3236	012711	177020	MOV #-1000,(1)	ILOAD WORD COUNT
1/3242	011241		MOV (0),-(1)	I COMMAND TO COMMAND REGISTER
1/3244	032711	100200	BIT #100200,(1)	I CHECK FOR ERROR OR DONE
1/3246	001775		BEO .-4	IIF NEITHER, KEEP LOOKING
1/3252	100057		BMI AGAIN	IERROR, TRY AGAIN
1/3254	005007		CLR %7	
1/3256	000000	RKVEC:	0	IFILLER
1/3262	173110		RK11	IRK11 POWER UP VECTOR
1/3262	000340		340	
1/3264	173220	RCVEC:	RC11	IRC11 POWER UP VECTOR
1/3266	000340		340	
1/3270	173154	RPVEC:	RP11	IRP11 POWER UP VECTOR
1/3272	000340		340	
1/3274	173120	TCVEC:	TC11	ITC11 POWER UP VECTOR
1/3276	000340		340	
.END				

Table D-2
Starting Address

Bulk Storage Device Control	Starting Address (octal)
RF11 (for RS11 DECdisk)	773100
RK11 (for RK02 DECPack)	773110
TC11 (for TU56 DECTape)	773120
TM11 (for TU10 Magtape)	773136
RP11 (for RP02 Disk Pack)	773154
RC11 (for RS64 DECdisk)	773220

Table D-3
Power Up Start Vector Jumper Connections

Bulk Storage Control Device	Power Up Vector Address	Jumpers on DAP Module					
		W1	W2	W3	W4	W5	W6
RF11	773214	In	In	Out	Out	Out	In
RK11	773260	Out	Out	In	In	Out	In
TC11	773274	In	In	In	In	Out	In
TM11	None	—	—	—	—	—	—
RP11	773270	Out	In	In	In	Out	In
RC11	773220	Out	Out	In	Out	Out	In

MAINTENANCE

Diagnostic program MAINDEC-11-DZMRA-D is provided with the MR11-DB Bulk Storage Bootstrap Loader option. The diagnostic program can be used to troubleshoot and maintain the MR11-DB hardware. The available tests are:

- PRG0: Logic Tests
- PRG1: ROM data dump
- PRG2: Single ROM address read data loop

These tests can also be used to check data reliability and as a post-installation checkout procedure. Complete operating procedure is described in the MAINDEC description supplied as part of the diagnostic program package.

Module schematics, parts lists, and component location drawings for the M792-YD and M792-YE ROM Diode Matrix modules are located in the MR11-DB engineering drawing set. Module Schematics of the two modules are also provided in Chapter 4 of this manual.

APPENDIX E

BM792-YF BULK STORAGE BOOTSTRAP LOADER

The BM792-YF ROM is shipped with jumper wires connected for address group 773200-773276, and its diode matrix is preprogrammed for a bulk storage (disk or DECTape) bootstrap loader program. The BM792-YF can only be used on a PDP-11 System that has at least 4K of read-write memory and one or more mass storage devices, such as a disk or DECTape.

The actual bootstrap loader program, stored in the first 256 words of a disk or DECTape, is transferred from the device into read-write memory by the BM792-YF program. The transfer is started from location 0 of the device, and the loaded routine is assumed to be operative at read-write memory location 0. The BM792-YF program jumps to location 0 after a satisfactory completion of the transfer, so that there is automatic starting of the actual bootstrap loader program. If error conditions occur during the running of the BM792-YF program, the program starts over again.

The sequence of operations used by the bulk storage bootstrap loader is as follows:

1. It determines whether the device is a disk or DECTape from the address set in the Switch register.
2. If the device is a DECTape transport, it moves the tape until the front endzone is sensed.
3. It reads 256 words stored in the device, starting with address 0 of the device.
4. The loader then stores the 256 words in read-write memory sequential locations, starting with location 0.
5. The loader checks for errors and starts the program over if any errors occur.
6. The loader then jumps to read-write memory location 0 for automatic starting of the actual bootstrap loader program.

A program listing for the bulk storage bootstrap loader is provided in Table E-1. Hardware addresses in the PDP-11 use 18 bits; thus, bits A15, A16, and A17 are considered in designating the most significant octal digit of the address. The software assembler uses 16-bit addresses; consequently, only bit A15 is used to designate the most significant octal digit of the address. Therefore, the addresses in Table E-1 are listed as 173XXX instead of 773XXX.

The operating procedure for use of the BM792-YF bulk storage bootstrap loader is as follows:

Step	Procedure								
1	Set the HALT/ENABLE switch to HALT, then to ENABLE.								
2	Set the ROM address, 7732XX, into the Switch register. <table><thead><tr><th>XX</th><th>Equipment</th></tr></thead><tbody><tr><td>00</td><td>RK11 Disk</td></tr><tr><td>06</td><td>RF11 Disk</td></tr><tr><td>14</td><td>TC11 DECTape</td></tr></tbody></table>	XX	Equipment	00	RK11 Disk	06	RF11 Disk	14	TC11 DECTape
XX	Equipment								
00	RK11 Disk								
06	RF11 Disk								
14	TC11 DECTape								
	(continued on next page)								

Step	Procedure
3	Depress the LOAD ADDR switch.
4	Depress the START switch. The disk or DECtape data should then read into the read-write memory.

Table E-1
BM792-YF Bulk Storage Bootstrap Loader Program

REGISTER USED				
000000	R0=X0			
000001	R1=X1			
173200 012701 177406	RKBOOTI	MOV #177406,R1		SET UP RK11 ADDRESS
173204 000405	BR	BEGIN		
173206 012701 177462	RFBOOTI	MOV #177462,R1		SET UP RF11 ADDRESS
173212 000402	BR	BEGIN		
173214 012701 177344	DTBOOTI	MOV #177344,R1		SET UP DECTAPE ADDRESS
173220 000005	HEGINI	RESET		
173222 010100	MOV	R1,R0		SET WORD COUNT
173224 012710 177400	MOV	#-256,,R0		JTC READ 256 WORDS
173230 020027 177344	CMP	R0,#177344		JIS THIS DECTAPE BOOT?
173234 001007	HNE	START		JIF NOT, SKIP SEARCH CODE
173236 012740 004002	MOV	#4002,,(R0)		SEARCH BACKWARD
173242 005710	TST	R0		JLOOP UNTIL
173244 100376	BPL	,#2		JERROR FLAG
173246 005740	TST	=(R0)		JIF NOT 'END ZONE',
173250 100363	BPL	HEGIN		JTRY AGAIN
173252 022020	CMP	(R0)+,(R0)+		JRESET R0
173254 012740 000005	STARTI	MOV #5,,(R0)		JISSUE READ COMMAND
173260 105710	TSTB	R0		JLOOP UNTIL
173262 100376	BPL	,#2		JREADY
173264 005710	TST	R0		JIF ERROR,
173266 100754	BMI	BEGIN		JTRY AGAIN
173270 000025	RESET			JSTOP ANY TAPE MOTION
173272 000137 000000	JMP	#0		JGO TO THE BOOT

APPENDIX F

BM792-YH CASSETTE BOOTSTRAP LOADER

The BM792-YH ROM is shipped with jumper wires connected for address group 773300-773376, and its diode matrix is preprogrammed for a tape cassette (TA11/TU60 Cassette System) bootstrap loader program. This quad-sized module is one of the Small Peripheral Controllers (SPC) and can be mounted in any SPC slot in a DD11-A, DD11-B, or most PDP-11 family processors. Any PDP-11 System that has 4K of read-write memory and a cassette can use the BM792-YH.

The actual bootstrap loader program, stored in the first 128 bytes of a cassette tape, is transferred from the cassette into read-write memory by the BM792-YH program. The bytes are consecutively read from the cassette and loaded into memory locations 0 through 177 (octal). When the loading is complete, program control is transferred to location 0 so that the loaded program can be executed. At the point when the program control is transferred, the cassette is positioned at the end of the second block of the first file so that the loaded program can continue to read in additional data.

The sequence of operations used by the cassette bootstrap loader is as follows:

1. The cassette is rewound and then spaced forward one block. This action skips the header block (normally 32 bytes) associated with the first file and positions the tape at the second block of the first file.
2. The BM792-YH program consecutively reads 128 bytes from the cassette tape into read-write memory locations 0 through 177 (octal).
3. The first byte read is compared to octal 240 (NOP) and if it does not equal octal 240, the program comes to a halt at location 173350. To restart the program from this halt, the CONT switch is depressed.
4. After the 128 bytes are read, the loader program checks the TA11 error bit (block check error, off-line error, etc.) and if an error is detected, the program comes to a halt at location 173350 and can be restarted by depressing the CONT switch.
5. If no error is detected, program control is transferred to location 0 to execute the loaded program.

A program listing for the cassette bootstrap loader is provided in Table F-1. Hardware addresses in the PDP-11 use 18 bits; thus, bits A15, A16, and A17 are considered in designating the most significant octal digit of the address. The software assembler uses 16-bit addresses; consequently, only bit A15 is used to designate the most significant octal digit of the address. Therefore, the addresses in Table F-1 are listed as 173XXX instead of 773XXX.

The BM792-YH program has no provisions for initializing the system since it does not issue a RESET instruction. Initialization is necessary because other devices may issue interrupts or an internal processor option may be enabled. When the BM792-YH program is started from the console, initialization is performed because the START

Table F-1
BM792-YH Cassette Bootstrap Loader Program

1			:ABS			
2			,=173300			
3	173300		R0=%0			
4	000000		R1=%1			
5	000001		R2=%2			
6	000002		R3=%3			
7	000003		PC=%7			
8						
9	173300	012700	177500	CBOOT1	MOV #177500,R0	IR0 HOLDS ADDRESS OF TA11
10	173304	005010			CLR (R0)	ISELECT UNIT ZERO
11	173306	010701		RESTR1	MOV PC,R1	IUSE FOR PIC
12	173310	002701	000052		ADD #TABLE,,R1	IR1 HOLDS ADDRESS OF COMMAND TABLE
13	173314	012702	000375		MOV #375,R2	IMEMORY POINTER AND DATA FLAG
14	173320	112103			MOV# (R1)*,R3	IMOVE TEST BITS TO R3
15						
16	173322	112110		LOOP1	MOV# (R1)*,(R0)	IMOVE COMMAND FROM TABLE TO TA11
17	173324	100413			BMI DONE	IIF COMMAND IS NEGATIVE, THEN QUIT
18	173326	130310		LOOP2	BITB R3,(R0)	ITEST READY AND TRANSFER REQUEST BITS IN TACS
19	173330	001776			BEQ LOOP2	IBRANCH IF BITS ARE NOT SET
20	173332	105202			INCB R2	IADVANCE MEMORY POINTER
21	173334	100772			BMI LOOP1	IIF MINUS, TRY ANOTHER TABLE COMMAND
22	173336	116012	000002		MOV# 2(R0),(R2)	IREAD DATA INTO MEMORY
23	173342	120337	000000		CMPB R3,0#0	IFIRST BYTE READ SHOULD BE '240'
24	173346	001767			BEQ LOOP2	IIF EQUAL, GO READ ANOTHER BYTE
25						
26	173350	000000		STOP1	HALT	IHALT ON ERROR
27	173352	000755			BR RESTRT	IRESTART ON CONTINUE
28						
29	173354	005710		DONE1	TST (R0)	ICHECK FOR ERROR
30	173356	100774			BMI STOP	IBRANCH TO HALT ON ERROR
31	173360	005007			CLR PC	IJUMP TO 0
32						
33	173362			TABLE1		ISHIGH BYTE
34	173362	017640			,WORD 037*400 + 240	IILBS+REWIND+GO
35	173364	002415			,WORD 005*400 + 015	IREAD+GO
36	173366	112024			,WORD 224*400 + 024	IREAD+ILBS+END TABLE
37	173370	000000	000000		,WORD 0,0	ITWO WORDS OF FILLER
38						
39	173374	173300		VECTOR1	CBOOT	IPOWER-UP VECTOR (PC)
40	173376	000340			,WORD 000340	IPOWER-UP STATUS (PS)

switch initializes the system prior to starting. However, if the BM792-YH program is started by a program transferring control to location 173300, then that program must issue a RESET instruction prior to the JMP 173300.

Normally, the PDP-11 processor's power-up vector is address 24/26; however, processors such as the PDP-11/40 and PDP-11/45 have jumper selectable power-up vectors that allow the vector address to be set to an address within a restricted range in the highest 4K-words of Unibus address. The power-down vector remains at 24/26.

The BM792-YH provides a power-up vector at address 173374/6. When the power-up trap sequence executes with a vector address set to 173374/6, program execution begins at 173300 with a priority level of 7.

The operating procedure for use of the BM792-YH cassette bootstrap loader when the cassette is operating from cassette unit number 0 at the standard octal address of 777500 is as follows:

Step	Procedure
1	Write-lock the cassette for security.
2	Mount the cassette in cassette unit number 0 (left-hand drive unit on the TU60).
3	Set the HALT/ENABLE switch to HALT, then to ENABLE.
4	Set the ROM address, 773300, into the Switch register.
5	Depress the LOAD ADDR switch.
6	Depress the START switch. The cassette data should then read into the read-write memory.

The operating procedure to bootstrap load from cassette unit number 1 or from a cassette unit other than one at the standard octal address of 777500 is as follows:

Step	Procedure
1	Write-lock the cassette for security.
2	Mount the cassette in the selected unit.
3	Set the HALT/ENABLE switch to HALT, then to ENABLE.
4	Set the R0 address, 777700, into the Switch register.
5	Depress the LOAD ADDR switch.
6	Set the address of the cassette unit into the Switch register.
7	Depress the DEP switch. This loads R0 with the address of the cassette unit.
8	With the Switch register still set at the address of the cassette unit, depress LOAD ADDR switch.
9	Set the octal designation for the cassette unit number into Switch register (000 for unit number 0 or 400 for unit number 1).
10	Depress the DEP switch. This establishes bit 08, the Unit Select bit, of the TA11 Command and Status register.
11	Set the R7 address, 777707 into the Switch register.
12	Depress the LOAD ADDR switch.

(continued on next page)

Step	Procedure
13	Set 773306 into the Switch register.
14	Depress the DEP switch. This sets the PC to the BM792-YH restart address.
15	Depress the CONT switch. This starts the processor without system initialization. When started at address 773306, the BM792-YH program uses R0 to reference the cassette registers but does not modify R0 or the Unit Select bit. When the 128-byte program is loaded from the cassette into the read-write memory, this 128-byte program determines whether read-in will continue from this same cassette. R0 and the Unit Select bit can be modified by the loaded program so that a different cassette can be accessed for loading.